Fitter report for netFPGAmini
Mon Mar 15 20:22:51 2021
Quartus Prime Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. DLL Summary
 23. DQS Summary
 24. LVDS Transmitter Package Skew Compensation
 25. GXB Receiver Summary
 26. GXB Receiver Channel
 27. GXB Transmitter Summary
 28. Optimized GXB Elements
 29. GXB Transmitter Channel
 30. GXB Transmitter PLL
 31. GXB Core Clock Summary
 32. GXB PLL to Transmitter Skew
 33. Fitter Resource Utilization by Entity
 34. Delay Chain Summary
 35. Pad To Core Delay Chain Fanout
 36. Control Signals
 37. Global & Other Fast Signals
 38. Non-Global High Fan-Out Signals
 39. Fitter RAM Summary
 40. Routing Usage Summary
 41. LAB Logic Elements
 42. LAB-wide Signals
 43. LAB Signals Sourced
 44. LAB Signals Sourced Out
 45. LAB Distinct Inputs
 46. I/O Rules Summary
 47. I/O Rules Details
 48. I/O Rules Matrix
 49. Fitter Device Options
 50. Operating Settings and Conditions
 51. Estimated Delay Added for Hold Timing Summary
 52. Estimated Delay Added for Hold Timing Details
 53. Fitter Messages
 54. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+-----------------------------------+-------------------------------------------------+
; Fitter Status                     ; Successful - Mon Mar 15 20:22:50 2021           ;
; Quartus Prime Version             ; 16.0.2 Build 222 07/20/2016 SJ Standard Edition ;
; Revision Name                     ; netFPGAmini                                     ;
; Top-level Entity Name             ; netFPGAmini                                     ;
; Family                            ; Arria II GX                                     ;
; Device                            ; EP2AGX45DF25C4                                  ;
; Timing Models                     ; Final                                           ;
; Logic utilization                 ; 80 %                                            ;
;     Combinational ALUTs           ; 18,953 / 36,100 ( 53 % )                        ;
;     Memory ALUTs                  ; 7 / 18,050 ( < 1 % )                            ;
;     Dedicated logic registers     ; 21,142 / 36,100 ( 59 % )                        ;
; Total registers                   ; 21366                                           ;
; Total pins                        ; 163 / 292 ( 56 % )                              ;
; Total virtual pins                ; 0                                               ;
; Total block memory bits           ; 1,166,464 / 2,939,904 ( 40 % )                  ;
; DSP block 18-bit elements         ; 0 / 232 ( 0 % )                                 ;
; Total GXB Receiver Channel PCS    ; 4 / 8 ( 50 % )                                  ;
; Total GXB Receiver Channel PMA    ; 4 / 8 ( 50 % )                                  ;
; Total GXB Transmitter Channel PCS ; 4 / 8 ( 50 % )                                  ;
; Total GXB Transmitter Channel PMA ; 4 / 8 ( 50 % )                                  ;
; Total PLLs                        ; 2 / 4 ( 50 % )                                  ;
; Total DLLs                        ; 1 / 2 ( 50 % )                                  ;
+-----------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP2AGX45DF25C4                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.0%      ;
;     Processor 3            ;   4.6%      ;
;     Processor 4            ;   4.4%      ;
;     Processor 5            ;   4.2%      ;
;     Processor 6            ;   4.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; vsc8224_rstn      ; Missing drive strength and slew rate ;
; vsc_smi_mdc       ; Missing drive strength and slew rate ;
; rgm0_tx_clk       ; Missing drive strength and slew rate ;
; rgm0_tx_ctl       ; Missing drive strength and slew rate ;
; rgm0_tx_data[0]   ; Missing drive strength and slew rate ;
; rgm0_tx_data[1]   ; Missing drive strength and slew rate ;
; rgm0_tx_data[2]   ; Missing drive strength and slew rate ;
; rgm0_tx_data[3]   ; Missing drive strength and slew rate ;
; rgm1_tx_clk       ; Missing drive strength and slew rate ;
; rgm1_tx_ctl       ; Missing drive strength and slew rate ;
; rgm1_tx_data[0]   ; Missing drive strength and slew rate ;
; rgm1_tx_data[1]   ; Missing drive strength and slew rate ;
; rgm1_tx_data[2]   ; Missing drive strength and slew rate ;
; rgm1_tx_data[3]   ; Missing drive strength and slew rate ;
; rgm2_tx_clk       ; Missing drive strength and slew rate ;
; rgm2_tx_ctl       ; Missing drive strength and slew rate ;
; rgm2_tx_data[0]   ; Missing drive strength and slew rate ;
; rgm2_tx_data[1]   ; Missing drive strength and slew rate ;
; rgm2_tx_data[2]   ; Missing drive strength and slew rate ;
; rgm2_tx_data[3]   ; Missing drive strength and slew rate ;
; rgm3_tx_clk       ; Missing drive strength and slew rate ;
; rgm3_tx_ctl       ; Missing drive strength and slew rate ;
; rgm3_tx_data[0]   ; Missing drive strength and slew rate ;
; rgm3_tx_data[1]   ; Missing drive strength and slew rate ;
; rgm3_tx_data[2]   ; Missing drive strength and slew rate ;
; rgm3_tx_data[3]   ; Missing drive strength and slew rate ;
; ddr2_addr[0]      ; Missing drive strength               ;
; ddr2_addr[1]      ; Missing drive strength               ;
; ddr2_addr[2]      ; Missing drive strength               ;
; ddr2_addr[3]      ; Missing drive strength               ;
; ddr2_addr[4]      ; Missing drive strength               ;
; ddr2_addr[5]      ; Missing drive strength               ;
; ddr2_addr[6]      ; Missing drive strength               ;
; ddr2_addr[7]      ; Missing drive strength               ;
; ddr2_addr[8]      ; Missing drive strength               ;
; ddr2_addr[9]      ; Missing drive strength               ;
; ddr2_addr[10]     ; Missing drive strength               ;
; ddr2_addr[11]     ; Missing drive strength               ;
; ddr2_addr[12]     ; Missing drive strength               ;
; ddr2_addr[13]     ; Missing drive strength               ;
; ddr2_addr[14]     ; Missing drive strength               ;
; ddr2_addr[15]     ; Missing drive strength               ;
; ddr2_bank_addr[0] ; Missing drive strength               ;
; ddr2_bank_addr[1] ; Missing drive strength               ;
; ddr2_bank_addr[2] ; Missing drive strength               ;
; ddr2_ras_n        ; Missing drive strength               ;
; ddr2_cas_n        ; Missing drive strength               ;
; ddr2_we_n         ; Missing drive strength               ;
; ddr2_cs_n         ; Missing drive strength               ;
; ddr2_cke          ; Missing drive strength               ;
; ddr2_odt          ; Missing drive strength               ;
; l_link_sfp0       ; Missing drive strength and slew rate ;
; r_act_sfp0        ; Missing drive strength and slew rate ;
; l_link_sfp1       ; Missing drive strength and slew rate ;
; r_act_sfp1        ; Missing drive strength and slew rate ;
; l_link_sfp2       ; Missing drive strength and slew rate ;
; r_act_sfp2        ; Missing drive strength and slew rate ;
; l_link_sfp3       ; Missing drive strength and slew rate ;
; r_act_sfp3        ; Missing drive strength and slew rate ;
; sfp_dis0          ; Missing drive strength and slew rate ;
; sfp_scl0          ; Missing drive strength and slew rate ;
; sfp_dis1          ; Missing drive strength and slew rate ;
; sfp_scl1          ; Missing drive strength and slew rate ;
; sfp_dis2          ; Missing drive strength and slew rate ;
; sfp_scl2          ; Missing drive strength and slew rate ;
; sfp_dis3          ; Missing drive strength and slew rate ;
; sfp_scl3          ; Missing drive strength and slew rate ;
; l_debug[0]        ; Missing drive strength and slew rate ;
; l_debug[1]        ; Missing drive strength and slew rate ;
; l_debug[2]        ; Missing drive strength and slew rate ;
; l_debug[3]        ; Missing drive strength and slew rate ;
; l_debug[4]        ; Missing drive strength and slew rate ;
; l_debug[5]        ; Missing drive strength and slew rate ;
; l_debug[6]        ; Missing drive strength and slew rate ;
; l_debug[7]        ; Missing drive strength and slew rate ;
; l_user_led        ; Missing drive strength and slew rate ;
; vsc_smi_mdio      ; Missing drive strength and slew rate ;
; ddr2_dq[0]        ; Missing drive strength               ;
; ddr2_dq[1]        ; Missing drive strength               ;
; ddr2_dq[2]        ; Missing drive strength               ;
; ddr2_dq[3]        ; Missing drive strength               ;
; ddr2_dq[4]        ; Missing drive strength               ;
; ddr2_dq[5]        ; Missing drive strength               ;
; ddr2_dq[6]        ; Missing drive strength               ;
; ddr2_dq[7]        ; Missing drive strength               ;
; ddr2_dq[8]        ; Missing drive strength               ;
; ddr2_dq[9]        ; Missing drive strength               ;
; ddr2_dq[10]       ; Missing drive strength               ;
; ddr2_dq[11]       ; Missing drive strength               ;
; ddr2_dq[12]       ; Missing drive strength               ;
; ddr2_dq[13]       ; Missing drive strength               ;
; ddr2_dq[14]       ; Missing drive strength               ;
; ddr2_dq[15]       ; Missing drive strength               ;
; ddr2_dqs[0]       ; Missing drive strength               ;
; ddr2_dqs[1]       ; Missing drive strength               ;
; ddr2_dqs_n[0]     ; Missing drive strength               ;
; ddr2_dqs_n[1]     ; Missing drive strength               ;
; ddr2_dm[0]        ; Missing drive strength               ;
; ddr2_dm[1]        ; Missing drive strength               ;
; sfp_sda0          ; Missing drive strength and slew rate ;
; sfp_sda1          ; Missing drive strength and slew rate ;
; sfp_sda2          ; Missing drive strength and slew rate ;
; sfp_sda3          ; Missing drive strength and slew rate ;
+-------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Action          ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; UM:UM|UM2DDR_RDATA0[0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[0]                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[1]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[1]                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[2]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[2]                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[3]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[3]                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[4]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[4]                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[5]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[5]                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[6]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[6]                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[7]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[7]                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[8]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[8]                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[9]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[9]                                                                                                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[10]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[10]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[11]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[11]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[12]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[12]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[13]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[13]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[14]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[14]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[15]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[15]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[16]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[16]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[17]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[17]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[18]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[18]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[19]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[19]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[20]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[20]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[21]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[21]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[22]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[22]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[23]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[23]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[24]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[24]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[25]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[25]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[26]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[26]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[27]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[27]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[28]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[28]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[29]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[29]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[30]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[30]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA0[31]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[31]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[32]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[1]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[33]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[2]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[34]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[3]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[35]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[4]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[36]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[5]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[37]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[6]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[38]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[7]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[39]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[8]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[40]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[9]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[41]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[10]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[42]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[11]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[43]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[12]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[44]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[13]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[45]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[14]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[46]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[15]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[47]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[16]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[48]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[17]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[49]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[18]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[50]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[19]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[51]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[20]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[52]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[21]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[53]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[22]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[54]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[23]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[55]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[24]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[56]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[25]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[57]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[26]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[58]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[27]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[59]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[28]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[60]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[29]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[61]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[30]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[62]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA1[31]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[63]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[64]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[1]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[65]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[2]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[66]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[3]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[67]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[4]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[68]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[5]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[69]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[6]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[70]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[7]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[71]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[8]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[72]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[9]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[73]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[10]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[74]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[11]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[75]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[12]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[76]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[13]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[77]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[14]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[78]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[15]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[79]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[16]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[80]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[17]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[81]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[18]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[82]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[19]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[83]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[20]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[84]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[21]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[85]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[22]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[86]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[23]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[87]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[24]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[88]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[25]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[89]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[26]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[90]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[27]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[91]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[28]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[92]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[29]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[93]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[30]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[94]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA2[31]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[95]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[96]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[1]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[97]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[2]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[98]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[3]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[99]                                                                                                                                                                                                                                                                                                          ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[4]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[100]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[5]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[101]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[6]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[102]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[7]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[103]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[8]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[104]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[9]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[105]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[10]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[106]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[11]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[107]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[12]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[108]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[13]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[109]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[14]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[110]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[15]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[111]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[16]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[112]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[17]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[113]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[18]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[114]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[19]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[115]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[20]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[116]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[21]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[117]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[22]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[118]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[23]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[119]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[24]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[120]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[25]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[121]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[26]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[122]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[27]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[123]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[28]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[124]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[29]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[125]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[30]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[126]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; UM:UM|UM2DDR_RDATA3[31]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|q_b[127]                                                                                                                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[0]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[1]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[2]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[3]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[4]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[5]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[6]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[7]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[8]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[9]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[10] ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[11] ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[12] ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[13] ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[14] ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[15] ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[0]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[1]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[2]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[3]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[4]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[5]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[6]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[7]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[8]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[9]  ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[10] ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[11] ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[12] ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[13] ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[14] ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|q_b[15] ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[0]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_2tr1:auto_generated|q_b[0]    ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[1]                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_2tr1:auto_generated|q_b[1]    ; PORTBDATAOUT     ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_0_oe_ff_inst                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_obuf                                                                                                                                                                                                                                               ; OE               ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_0_oe_ff_inst~0                                                                                                                                  ; Deleted         ; Register Packing                                  ; Fast Output Enable Register assignment ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_1_oe_ff_inst                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_obuf                                                                                                                                                                                                                                               ; OE               ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_1_oe_ff_inst~0                                                                                                                                  ; Deleted         ; Register Packing                                  ; Fast Output Enable Register assignment ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_2_oe_ff_inst                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_obuf                                                                                                                                                                                                                                               ; OE               ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_2_oe_ff_inst~0                                                                                                                                  ; Deleted         ; Register Packing                                  ; Fast Output Enable Register assignment ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_3_oe_ff_inst                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_obuf                                                                                                                                                                                                                                               ; OE               ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_3_oe_ff_inst~0                                                                                                                                  ; Deleted         ; Register Packing                                  ; Fast Output Enable Register assignment ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_4_oe_ff_inst                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_obuf                                                                                                                                                                                                                                               ; OE               ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_4_oe_ff_inst~0                                                                                                                                  ; Deleted         ; Register Packing                                  ; Fast Output Enable Register assignment ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_5_oe_ff_inst                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_obuf                                                                                                                                                                                                                                               ; OE               ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_5_oe_ff_inst~0                                                                                                                                  ; Deleted         ; Register Packing                                  ; Fast Output Enable Register assignment ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_6_oe_ff_inst                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_obuf                                                                                                                                                                                                                                               ; OE               ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_6_oe_ff_inst~0                                                                                                                                  ; Deleted         ; Register Packing                                  ; Fast Output Enable Register assignment ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_7_oe_ff_inst                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_obuf                                                                                                                                                                                                                                               ; OE               ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_7_oe_ff_inst~0                                                                                                                                  ; Deleted         ; Register Packing                                  ; Fast Output Enable Register assignment ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_0_oe_ff_inst                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_obuf                                                                                                                                                                                                                                               ; OE               ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_0_oe_ff_inst~0                                                                                                                                  ; Deleted         ; Register Packing                                  ; Fast Output Enable Register assignment ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_1_oe_ff_inst                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_obuf                                                                                                                                                                                                                                               ; OE               ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_1_oe_ff_inst~0                                                                                                                                  ; Deleted         ; Register Packing                                  ; Fast Output Enable Register assignment ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_2_oe_ff_inst                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_obuf                                                                                                                                                                                                                                               ; OE               ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_2_oe_ff_inst~0                                                                                                                                  ; Deleted         ; Register Packing                                  ; Fast Output Enable Register assignment ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_3_oe_ff_inst                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_obuf                                                                                                                                                                                                                                               ; OE               ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_3_oe_ff_inst~0                                                                                                                                  ; Deleted         ; Register Packing                                  ; Fast Output Enable Register assignment ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_4_oe_ff_inst                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_obuf                                                                                                                                                                                                                                               ; OE               ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_4_oe_ff_inst~0                                                                                                                                  ; Deleted         ; Register Packing                                  ; Fast Output Enable Register assignment ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_5_oe_ff_inst                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_obuf                                                                                                                                                                                                                                               ; OE               ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_5_oe_ff_inst~0                                                                                                                                  ; Deleted         ; Register Packing                                  ; Fast Output Enable Register assignment ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_6_oe_ff_inst                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_obuf                                                                                                                                                                                                                                               ; OE               ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_6_oe_ff_inst~0                                                                                                                                  ; Deleted         ; Register Packing                                  ; Fast Output Enable Register assignment ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_7_oe_ff_inst                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_obuf                                                                                                                                                                                                                                               ; OE               ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_7_oe_ff_inst~0                                                                                                                                  ; Deleted         ; Register Packing                                  ; Fast Output Enable Register assignment ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_valid_fifo:ack_valid_fifo|dcfifo:dcfifo_component|dcfifo_9ft1:auto_generated|rdptr_g[4]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_valid_fifo:ack_valid_fifo|dcfifo:dcfifo_component|dcfifo_9ft1:auto_generated|rdptr_g[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|a_gray2bin_9db:ws_dgrp_gray2bin|xor1                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|a_gray2bin_9db:ws_dgrp_gray2bin|xor1~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a2                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a2                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin|xor5                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin|xor5~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin|xor7                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin|xor7~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[1]~7                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|frame[1]~7DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                           ;
+---------------+-----------------------------------+--------------+-------------------------+---------------------+----------------------------+
; Name          ; Ignored Entity                    ; Ignored From ; Ignored To              ; Ignored Value       ; Ignored Source             ;
+---------------+-----------------------------------+--------------+-------------------------+---------------------+----------------------------+
; Location      ;                                   ;              ; sfp_clk1                ; PIN_G23             ; QSF Assignment             ;
; Location      ;                                   ;              ; sfp_clk1(n)             ; PIN_G24             ; QSF Assignment             ;
; Global Signal ; ddr2_12_phy_alt_mem_phy_clk_reset ;              ; reset_phy_clk_1x_n~reg0 ; off                 ; Compiler or HDL Assignment ;
; I/O Standard  ; netFPGAmini                       ;              ; sfp_clk1                ; DIFFERENTIAL LVPECL ; QSF Assignment             ;
+---------------+-----------------------------------+--------------+-------------------------+---------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 44511 ) ; 0.00 % ( 0 / 44511 )       ; 0.00 % ( 0 / 44511 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 44511 ) ; 0.00 % ( 0 / 44511 )       ; 0.00 % ( 0 / 44511 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 44450 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 61 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.pin.


+--------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                      ;
+-----------------------------------------------------------------------------------+--------------------------------+
; Resource                                                                          ; Usage                          ;
+-----------------------------------------------------------------------------------+--------------------------------+
; ALUTs Used                                                                        ; 18,960 / 36,100 ( 53 % )       ;
;     -- Combinational ALUTs                                                        ; 18,953 / 36,100 ( 53 % )       ;
;     -- Memory ALUTs                                                               ; 7 / 18,050 ( < 1 % )           ;
;     -- LUT_REGs                                                                   ; 0 / 36,100 ( 0 % )             ;
; Dedicated logic registers                                                         ; 21,142 / 36,100 ( 59 % )       ;
;                                                                                   ;                                ;
; Combinational ALUT usage by number of inputs                                      ;                                ;
;     -- 7 input functions                                                          ; 133                            ;
;     -- 6 input functions                                                          ; 4375                           ;
;     -- 5 input functions                                                          ; 3485                           ;
;     -- 4 input functions                                                          ; 3362                           ;
;     -- <=3 input functions                                                        ; 7598                           ;
;                                                                                   ;                                ;
; Combinational ALUTs by mode                                                       ;                                ;
;     -- normal mode                                                                ; 15923                          ;
;     -- extended LUT mode                                                          ; 133                            ;
;     -- arithmetic mode                                                            ; 2708                           ;
;     -- shared arithmetic mode                                                     ; 189                            ;
;                                                                                   ;                                ;
; Logic utilization                                                                 ; 28,975 / 36,100 ( 80 % )       ;
;     -- Difficulty Clustering Design                                               ; Medium                         ;
;     -- Combinational ALUT/register pairs used in final Placement                  ; 28347                          ;
;         -- Combinational with no register                                         ; 7205                           ;
;         -- Register only                                                          ; 9387                           ;
;         -- Combinational with a register                                          ; 11755                          ;
;     -- Estimated pairs recoverable by pairing ALUTs and registers as design grows ; -1953                          ;
;     -- Estimated Combinational ALUT/register pairs unavailable                    ; 2581                           ;
;         -- Unavailable due to Memory LAB use                                      ; 13                             ;
;         -- Unavailable due to unpartnered 7 LUTs                                  ; 122                            ;
;         -- Unavailable due to unpartnered 6 LUTs                                  ; 1640                           ;
;         -- Unavailable due to unpartnered 5 LUTs                                  ; 264                            ;
;         -- Unavailable due to LAB-wide signal conflicts                           ; 485                            ;
;         -- Unavailable due to LAB input limits                                    ; 57                             ;
;                                                                                   ;                                ;
; Total registers*                                                                  ; 21366                          ;
;     -- Dedicated logic registers                                                  ; 21,142 / 36,100 ( 59 % )       ;
;     -- I/O registers                                                              ; 224 / 1,560 ( 14 % )           ;
;     -- LUT_REGs                                                                   ; 0                              ;
;                                                                                   ;                                ;
; Memory LAB cells by mode                                                          ;                                ;
;     -- 64-address deep                                                            ; 0                              ;
;     -- 32-address deep                                                            ; 7                              ;
;                                                                                   ;                                ;
; ALMs:  partially or completely used                                               ; 16,599 / 18,050 ( 92 % )       ;
;                                                                                   ;                                ;
; Total LABs:  partially or completely used                                         ; 1,803 / 1,805 ( 100 % )        ;
;     -- Logic LABs                                                                 ; 1,802 / 1,803 ( 100 % )        ;
;     -- Memory LABs                                                                ; 1 / 1,803 ( < 1 % )            ;
;                                                                                   ;                                ;
; Virtual pins                                                                      ; 0                              ;
; I/O pins                                                                          ; 163 / 292 ( 56 % )             ;
;     -- Clock pins                                                                 ; 4 / 10 ( 40 % )                ;
;     -- Dedicated input pins                                                       ; 8 / 28 ( 29 % )                ;
;                                                                                   ;                                ;
; Global signals                                                                    ; 19                             ;
; M9K blocks                                                                        ; 161 / 319 ( 50 % )             ;
; Total MLAB memory bits                                                            ; 112                            ;
; Total block memory bits                                                           ; 1,166,464 / 2,939,904 ( 40 % ) ;
; Total block memory implementation bits                                            ; 1,483,776 / 2,939,904 ( 50 % ) ;
; DSP block 18-bit elements                                                         ; 0 / 232 ( 0 % )                ;
; PLLs                                                                              ; 2 / 4 ( 50 % )                 ;
; Global clocks                                                                     ; 16 / 16 ( 100 % )              ;
; Quadrant clocks                                                                   ; 0 / 48 ( 0 % )                 ;
; Periphery clocks                                                                  ; 3 / 50 ( 6 % )                 ;
; SERDES receivers                                                                  ; 0 / 24 ( 0 % )                 ;
; JTAGs                                                                             ; 0 / 1 ( 0 % )                  ;
; ASMI blocks                                                                       ; 0 / 1 ( 0 % )                  ;
; CRC blocks                                                                        ; 0 / 1 ( 0 % )                  ;
; Remote update blocks                                                              ; 0 / 1 ( 0 % )                  ;
; Oscillator blocks                                                                 ; 0 / 1 ( 0 % )                  ;
; GXB Receiver channel PCSs                                                         ; 4 / 8 ( 50 % )                 ;
; GXB Receiver channel PMAs                                                         ; 4 / 8 ( 50 % )                 ;
; GXB Transmitter channel PCSs                                                      ; 4 / 8 ( 50 % )                 ;
; GXB Transmitter channel PMAs                                                      ; 4 / 8 ( 50 % )                 ;
; HSSI CMU PLLs                                                                     ; 2 / 4 ( 50 % )                 ;
; Impedance control blocks                                                          ; 0 / 3 ( 0 % )                  ;
; Average interconnect usage (total/H/V)                                            ; 20.5% / 18.0% / 24.7%          ;
; Peak interconnect usage (total/H/V)                                               ; 45.9% / 40.2% / 55.4%          ;
; Maximum fan-out                                                                   ; 11054                          ;
; Highest non-global fan-out                                                        ; 2556                           ;
; Total fan-out                                                                     ; 160148                         ;
; Average fan-out                                                                   ; 3.57                           ;
+-----------------------------------------------------------------------------------+--------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-----------------------------------------------------------------------------------+------------------------+--------------------------------+
; Statistic                                                                         ; Top                    ; hard_block:auto_generated_inst ;
+-----------------------------------------------------------------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                                                      ; Medium                 ; Medium                         ;
;                                                                                   ;                        ;                                ;
; Logic utilization                                                                 ; 28967 / 36100 ( 80 % ) ; 8 / 36100 ( < 1 % )            ;
;     -- Combinational ALUT/register pairs used in final Placement                  ; 28339                  ; 8                              ;
;         -- Combinational with no register                                         ; 7197                   ; 8                              ;
;         -- Register only                                                          ; 9387                   ; 0                              ;
;         -- Combinational with a register                                          ; 11755                  ; 0                              ;
;     -- Estimated pairs recoverable by pairing ALUTs and registers as design grows ; -1953                  ; 0                              ;
;     -- Estimated Combinational ALUT/register pairs unavailable                    ; 2581                   ; 0                              ;
;         -- Unavailable due to Memory LAB use                                      ; 13                     ; 0                              ;
;         -- Unavailable due to unpartnered 7 LUTs                                  ; 122                    ; 0                              ;
;         -- Unavailable due to unpartnered 6 LUTs                                  ; 1640                   ; 0                              ;
;         -- Unavailable due to unpartnered 5 LUTs                                  ; 264                    ; 0                              ;
;         -- Unavailable due to LAB-wide signal conflicts                           ; 485                    ; 0                              ;
;         -- Unavailable due to LAB input limits                                    ; 57                     ; 0                              ;
;                                                                                   ;                        ;                                ;
; ALUTs Used                                                                        ; 18952 / 36100 ( 52 % ) ; 8 / 36100 ( < 1 % )            ;
;     -- Combinational ALUTs                                                        ; 18945 / 36100 ( 52 % ) ; 8 / 36100 ( < 1 % )            ;
;     -- Memory ALUTs                                                               ; 7 / 18050 ( < 1 % )    ; 0 / 18050 ( 0 % )              ;
;     -- LUT_REGs                                                                   ; 0 / 36100 ( 0 % )      ; 0 / 36100 ( 0 % )              ;
; Dedicated logic registers                                                         ; 21142 / 36100 ( 59 % ) ; 0 / 36100 ( 0 % )              ;
;                                                                                   ;                        ;                                ;
; Combinational ALUT usage by number of inputs                                      ;                        ;                                ;
;     -- 7 input functions                                                          ; 133                    ; 0                              ;
;     -- 6 input functions                                                          ; 4375                   ; 0                              ;
;     -- 5 input functions                                                          ; 3485                   ; 0                              ;
;     -- 4 input functions                                                          ; 3358                   ; 4                              ;
;     -- <=3 input functions                                                        ; 7594                   ; 4                              ;
;                                                                                   ;                        ;                                ;
; Combinational ALUTs by mode                                                       ;                        ;                                ;
;     -- normal mode                                                                ; 15915                  ; 8                              ;
;     -- extended LUT mode                                                          ; 133                    ; 0                              ;
;     -- arithmetic mode                                                            ; 2708                   ; 0                              ;
;     -- shared arithmetic mode                                                     ; 189                    ; 0                              ;
;                                                                                   ;                        ;                                ;
; Total registers                                                                   ; 21364                  ; 2                              ;
;     -- Dedicated logic registers                                                  ; 21142 / 36100 ( 59 % ) ; 0 / 36100 ( 0 % )              ;
;     -- I/O registers                                                              ; 222                    ; 2                              ;
;     -- LUT_REGs                                                                   ; 0                      ; 0                              ;
;                                                                                   ;                        ;                                ;
; Memory LAB cells by mode                                                          ;                        ;                                ;
;     -- 64-address deep                                                            ; 0                      ; 0                              ;
;     -- 32-address deep                                                            ; 7                      ; 0                              ;
;                                                                                   ;                        ;                                ;
; ALMs:  partially or completely used                                               ; 16595 / 18050 ( 92 % ) ; 4 / 18050 ( < 1 % )            ;
;                                                                                   ;                        ;                                ;
; Total LABs:  partially or completely used                                         ; 1803 / 1805 ( 100 % )  ; 1 / 1805 ( < 1 % )             ;
;     -- Logic LABs                                                                 ; 1802                   ; 1                              ;
;     -- Memory LABs                                                                ; 1                      ; 0                              ;
;                                                                                   ;                        ;                                ;
; Virtual pins                                                                      ; 0                      ; 0                              ;
; I/O pins                                                                          ; 161                    ; 2                              ;
; DSP block 18-bit elements                                                         ; 0 / 232 ( 0 % )        ; 0 / 232 ( 0 % )                ;
; Total block memory bits                                                           ; 1166464                ; 0                              ;
; Total block memory implementation bits                                            ; 1483776                ; 0                              ;
; PLL                                                                               ; 0 / 4 ( 0 % )          ; 2 / 4 ( 50 % )                 ;
; GXB PLL                                                                           ; 0 / 12 ( 0 % )         ; 6 / 12 ( 50 % )                ;
; M9K block                                                                         ; 161 / 319 ( 50 % )     ; 0 / 319 ( 0 % )                ;
; DLL                                                                               ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ;
; Clock enable block                                                                ; 9 / 126 ( 7 % )        ; 10 / 126 ( 7 % )               ;
; GXB Central control unit                                                          ; 0 / 2 ( 0 % )          ; 2 / 2 ( 100 % )                ;
; Calibration block                                                                 ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; Double data rate I/O input circuitry                                              ; 36 / 368 ( 9 % )       ; 1 / 368 ( < 1 % )              ;
; Double data rate I/O output circuitry                                             ; 65 / 368 ( 17 % )      ; 1 / 368 ( < 1 % )              ;
; Double data rate I/O output enable circuitry                                      ; 20 / 368 ( 5 % )       ; 0 / 368 ( 0 % )                ;
; DQS pin delay chain                                                               ; 2 / 42 ( 4 % )         ; 0 / 42 ( 0 % )                 ;
; DQS pin enable                                                                    ; 2 / 42 ( 4 % )         ; 0 / 42 ( 0 % )                 ;
; DQS pin enable control                                                            ; 2 / 42 ( 4 % )         ; 0 / 42 ( 0 % )                 ;
; Signal Splitter                                                                   ; 2 / 368 ( < 1 % )      ; 1 / 368 ( < 1 % )              ;
; GXB Receiver channel PCS                                                          ; 0 / 8 ( 0 % )          ; 4 / 8 ( 50 % )                 ;
; GXB Receiver channel PMA                                                          ; 0 / 8 ( 0 % )          ; 4 / 8 ( 50 % )                 ;
; GXB Transmitter channel PCS                                                       ; 0 / 8 ( 0 % )          ; 4 / 8 ( 50 % )                 ;
; GXB Transmitter channel PMA                                                       ; 0 / 8 ( 0 % )          ; 4 / 8 ( 50 % )                 ;
; GXB Clock Divider                                                                 ; 0 / 12 ( 0 % )         ; 4 / 12 ( 33 % )                ;
; GXB refclk pre-divider                                                            ; 1 / 4 ( 25 % )         ; 0 / 4 ( 0 % )                  ;
;                                                                                   ;                        ;                                ;
; Connections                                                                       ;                        ;                                ;
;     -- Input Connections                                                          ; 19259                  ; 80                             ;
;     -- Registered Input Connections                                               ; 18776                  ; 1                              ;
;     -- Output Connections                                                         ; 105                    ; 19234                          ;
;     -- Registered Output Connections                                              ; 62                     ; 13                             ;
;                                                                                   ;                        ;                                ;
; Internal Connections                                                              ;                        ;                                ;
;     -- Total Connections                                                          ; 161310                 ; 33945                          ;
;     -- Registered Connections                                                     ; 88839                  ; 14                             ;
;                                                                                   ;                        ;                                ;
; External Connections                                                              ;                        ;                                ;
;     -- Top                                                                        ; 54                     ; 19310                          ;
;     -- hard_block:auto_generated_inst                                             ; 19310                  ; 4                              ;
;                                                                                   ;                        ;                                ;
; Partition Interface                                                               ;                        ;                                ;
;     -- Input Ports                                                                ; 45                     ; 85                             ;
;     -- Output Ports                                                               ; 80                     ; 93                             ;
;     -- Bidir Ports                                                                ; 29                     ; 0                              ;
;                                                                                   ;                        ;                                ;
; Registered Ports                                                                  ;                        ;                                ;
;     -- Registered Input Ports                                                     ; 0                      ; 1                              ;
;     -- Registered Output Ports                                                    ; 0                      ; 7                              ;
;                                                                                   ;                        ;                                ;
; Port Connectivity                                                                 ;                        ;                                ;
;     -- Input Ports driven by GND                                                  ; 0                      ; 0                              ;
;     -- Output Ports driven by GND                                                 ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                                                  ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                                                 ; 0                      ; 0                              ;
;     -- Input Ports with no Source                                                 ; 0                      ; 0                              ;
;     -- Output Ports with no Source                                                ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                                                 ; 0                      ; 28                             ;
;     -- Output Ports with no Fanout                                                ; 0                      ; 0                              ;
+-----------------------------------------------------------------------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                                 ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+---------------------+--------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard        ; Termination  ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+---------------------+--------------+---------------------------+----------------------+-----------+
; fpga_resetn         ; D11   ; 8A       ; 26           ; 56           ; 0            ; 30                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm0_rx_clk         ; A16   ; 8A       ; 8            ; 56           ; 31           ; 502                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm0_rx_ctl         ; A17   ; 8A       ; 7            ; 56           ; 62           ; 0                     ; 1                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm0_rx_data[0]     ; A20   ; 8A       ; 5            ; 56           ; 31           ; 0                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm0_rx_data[1]     ; B18   ; 8A       ; 5            ; 56           ; 62           ; 0                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm0_rx_data[2]     ; B16   ; 8A       ; 8            ; 56           ; 62           ; 0                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm0_rx_data[3]     ; A19   ; 8A       ; 5            ; 56           ; 93           ; 0                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm1_rx_clk         ; B7    ; 7A       ; 31           ; 56           ; 31           ; 501                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm1_rx_ctl         ; A10   ; 7A       ; 28           ; 56           ; 93           ; 0                     ; 1                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm1_rx_data[0]     ; A7    ; 7A       ; 31           ; 56           ; 62           ; 0                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm1_rx_data[1]     ; A9    ; 7A       ; 28           ; 56           ; 62           ; 0                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm1_rx_data[2]     ; B10   ; 7A       ; 28           ; 56           ; 31           ; 0                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm1_rx_data[3]     ; C10   ; 7A       ; 30           ; 56           ; 62           ; 0                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm2_rx_clk         ; AA11  ; 4A       ; 32           ; 0            ; 31           ; 502                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm2_rx_ctl         ; AB13  ; 4A       ; 29           ; 0            ; 31           ; 0                     ; 1                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm2_rx_data[0]     ; AC12  ; 4A       ; 29           ; 0            ; 62           ; 0                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm2_rx_data[1]     ; AD10  ; 4A       ; 33           ; 0            ; 62           ; 0                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm2_rx_data[2]     ; AC13  ; 4A       ; 29           ; 0            ; 93           ; 0                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm2_rx_data[3]     ; AD12  ; 4A       ; 30           ; 0            ; 62           ; 0                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm3_rx_clk         ; AA14  ; 3A       ; 24           ; 0            ; 31           ; 501                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm3_rx_ctl         ; AD16  ; 3A       ; 25           ; 0            ; 62           ; 0                     ; 1                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm3_rx_data[0]     ; AA16  ; 3A       ; 19           ; 0            ; 31           ; 0                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm3_rx_data[1]     ; AD18  ; 3A       ; 22           ; 0            ; 62           ; 0                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm3_rx_data[2]     ; AD19  ; 3A       ; 19           ; 0            ; 62           ; 0                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; rgm3_rx_data[3]     ; AB16  ; 3A       ; 19           ; 0            ; 93           ; 0                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; sfp0_rxd            ; AA23  ; QL0      ; 0            ; 4            ; 145          ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5-V PCML          ; OCT 100 Ohms ; --                        ; User                 ; no        ;
; sfp0_rxd(n)         ; AA24  ; QL0      ; 0            ; 4            ; 147          ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5-V PCML          ; OCT 100 Ohms ; --                        ; User                 ; no        ;
; sfp1_rxd            ; R23   ; QL0      ; 0            ; 16           ; 145          ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5-V PCML          ; OCT 100 Ohms ; --                        ; User                 ; no        ;
; sfp1_rxd(n)         ; R24   ; QL0      ; 0            ; 16           ; 147          ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5-V PCML          ; OCT 100 Ohms ; --                        ; User                 ; no        ;
; sfp2_rxd            ; L23   ; QL1      ; 0            ; 27           ; 145          ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5-V PCML          ; OCT 100 Ohms ; --                        ; User                 ; no        ;
; sfp2_rxd(n)         ; L24   ; QL1      ; 0            ; 27           ; 147          ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5-V PCML          ; OCT 100 Ohms ; --                        ; User                 ; no        ;
; sfp3_rxd            ; E23   ; QL1      ; 0            ; 39           ; 145          ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5-V PCML          ; OCT 100 Ohms ; --                        ; User                 ; no        ;
; sfp3_rxd(n)         ; E24   ; QL1      ; 0            ; 39           ; 147          ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5-V PCML          ; OCT 100 Ohms ; --                        ; User                 ; no        ;
; sfp_clk0            ; U23   ; QL0      ; 0            ; 10           ; 145          ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; Differential LVPECL ; OCT 100 Ohms ; --                        ; User                 ; no        ;
; sfp_clk0(n)         ; U24   ; QL0      ; 0            ; 10           ; 147          ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; Differential LVPECL ; OCT 100 Ohms ; --                        ; User                 ; no        ;
; sfp_fault0          ; E15   ; 8A       ; 7            ; 56           ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; sfp_fault1          ; F10   ; 7A       ; 30           ; 56           ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; sfp_fault2          ; V9    ; 4A       ; 48           ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; sfp_fault3          ; V15   ; 3A       ; 11           ; 0            ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; sfp_los0            ; E12   ; 8A       ; 25           ; 56           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; sfp_los1            ; D6    ; 7A       ; 48           ; 56           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; sfp_los2            ; Y12   ; 4A       ; 32           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; sfp_los3            ; Y15   ; 3A       ; 11           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; sfp_present0        ; F13   ; 8A       ; 21           ; 56           ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; sfp_present1        ; D8    ; 7A       ; 42           ; 56           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; sfp_present2        ; W9    ; 4A       ; 45           ; 0            ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; sfp_present3        ; W15   ; 3A       ; 11           ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; sysclk_100m         ; AD13  ; 4A       ; 26           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; sysclk_125m         ; C11   ; 8A       ; 26           ; 56           ; 62           ; 581                   ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
; vsc8224_clkout_125m ; AA13  ; 3A       ; 26           ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V               ; Off          ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+---------------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+------------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard     ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+------------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ddr2_addr[0]      ; J1    ; 6A       ; 59           ; 34           ; 93           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_addr[10]     ; J6    ; 6A       ; 59           ; 36           ; 31           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_addr[11]     ; F1    ; 6A       ; 59           ; 37           ; 93           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_addr[12]     ; F3    ; 6A       ; 59           ; 39           ; 0            ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_addr[13]     ; D1    ; 6A       ; 59           ; 46           ; 93           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_addr[14]     ; D3    ; 6A       ; 59           ; 46           ; 0            ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_addr[15]     ; D2    ; 6A       ; 59           ; 46           ; 31           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_addr[1]      ; J5    ; 6A       ; 59           ; 36           ; 93           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_addr[2]      ; K2    ; 6A       ; 59           ; 33           ; 62           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_addr[3]      ; J3    ; 6A       ; 59           ; 34           ; 62           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_addr[4]      ; G1    ; 6A       ; 59           ; 36           ; 62           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_addr[5]      ; H6    ; 6A       ; 59           ; 39           ; 93           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_addr[6]      ; H1    ; 6A       ; 59           ; 34           ; 31           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_addr[7]      ; H3    ; 6A       ; 59           ; 37           ; 62           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_addr[8]      ; E1    ; 6A       ; 59           ; 37           ; 31           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_addr[9]      ; G3    ; 6A       ; 59           ; 39           ; 62           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_bank_addr[0] ; L7    ; 6A       ; 59           ; 30           ; 31           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_bank_addr[1] ; K4    ; 6A       ; 59           ; 33           ; 93           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_bank_addr[2] ; G6    ; 6A       ; 59           ; 48           ; 31           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_cas_n        ; M1    ; 6A       ; 59           ; 30           ; 62           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_cke          ; M7    ; 6A       ; 59           ; 30           ; 93           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_cs_n         ; L3    ; 6A       ; 59           ; 31           ; 62           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_odt          ; P1    ; 6A       ; 59           ; 28           ; 93           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_ras_n        ; N1    ; 6A       ; 59           ; 28           ; 31           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ddr2_we_n         ; M3    ; 6A       ; 59           ; 28           ; 62           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class II ; Default          ; Series 25 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_debug[0]        ; D12   ; 8A       ; 25           ; 56           ; 62           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_debug[1]        ; D13   ; 8A       ; 25           ; 56           ; 93           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_debug[2]        ; G9    ; 7A       ; 48           ; 56           ; 93           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_debug[3]        ; H9    ; 7A       ; 48           ; 56           ; 31           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_debug[4]        ; C15   ; 8A       ; 10           ; 56           ; 62           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_debug[5]        ; C13   ; 8A       ; 19           ; 56           ; 62           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_debug[6]        ; G13   ; 8A       ; 21           ; 56           ; 31           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_debug[7]        ; G14   ; 8A       ; 10           ; 56           ; 31           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_link_sfp0       ; G16   ; 8A       ; 3            ; 56           ; 93           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_link_sfp1       ; G8    ; 7A       ; 56           ; 56           ; 31           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_link_sfp2       ; AA9   ; 4A       ; 56           ; 0            ; 93           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_link_sfp3       ; Y16   ; 3A       ; 3            ; 0            ; 93           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_user_led        ; C9    ; 7A       ; 33           ; 56           ; 62           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_act_sfp0        ; H16   ; 8A       ; 3            ; 56           ; 31           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_act_sfp1        ; F8    ; 7A       ; 56           ; 56           ; 93           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_act_sfp2        ; W12   ; 4A       ; 30           ; 0            ; 93           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_act_sfp3        ; W16   ; 3A       ; 3            ; 0            ; 31           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm0_tx_clk       ; A12   ; 8A       ; 23           ; 56           ; 31           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm0_tx_ctl       ; A13   ; 8A       ; 21           ; 56           ; 62           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm0_tx_data[0]   ; A14   ; 8A       ; 19           ; 56           ; 93           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm0_tx_data[1]   ; B12   ; 8A       ; 23           ; 56           ; 62           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm0_tx_data[2]   ; A11   ; 8A       ; 23           ; 56           ; 93           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm0_tx_data[3]   ; B15   ; 8A       ; 19           ; 56           ; 31           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm1_tx_clk       ; C4    ; 7A       ; 46           ; 56           ; 31           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm1_tx_ctl       ; B4    ; 7A       ; 46           ; 56           ; 93           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm1_tx_data[0]   ; A2    ; 7A       ; 44           ; 56           ; 62           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm1_tx_data[1]   ; A4    ; 7A       ; 46           ; 56           ; 62           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm1_tx_data[2]   ; A5    ; 7A       ; 42           ; 56           ; 93           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm1_tx_data[3]   ; A6    ; 7A       ; 42           ; 56           ; 31           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm2_tx_clk       ; AA7   ; 4A       ; 47           ; 0            ; 31           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm2_tx_ctl       ; AA10  ; 4A       ; 43           ; 0            ; 31           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm2_tx_data[0]   ; AD6   ; 4A       ; 48           ; 0            ; 62           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm2_tx_data[1]   ; AC6   ; 4A       ; 48           ; 0            ; 0            ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm2_tx_data[2]   ; AB10  ; 4A       ; 43           ; 0            ; 93           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm2_tx_data[3]   ; AC9   ; 4A       ; 43           ; 0            ; 62           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm3_tx_clk       ; AB17  ; 3A       ; 9            ; 0            ; 31           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm3_tx_ctl       ; AC21  ; 3A       ; 5            ; 0            ; 93           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm3_tx_data[0]   ; AC18  ; 3A       ; 9            ; 0            ; 93           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm3_tx_data[1]   ; AB18  ; 3A       ; 9            ; 0            ; 62           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm3_tx_data[2]   ; AD21  ; 3A       ; 5            ; 0            ; 62           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgm3_tx_data[3]   ; AB19  ; 3A       ; 7            ; 0            ; 62           ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp0_txd          ; Y21   ; QL0      ; 0            ; 4            ; 141          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML       ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp0_txd(n)       ; Y22   ; QL0      ; 0            ; 4            ; 143          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML       ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp1_txd          ; P21   ; QL0      ; 0            ; 16           ; 141          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML       ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp1_txd(n)       ; P22   ; QL0      ; 0            ; 16           ; 143          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML       ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp2_txd          ; K21   ; QL1      ; 0            ; 27           ; 141          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML       ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp2_txd(n)       ; K22   ; QL1      ; 0            ; 27           ; 143          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML       ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp3_txd          ; D21   ; QL1      ; 0            ; 39           ; 141          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML       ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp3_txd(n)       ; D22   ; QL1      ; 0            ; 39           ; 143          ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML       ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp_dis0          ; D15   ; 8A       ; 10           ; 56           ; 0            ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp_dis1          ; E10   ; 7A       ; 30           ; 56           ; 93           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp_dis2          ; W10   ; 4A       ; 45           ; 0            ; 93           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp_dis3          ; V16   ; 3A       ; 7            ; 0            ; 93           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp_scl0          ; E13   ; 8A       ; 25           ; 56           ; 31           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp_scl1          ; D9    ; 7A       ; 33           ; 56           ; 0            ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp_scl2          ; Y9    ; 4A       ; 56           ; 0            ; 31           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sfp_scl3          ; W14   ; 3A       ; 22           ; 0            ; 93           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vsc8224_rstn      ; U9    ; 4A       ; 48           ; 0            ; 31           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vsc_smi_mdc       ; AD8   ; 4A       ; 45           ; 0            ; 62           ; no              ; no                     ; no            ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V            ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+------------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                          ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ddr2_ck       ; K1    ; 6A       ; 59           ; 31           ; 31           ; 0                     ; 1                  ; no     ; yes            ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                            ;
; ddr2_ck_n     ; L1    ; 6A       ; 59           ; 31           ; 93           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                            ;
; ddr2_dm[0]    ; AD3   ; 5A       ; 59           ; 16           ; 93           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no       ; Off          ; SSTL-18 Class II                ; Default          ; Off               ; Series 25 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                            ;
; ddr2_dm[1]    ; AA1   ; 5A       ; 59           ; 22           ; 31           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 1         ; no              ; no         ; no       ; Off          ; SSTL-18 Class II                ; Default          ; Off               ; Series 25 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                            ;
; ddr2_dq[0]    ; AB2   ; 5A       ; 59           ; 21           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; SSTL-18 Class II                ; Default          ; Off               ; Series 25 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_0_oe_ff_inst               ;
; ddr2_dq[10]   ; R3    ; 5A       ; 59           ; 23           ; 62           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; SSTL-18 Class II                ; Default          ; Off               ; Series 25 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_2_oe_ff_inst               ;
; ddr2_dq[11]   ; P7    ; 5A       ; 59           ; 23           ; 31           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; SSTL-18 Class II                ; Default          ; Off               ; Series 25 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_3_oe_ff_inst               ;
; ddr2_dq[12]   ; N6    ; 5A       ; 59           ; 26           ; 93           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; SSTL-18 Class II                ; Default          ; Off               ; Series 25 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_4_oe_ff_inst               ;
; ddr2_dq[13]   ; R1    ; 5A       ; 59           ; 26           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; SSTL-18 Class II                ; Default          ; Off               ; Series 25 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_5_oe_ff_inst               ;
; ddr2_dq[14]   ; T2    ; 5A       ; 59           ; 22           ; 62           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; SSTL-18 Class II                ; Default          ; Off               ; Series 25 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_6_oe_ff_inst               ;
; ddr2_dq[15]   ; AB1   ; 5A       ; 59           ; 22           ; 93           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; SSTL-18 Class II                ; Default          ; Off               ; Series 25 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_7_oe_ff_inst               ;
; ddr2_dq[1]    ; Y3    ; 5A       ; 59           ; 18           ; 62           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; SSTL-18 Class II                ; Default          ; Off               ; Series 25 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_1_oe_ff_inst               ;
; ddr2_dq[2]    ; T5    ; 5A       ; 59           ; 18           ; 31           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; SSTL-18 Class II                ; Default          ; Off               ; Series 25 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_2_oe_ff_inst               ;
; ddr2_dq[3]    ; T4    ; 5A       ; 59           ; 18           ; 93           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; SSTL-18 Class II                ; Default          ; Off               ; Series 25 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_3_oe_ff_inst               ;
; ddr2_dq[4]    ; R5    ; 5A       ; 59           ; 21           ; 93           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; SSTL-18 Class II                ; Default          ; Off               ; Series 25 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_4_oe_ff_inst               ;
; ddr2_dq[5]    ; U3    ; 5A       ; 59           ; 16           ; 62           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; SSTL-18 Class II                ; Default          ; Off               ; Series 25 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_5_oe_ff_inst               ;
; ddr2_dq[6]    ; AC1   ; 5A       ; 59           ; 21           ; 62           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; SSTL-18 Class II                ; Default          ; Off               ; Series 25 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_6_oe_ff_inst               ;
; ddr2_dq[7]    ; AD2   ; 5A       ; 59           ; 16           ; 31           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; SSTL-18 Class II                ; Default          ; Off               ; Series 25 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_7_oe_ff_inst               ;
; ddr2_dq[8]    ; T1    ; 5A       ; 59           ; 26           ; 62           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; SSTL-18 Class II                ; Default          ; Off               ; Series 25 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_0_oe_ff_inst               ;
; ddr2_dq[9]    ; R7    ; 5A       ; 59           ; 23           ; 93           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; SSTL-18 Class II                ; Default          ; Off               ; Series 25 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_1_oe_ff_inst               ;
; ddr2_dqs[0]   ; V3    ; 5A       ; 59           ; 19           ; 31           ; 8                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|wire_dqs_0_oe_ddio_oe_inst_dataout  ;
; ddr2_dqs[1]   ; U1    ; 5A       ; 59           ; 25           ; 31           ; 8                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|wire_dqs_0_oe_ddio_oe_inst_dataout  ;
; ddr2_dqs_n[0] ; W2    ; 5A       ; 59           ; 19           ; 93           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|wire_dqsn_0_oe_ddio_oe_inst_dataout ;
; ddr2_dqs_n[1] ; V1    ; 5A       ; 59           ; 25           ; 93           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|wire_dqsn_0_oe_ddio_oe_inst_dataout ;
; sfp_sda0      ; D14   ; 8A       ; 19           ; 56           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                            ;
; sfp_sda1      ; E9    ; 7A       ; 44           ; 56           ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                            ;
; sfp_sda2      ; W11   ; 4A       ; 33           ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                            ;
; sfp_sda3      ; W13   ; 3A       ; 25           ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                            ;
; vsc_smi_mdio  ; AD9   ; 4A       ; 33           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                            ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                               ;
+----------+-------------------------------------------+------------------------+-------------------+---------------------------+
; Location ; Pin Name                                  ; Reserved As            ; User Signal Name  ; Pin Type                  ;
+----------+-------------------------------------------+------------------------+-------------------+---------------------------+
; V20      ; nCONFIG                                   ; -                      ; -                 ; Dedicated Programming Pin ;
; W19      ; CONF_DONE                                 ; -                      ; -                 ; Dedicated Programming Pin ;
; T20      ; MSEL3                                     ; -                      ; -                 ; Dedicated Programming Pin ;
; W20      ; MSEL2                                     ; -                      ; -                 ; Dedicated Programming Pin ;
; T19      ; MSEL1                                     ; -                      ; -                 ; Dedicated Programming Pin ;
; Y19      ; MSEL0                                     ; -                      ; -                 ; Dedicated Programming Pin ;
; U18      ; nSTATUS                                   ; -                      ; -                 ; Dedicated Programming Pin ;
; U19      ; nIO_PULLUP                                ; -                      ; -                 ; Dedicated Programming Pin ;
; V18      ; nCE                                       ; -                      ; -                 ; Dedicated Programming Pin ;
; AA19     ; DIFFIO_RX_B2p, DIFFOUT_B2p, nCEO          ; Use as programming pin ; ~ALTERA_nCEO~     ; Dual Purpose Pin          ;
; D1       ; DIFFIO_TX_R29n, DIFFIN_R29n, DQ2R, DATA7  ; Use as regular IO      ; ddr2_addr[13]     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_TX_R29p, DIFFIN_R29p, DQ2R, DATA5  ; Use as regular IO      ; ddr2_addr[15]     ; Dual Purpose Pin          ;
; D3       ; DIFFIO_RX_R29p, DIFFOUT_R29p, DATA4       ; Use as regular IO      ; ddr2_addr[14]     ; Dual Purpose Pin          ;
; G6       ; DIFFIO_TX_R30p, DIFFIN_R30p, DQS2R, DATA1 ; Use as regular IO      ; ddr2_bank_addr[2] ; Dual Purpose Pin          ;
; J20      ; ASDO                                      ; -                      ; -                 ; Dedicated Programming Pin ;
; H19      ; nCSO                                      ; -                      ; -                 ; Dedicated Programming Pin ;
; J19      ; DATA0                                     ; -                      ; -                 ; Dedicated Programming Pin ;
; F20      ; DCLK                                      ; -                      ; -                 ; Dedicated Programming Pin ;
+----------+-------------------------------------------+------------------------+-------------------+---------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; QL1      ; 8 / 20 ( 40 % )  ; --            ; --           ; --            ;
; QL0      ; 10 / 20 ( 50 % ) ; --            ; --           ; --            ;
; 3C       ; 0 / 0 ( -- )     ; 2.5V          ; --           ; 2.5V          ;
; 3A       ; 22 / 38 ( 58 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 24 / 38 ( 63 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 22 / 50 ( 44 % ) ; 1.8V          ; 0.9V         ; 2.5V          ;
; 6A       ; 27 / 50 ( 54 % ) ; 1.8V          ; 0.9V         ; 2.5V          ;
; 7A       ; 23 / 38 ( 61 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 28 / 38 ( 74 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8C       ; 0 / 0 ( -- )     ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------------+--------+---------------------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                             ; Dir.   ; I/O Standard                    ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------+--------+---------------------------------+---------+------------+-----------------+----------+--------------+
; A2       ; 335        ; 7A       ; rgm1_tx_data[0]                            ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 333        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 331        ; 7A       ; rgm1_tx_data[1]                            ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 340        ; 7A       ; rgm1_tx_data[2]                            ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 338        ; 7A       ; rgm1_tx_data[3]                            ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 363        ; 7A       ; rgm1_rx_data[0]                            ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 361        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 371        ; 7A       ; rgm1_rx_data[1]                            ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 372        ; 7A       ; rgm1_rx_ctl                                ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 384        ; 8A       ; rgm0_tx_data[2]                            ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 382        ; 8A       ; rgm0_tx_clk                                ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 387        ; 8A       ; rgm0_tx_ctl                                ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 392        ; 8A       ; rgm0_tx_data[0]                            ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 416        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 414        ; 8A       ; rgm0_rx_clk                                ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 419        ; 8A       ; rgm0_rx_ctl                                ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 417        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 424        ; 8A       ; rgm0_rx_data[3]                            ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 422        ; 8A       ; rgm0_rx_data[0]                            ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A21      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; A23      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 223        ; 5A       ; ddr2_dm[1]                                 ; bidir  ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA2      ;            ; 5A       ; VCCIO5A                                    ; power  ;                                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; AA3      ; 216        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; AA4      ; 183        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 176        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; AA6      ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 147        ; 4A       ; rgm2_tx_clk                                ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA8      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 4A       ; l_link_sfp2                                ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA10     ; 139        ; 4A       ; rgm2_tx_ctl                                ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 115        ; 4A       ; rgm2_rx_clk                                ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA12     ; 114        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 101        ; 3A       ; vsc8224_clkout_125m                        ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA14     ; 95         ; 3A       ; rgm3_rx_clk                                ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 87         ; 3A       ; rgm3_rx_data[0]                            ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ;            ; 3A       ; VCCIO3A                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA18     ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AA19     ; 60         ; 3A       ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN ; output ; 2.5 V                           ;         ; Column I/O ; N               ; no       ; Off          ;
; AA20     ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; AA23     ; 39         ; QL0      ; sfp0_rxd                                   ; input  ; 1.5-V PCML                      ;         ; --         ; Y               ; no       ; Off          ;
; AA24     ; 38         ; QL0      ; sfp0_rxd(n)                                ; input  ; 1.5-V PCML                      ;         ; --         ; Y               ; no       ; Off          ;
; AB1      ; 221        ; 5A       ; ddr2_dq[15]                                ; bidir  ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB2      ; 220        ; 5A       ; ddr2_dq[0]                                 ; bidir  ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB3      ; 214        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; AB4      ; 181        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; AB5      ; 174        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 137        ; 4A       ; rgm2_tx_data[2]                            ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB11     ; 113        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 108        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 107        ; 4A       ; rgm2_rx_ctl                                ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB14     ; 93         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 96         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 85         ; 3A       ; rgm3_rx_data[3]                            ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB17     ; 63         ; 3A       ; rgm3_tx_clk                                ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 62         ; 3A       ; rgm3_tx_data[1]                            ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 58         ; 3A       ; rgm3_tx_data[3]                            ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 50         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 55         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; AB23     ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; AB24     ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; AC1      ; 218        ; 5A       ; ddr2_dq[6]                                 ; bidir  ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC2      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; AC3      ; 188        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 186        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; AC6      ; 152        ; 4A       ; rgm2_tx_data[1]                            ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC7      ;            ; 4A       ; VCCIO4A                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; AC8      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; AC9      ; 138        ; 4A       ; rgm2_tx_data[3]                            ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC10     ;            ; 4A       ; VCCIO4A                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; AC11     ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; AC12     ; 106        ; 4A       ; rgm2_rx_data[0]                            ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC13     ; 105        ; 4A       ; rgm2_rx_data[2]                            ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC14     ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; AC15     ; 94         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ; 3A       ; VCCIO3A                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; AC17     ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; AC18     ; 61         ; 3A       ; rgm3_tx_data[0]                            ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC19     ; 88         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 53         ; 3A       ; rgm3_tx_ctl                                ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC22     ;            ;          ; NC                                         ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; AC23     ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; AC24     ;            ;          ; RREF                                       ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; AD2      ; 207        ; 5A       ; ddr2_dq[7]                                 ; bidir  ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD3      ; 205        ; 5A       ; ddr2_dm[0]                                 ; bidir  ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD4      ; 175        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; AD5      ; 173        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; AD6      ; 150        ; 4A       ; rgm2_tx_data[0]                            ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD7      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 142        ; 4A       ; vsc_smi_mdc                                ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD9      ; 120        ; 4A       ; vsc_smi_mdio                               ; bidir  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD10     ; 118        ; 4A       ; rgm2_rx_data[1]                            ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD11     ; 112        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 110        ; 4A       ; rgm2_rx_data[3]                            ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD13     ; 104        ; 4A       ; sysclk_100m                                ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD14     ; 102        ; 4A       ; GND+                                       ;        ;                                 ;         ; Column I/O ;                 ; --       ; --           ;
; AD15     ; 100        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ; 98         ; 3A       ; rgm3_rx_ctl                                ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD17     ; 92         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 90         ; 3A       ; rgm3_rx_data[1]                            ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD19     ; 86         ; 3A       ; rgm3_rx_data[2]                            ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD20     ; 56         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; AD21     ; 54         ; 3A       ; rgm3_tx_data[2]                            ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD22     ;            ;          ; NC                                         ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; B1       ; 304        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; B3       ; 329        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 332        ; 7A       ; rgm1_tx_ctl                                ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; B6       ; 364        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 362        ; 7A       ; rgm1_rx_clk                                ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; B9       ; 369        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 370        ; 7A       ; rgm1_rx_data[2]                            ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; B12      ; 383        ; 8A       ; rgm0_tx_data[1]                            ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 385        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; B15      ; 390        ; 8A       ; rgm0_tx_data[3]                            ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ; 415        ; 8A       ; rgm0_rx_data[2]                            ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; B18      ; 423        ; 8A       ; rgm0_rx_data[1]                            ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B19      ; 427        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; B21      ; 1          ; QL1      ; GXB_NC                                     ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; B22      ; 0          ; QL1      ; GXB_NC                                     ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; B23      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; B24      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; C1       ; 302        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 297        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 299        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; C4       ; 330        ; 7A       ; rgm1_tx_clk                                ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C5       ;            ; 7A       ; VCCIO7A                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; C6       ; 327        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 339        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ;            ; 7A       ; VCCIO7A                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; C9       ; 359        ; 7A       ; l_user_led                                 ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 367        ; 7A       ; rgm1_rx_data[3]                            ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 375        ; 8A       ; sysclk_125m                                ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 381        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 391        ; 8A       ; l_debug[5]                                 ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ;            ; 8A       ; VCCIO8A                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; C15      ; 411        ; 8A       ; l_debug[4]                                 ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C16      ; 413        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ;            ; 8A       ; VCCIO8A                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; C18      ;            ;          ; NC                                         ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; C19      ; 421        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 425        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; C22      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; C23      ; 3          ; QL1      ; GXB_GND*                                   ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; C24      ; 2          ; QL1      ; GXB_GND*                                   ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; D1       ; 289        ; 6A       ; ddr2_addr[13]                              ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 291        ; 6A       ; ddr2_addr[15]                              ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ; 292        ; 6A       ; ddr2_addr[14]                              ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D4       ; 300        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ;            ;          ; DNU                                        ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; D6       ; 325        ; 7A       ; sfp_los1                                   ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ; 307        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 337        ; 7A       ; sfp_present1                               ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 357        ; 7A       ; sfp_scl1                                   ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ; 365        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 373        ; 8A       ; fpga_resetn                                ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 379        ; 8A       ; l_debug[0]                                 ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 380        ; 8A       ; l_debug[1]                                 ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 389        ; 8A       ; sfp_sda0                                   ; bidir  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 409        ; 8A       ; sfp_dis0                                   ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D16      ;            ; 8A       ; VCCIO8A                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ;            ;          ; NC                                         ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; D18      ; 435        ; 8C       ; #TCK                                       ; input  ;                                 ;         ; --         ;                 ; --       ; --           ;
; D19      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; D20      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; D21      ; 5          ; QL1      ; sfp3_txd                                   ; output ; 1.5-V PCML                      ;         ; --         ; Y               ; no       ; Off          ;
; D22      ; 4          ; QL1      ; sfp3_txd(n)                                ; output ; 1.5-V PCML                      ;         ; --         ; Y               ; no       ; Off          ;
; D23      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; D24      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; E1       ; 267        ; 6A       ; ddr2_addr[8]                               ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; E3       ; 290        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 298        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; VCCA_PLL_2                                 ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; E7       ; 305        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; E9       ; 336        ; 7A       ; sfp_sda1                                   ; bidir  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 368        ; 7A       ; sfp_dis1                                   ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; E12      ; 377        ; 8A       ; sfp_los0                                   ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ; 378        ; 8A       ; sfp_scl0                                   ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E14      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; E15      ; 420        ; 8A       ; sfp_fault0                                 ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ;            ;          ; NC                                         ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; VCCD_PLL_1                                 ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; E19      ;            ; 8C       ; VCCIO8C                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; E21      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; E22      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; E23      ; 7          ; QL1      ; sfp3_rxd                                   ; input  ; 1.5-V PCML                      ;         ; --         ; Y               ; no       ; Off          ;
; E24      ; 6          ; QL1      ; sfp3_rxd(n)                                ; input  ; 1.5-V PCML                      ;         ; --         ; Y               ; no       ; Off          ;
; F1       ; 265        ; 6A       ; ddr2_addr[11]                              ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ;            ; 6A       ; VCCIO6A                                    ; power  ;                                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; F3       ; 272        ; 6A       ; ddr2_addr[12]                              ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 296        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ;            ;          ; VCCD_PLL_2                                 ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; F7       ; 303        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; F8       ; 308        ; 7A       ; r_act_sfp1                                 ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 334        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 366        ; 7A       ; sfp_fault1                                 ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 376        ; 7A       ; GND+                                       ;        ;                                 ;         ; Column I/O ;                 ; --       ; --           ;
; F12      ; 374        ; 7A       ; GND+                                       ;        ;                                 ;         ; Column I/O ;                 ; --       ; --           ;
; F13      ; 388        ; 8A       ; sfp_present0                               ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; F14      ; 412        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 418        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ;            ;          ; NC                                         ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; VCCA_PLL_1                                 ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; F18      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; F19      ;            ; --       ; VCCBAT                                     ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; F20      ; 436        ; 8C       ; ^DCLK                                      ; bidir  ;                                 ;         ; --         ;                 ; --       ; --           ;
; F21      ; 9          ; QL1      ; GXB_GND*                                   ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; F22      ; 8          ; QL1      ; GXB_GND*                                   ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; F23      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; F24      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; G1       ; 262        ; 6A       ; ddr2_addr[4]                               ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 264        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 270        ; 6A       ; ddr2_addr[9]                               ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ; 294        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 293        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 295        ; 6A       ; ddr2_bank_addr[2]                          ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G7       ; 301        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G8       ; 306        ; 7A       ; l_link_sfp1                                ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; G9       ; 328        ; 7A       ; l_debug[2]                                 ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; G10      ; 360        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 358        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ;            ; --       ; VCCCB                                      ; power  ;                                 ; 1.5V    ; --         ;                 ; --       ; --           ;
; G13      ; 386        ; 8A       ; l_debug[6]                                 ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; G14      ; 410        ; 8A       ; l_debug[7]                                 ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; G15      ;            ; 8A       ; VREFB8AN0                                  ; power  ;                                 ;         ; --         ;                 ; --       ; --           ;
; G16      ; 428        ; 8A       ; l_link_sfp0                                ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; G17      ; 434        ; 8C       ; #TMS                                       ; input  ;                                 ;         ; --         ;                 ; --       ; --           ;
; G18      ;            ;          ; DNU                                        ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; G19      ; 433        ; 8C       ; #TDI                                       ; input  ;                                 ;         ; --         ;                 ; --       ; --           ;
; G20      ; 429        ; 8C       ; #TDO                                       ; output ;                                 ;         ; --         ;                 ; --       ; --           ;
; G21      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; G22      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; G23      ; 11         ; QL1      ; GXB_GND*                                   ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; G24      ; 10         ; QL1      ; GXB_GND*                                   ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 259        ; 6A       ; ddr2_addr[6]                               ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; H3       ; 266        ; 6A       ; ddr2_addr[7]                               ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H4       ; 268        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; H6       ; 269        ; 6A       ; ddr2_addr[5]                               ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 271        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; H8       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; H9       ; 326        ; 7A       ; l_debug[3]                                 ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; H10      ;            ; 7A       ; VCCPD7A                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; H12      ;            ; 7A       ; VREFB7AN0                                  ; power  ;                                 ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ; 8A       ; VCCPD8A                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; H16      ; 426        ; 8A       ; r_act_sfp0                                 ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; H17      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; H18      ;            ; 8C       ; VCCPD8C                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 431        ; 8C       ; ^nCSO                                      ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; H20      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; H21      ; 13         ; QL1      ; GXB_NC                                     ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; H22      ; 12         ; QL1      ; GXB_NC                                     ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; H23      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; H24      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; J1       ; 257        ; 6A       ; ddr2_addr[0]                               ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ;            ; 6A       ; VCCIO6A                                    ; power  ;                                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; J3       ; 258        ; 6A       ; ddr2_addr[3]                               ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J4       ; 260        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 261        ; 6A       ; ddr2_addr[1]                               ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J6       ; 263        ; 6A       ; ddr2_addr[10]                              ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ;            ; 6A       ; VREFB6AN0                                  ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; J8       ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; J14      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; J17      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; J18      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; J19      ; 432        ; 8C       ; ^DATA0                                     ; input  ;                                 ;         ; --         ;                 ; --       ; --           ;
; J20      ; 430        ; 8C       ; ^ASDO                                      ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; J21      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; J22      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; J23      ; 15         ; QL1      ; GXB_GND*                                   ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; J24      ; 14         ; QL1      ; GXB_GND*                                   ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; K1       ; 251        ; 6A       ; ddr2_ck                                    ; bidir  ; Differential 1.8-V SSTL Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 254        ; 6A       ; ddr2_addr[2]                               ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ; 256        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 253        ; 6A       ; ddr2_bank_addr[1]                          ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K5       ; 255        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ; 6A       ; VCCPD6A                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; K7       ;            ; 6A       ; VCCPD6A                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; K18      ;            ; --       ; VCCH_GXB                                   ; power  ;                                 ; 1.5V    ; --         ;                 ; --       ; --           ;
; K19      ;            ; --       ; VCCL_GXB                                   ; power  ;                                 ; 1.1V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; K21      ; 17         ; QL1      ; sfp2_txd                                   ; output ; 1.5-V PCML                      ;         ; --         ; Y               ; no       ; Off          ;
; K22      ; 16         ; QL1      ; sfp2_txd(n)                                ; output ; 1.5-V PCML                      ;         ; --         ; Y               ; no       ; Off          ;
; K23      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; L1       ; 249        ; 6A       ; ddr2_ck_n                                  ; bidir  ; Differential 1.8-V SSTL Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; L3       ; 250        ; 6A       ; ddr2_cs_n                                  ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 252        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; NC                                         ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; L7       ; 247        ; 6A       ; ddr2_bank_addr[0]                          ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L8       ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCCA                                       ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCCL_GXB                                   ; power  ;                                 ; 1.1V    ; --         ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; L23      ; 19         ; QL1      ; sfp2_rxd                                   ; input  ; 1.5-V PCML                      ;         ; --         ; Y               ; no       ; Off          ;
; L24      ; 18         ; QL1      ; sfp2_rxd(n)                                ; input  ; 1.5-V PCML                      ;         ; --         ; Y               ; no       ; Off          ;
; M1       ; 246        ; 6A       ; ddr2_cas_n                                 ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ;            ; 6A       ; VCCIO6A                                    ; power  ;                                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; M3       ; 242        ; 6A       ; ddr2_we_n                                  ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M4       ; 244        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ;            ;          ; NC                                         ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCCCB                                      ; power  ;                                 ; 1.5V    ; --         ;                 ; --       ; --           ;
; M7       ; 245        ; 6A       ; ddr2_cke                                   ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M8       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; NC                                         ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ; --       ; VCCL_GXB                                   ; power  ;                                 ; 1.1V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; M21      ; 21         ; QL0      ; GXB_NC                                     ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; M22      ; 20         ; QL0      ; GXB_NC                                     ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; M23      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; M24      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; N1       ; 243        ; 6A       ; ddr2_ras_n                                 ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 248        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 238        ; 6A       ; GND+                                       ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; N4       ; 240        ; 6A       ; GND+                                       ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; N5       ;            ;          ; NC                                         ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; N6       ; 233        ; 5A       ; ddr2_dq[12]                                ; bidir  ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N7       ; 235        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; DNU                                        ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCCL_GXB                                   ; power  ;                                 ; 1.1V    ; --         ;                 ; --       ; --           ;
; N21      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; N22      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; N23      ; 23         ; QL0      ; GXB_GND*                                   ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; N24      ; 22         ; QL0      ; GXB_GND*                                   ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; P1       ; 241        ; 6A       ; ddr2_odt                                   ; output ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; P3       ; 237        ; 5A       ; GND+                                       ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; P4       ; 239        ; 5A       ; GND+                                       ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; P6       ;            ;          ; NC                                         ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; P7       ; 227        ; 5A       ; ddr2_dq[11]                                ; bidir  ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P8       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; P18      ;            ; --       ; VCCA                                       ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCCL_GXB                                   ; power  ;                                 ; 1.1V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; P21      ; 25         ; QL0      ; sfp1_txd                                   ; output ; 1.5-V PCML                      ;         ; --         ; Y               ; no       ; Off          ;
; P22      ; 24         ; QL0      ; sfp1_txd(n)                                ; output ; 1.5-V PCML                      ;         ; --         ; Y               ; no       ; Off          ;
; P23      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; P24      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; R1       ; 236        ; 5A       ; ddr2_dq[13]                                ; bidir  ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ; 5A       ; VCCIO5A                                    ; power  ;                                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; R3       ; 226        ; 5A       ; ddr2_dq[10]                                ; bidir  ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R4       ; 228        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 217        ; 5A       ; ddr2_dq[4]                                 ; bidir  ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ; 219        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 225        ; 5A       ; ddr2_dq[9]                                 ; bidir  ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R8       ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ; --       ; VCCH_GXB                                   ; power  ;                                 ; 1.5V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ; --       ; VCCL_GXB                                   ; power  ;                                 ; 1.1V    ; --         ;                 ; --       ; --           ;
; R21      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; R22      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; R23      ; 27         ; QL0      ; sfp1_rxd                                   ; input  ; 1.5-V PCML                      ;         ; --         ; Y               ; no       ; Off          ;
; R24      ; 26         ; QL0      ; sfp1_rxd(n)                                ; input  ; 1.5-V PCML                      ;         ; --         ; Y               ; no       ; Off          ;
; T1       ; 234        ; 5A       ; ddr2_dq[8]                                 ; bidir  ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T2       ; 222        ; 5A       ; ddr2_dq[14]                                ; bidir  ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 224        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 209        ; 5A       ; ddr2_dq[3]                                 ; bidir  ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T5       ; 211        ; 5A       ; ddr2_dq[2]                                 ; bidir  ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T6       ; 187        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ; 5A       ; VCCPD5A                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; T8       ;            ; 5A       ; VCCPD5A                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; T9       ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; T16      ;            ; 3A       ; VREFB3AN0                                  ; power  ;                                 ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; T19      ; 44         ; 3C       ; ^MSEL1                                     ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; T20      ; 42         ; 3C       ; ^MSEL3                                     ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; T21      ; 29         ; QL0      ; GXB_GND*                                   ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 28         ; QL0      ; GXB_GND*                                   ;        ;                                 ;         ; Row I/O    ;                 ; --       ; --           ;
; T23      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; U1       ; 231        ; 5A       ; ddr2_dqs[1]                                ; bidir  ; Differential 1.8-V SSTL Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; U3       ; 206        ; 5A       ; ddr2_dq[5]                                 ; bidir  ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U4       ; 208        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; U6       ; 185        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; U7       ;            ; 5A       ; VREFB5AN0                                  ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; U8       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; U9       ; 151        ; 4A       ; vsc8224_rstn                               ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; U10      ;            ; 4A       ; VCCPD4A                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                                        ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; U13      ;            ; --       ; VCCCB                                      ; power  ;                                 ; 1.5V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; U15      ;            ; 3A       ; VCCPD3A                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; U16      ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; U17      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; U18      ; 46         ; 3C       ; ^nSTATUS                                   ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; U19      ; 47         ; 3C       ; ^nIO_PULLUP                                ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; U21      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; U23      ; 31         ; QL0      ; sfp_clk0                                   ; input  ; Differential LVPECL             ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U24      ; 30         ; QL0      ; sfp_clk0(n)                                ; input  ; Differential LVPECL             ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 229        ; 5A       ; ddr2_dqs_n[1]                              ; bidir  ; Differential 1.8-V SSTL Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ;            ; 5A       ; VCCIO5A                                    ; power  ;                                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; V3       ; 215        ; 5A       ; ddr2_dqs[0]                                ; bidir  ; Differential 1.8-V SSTL Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 178        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 180        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; V6       ; 179        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; V7       ; 177        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; V8       ;            ;          ; NC                                         ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; V9       ; 149        ; 4A       ; sfp_fault2                                 ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ;            ; 4A       ; VREFB4AN0                                  ; power  ;                                 ;         ; --         ;                 ; --       ; --           ;
; V11      ; 119        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 111        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 99         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 91         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 67         ; 3A       ; sfp_fault3                                 ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V16      ; 57         ; 3A       ; sfp_dis3                                   ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V17      ;            ; 3C       ; VCCPD3C                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; V18      ; 48         ; 3C       ; ^nCE                                       ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 3C       ; VCCIO3C                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ; 40         ; 3C       ; ^nCONFIG                                   ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; V21      ; 33         ; QL0      ; GXB_NC                                     ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; V22      ; 32         ; QL0      ; GXB_NC                                     ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; V23      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; V24      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; W1       ; 232        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 213        ; 5A       ; ddr2_dqs_n[0]                              ; bidir  ; Differential 1.8-V SSTL Class I ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ; 212        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; W4       ; 184        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; W5       ;            ;          ; VCCD_PLL_3                                 ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; W7       ;            ;          ; NC                                         ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; W8       ;            ;          ; NC                                         ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; W9       ; 143        ; 4A       ; sfp_present2                               ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W10      ; 141        ; 4A       ; sfp_dis2                                   ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W11      ; 117        ; 4A       ; sfp_sda2                                   ; bidir  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W12      ; 109        ; 4A       ; r_act_sfp2                                 ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W13      ; 97         ; 3A       ; sfp_sda3                                   ; bidir  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W14      ; 89         ; 3A       ; sfp_scl3                                   ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W15      ; 65         ; 3A       ; sfp_present3                               ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W16      ; 51         ; 3A       ; r_act_sfp3                                 ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W17      ;            ;          ; VCCA_PLL_4                                 ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; W19      ; 41         ; 3C       ; ^CONF_DONE                                 ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; W20      ; 43         ; 3C       ; ^MSEL2                                     ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; W21      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; W22      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; W23      ; 35         ; QL0      ; GXB_GND*                                   ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; W24      ; 34         ; QL0      ; GXB_GND*                                   ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; Y1       ; 230        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; Y3       ; 210        ; 5A       ; ddr2_dq[1]                                 ; bidir  ; SSTL-18 Class II                ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y4       ; 182        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP            ;        ;                                 ;         ; Row I/O    ;                 ; no       ; On           ;
; Y5       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; Y6       ;            ;          ; VCCA_PLL_3                                 ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; NC                                         ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; Y9       ; 171        ; 4A       ; sfp_scl2                                   ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y10      ;            ; 4A       ; VCCIO4A                                    ; power  ;                                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 116        ; 4A       ; sfp_los2                                   ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y13      ; 103        ; 3A       ; GND+                                       ;        ;                                 ;         ; Column I/O ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; Y15      ; 68         ; 3A       ; sfp_los3                                   ; input  ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y16      ; 49         ; 3A       ; l_link_sfp3                                ; output ; 2.5 V                           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y17      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; Y18      ;            ;          ; VCCD_PLL_4                                 ; power  ;                                 ; 0.9V    ; --         ;                 ; --       ; --           ;
; Y19      ; 45         ; 3C       ; ^MSEL0                                     ;        ;                                 ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 37         ; QL0      ; sfp0_txd                                   ; output ; 1.5-V PCML                      ;         ; --         ; Y               ; no       ; Off          ;
; Y22      ; 36         ; QL0      ; sfp0_txd(n)                                ; output ; 1.5-V PCML                      ;         ; --         ; Y               ; no       ; Off          ;
; Y23      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
; Y24      ;            ;          ; GND                                        ; gnd    ;                                 ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------------+--------+---------------------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|pll1 ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; pll_clk|pll_0|altpll_component|auto_generated|pll1                                   ; ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1                                                                                                                                                                       ;
; PLL mode                      ; Normal                                                                               ; No compensation                                                                                                                                                                                                                                                                                                                            ;
; Compensate clock              ; clock0                                                                               ; --                                                                                                                                                                                                                                                                                                                                         ;
; Compensated input/output pins ; --                                                                                   ; --                                                                                                                                                                                                                                                                                                                                         ;
; Switchover type               ; --                                                                                   ; --                                                                                                                                                                                                                                                                                                                                         ;
; Input frequency 0             ; 125.0 MHz                                                                            ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                  ;
; Input frequency 1             ; --                                                                                   ; --                                                                                                                                                                                                                                                                                                                                         ;
; Nominal PFD frequency         ; 125.0 MHz                                                                            ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                  ;
; Nominal VCO frequency         ; 500.0 MHz                                                                            ; 1200.0 MHz                                                                                                                                                                                                                                                                                                                                 ;
; VCO post scale K counter      ; 2                                                                                    ; --                                                                                                                                                                                                                                                                                                                                         ;
; VCO frequency control         ; Auto                                                                                 ; Manual Phase                                                                                                                                                                                                                                                                                                                               ;
; VCO phase shift step          ; 250 ps                                                                               ; 104 ps                                                                                                                                                                                                                                                                                                                                     ;
; VCO multiply                  ; --                                                                                   ; --                                                                                                                                                                                                                                                                                                                                         ;
; VCO divide                    ; --                                                                                   ; --                                                                                                                                                                                                                                                                                                                                         ;
; DPA multiply                  ; --                                                                                   ; --                                                                                                                                                                                                                                                                                                                                         ;
; DPA divide                    ; --                                                                                   ; --                                                                                                                                                                                                                                                                                                                                         ;
; DPA divider counter value     ; 1                                                                                    ; 1                                                                                                                                                                                                                                                                                                                                          ;
; Freq min lock                 ; 75.03 MHz                                                                            ; 50.02 MHz                                                                                                                                                                                                                                                                                                                                  ;
; Freq max lock                 ; 175.07 MHz                                                                           ; 116.71 MHz                                                                                                                                                                                                                                                                                                                                 ;
; M VCO Tap                     ; 0                                                                                    ; 4                                                                                                                                                                                                                                                                                                                                          ;
; M Initial                     ; 1                                                                                    ; 2                                                                                                                                                                                                                                                                                                                                          ;
; M value                       ; 4                                                                                    ; 12                                                                                                                                                                                                                                                                                                                                         ;
; N value                       ; 1                                                                                    ; 1                                                                                                                                                                                                                                                                                                                                          ;
; Charge pump current           ; setting 1                                                                            ; setting 3                                                                                                                                                                                                                                                                                                                                  ;
; Loop filter resistance        ; setting 28                                                                           ; setting 27                                                                                                                                                                                                                                                                                                                                 ;
; Loop filter capacitance       ; setting 0                                                                            ; setting 0                                                                                                                                                                                                                                                                                                                                  ;
; Bandwidth                     ; 1.19 MHz to 1.7 MHz                                                                  ; 2.06 MHz to 3.93 MHz                                                                                                                                                                                                                                                                                                                       ;
; Bandwidth type                ; Medium                                                                               ; High                                                                                                                                                                                                                                                                                                                                       ;
; Real time reconfigurable      ; Off                                                                                  ; On                                                                                                                                                                                                                                                                                                                                         ;
; Scan chain MIF file           ; --                                                                                   ; --                                                                                                                                                                                                                                                                                                                                         ;
; Preserve PLL counter order    ; Off                                                                                  ; Off                                                                                                                                                                                                                                                                                                                                        ;
; PLL location                  ; PLL_1                                                                                ; PLL_3                                                                                                                                                                                                                                                                                                                                      ;
; Inclk0 signal                 ; sysclk_125m                                                                          ; pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[5]                                                                                                                                                                                                                                           ;
; Inclk1 signal                 ; --                                                                                   ; --                                                                                                                                                                                                                                                                                                                                         ;
; Inclk0 signal type            ; Dedicated Pin                                                                        ; Global Clock                                                                                                                                                                                                                                                                                                                               ;
; Inclk1 signal type            ; --                                                                                   ; --                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                         ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                             ; clock0       ; 1    ; 1   ; 125.0 MHz        ; 0 (0 ps)       ; 11.25 (250 ps)   ; 50/50      ; C0      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; pll_clk|pll_0|altpll_component|auto_generated|pll1|clk[0]                                                                                                                   ;
; pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                                                                             ; clock2       ; 1    ; 1   ; 125.0 MHz        ; 113 (2500 ps)  ; 11.25 (250 ps)   ; 50/50      ; C1      ; 4             ; 2/2 Even   ; --            ; 2       ; 2       ; pll_clk|pll_0|altpll_component|auto_generated|pll1|clk[2]                                                                                                                   ;
; pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[5]                                                                                                                                                                                                                                             ; clock5       ; 4    ; 5   ; 100.0 MHz        ; 0 (0 ps)       ; 9.00 (250 ps)    ; 50/50      ; C2      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; pll_clk|pll_0|altpll_component|auto_generated|pll1|clk[5]                                                                                                                   ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[1] ; clock1       ; 2    ; 1   ; 200.0 MHz        ; 0 (0 ps)       ; 7.50 (104 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 2       ; 4       ; ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[3] ; clock3       ; 2    ; 1   ; 200.0 MHz        ; -90 (-1250 ps) ; 7.50 (104 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[4] ; clock4       ; 2    ; 1   ; 200.0 MHz        ; 0 (0 ps)       ; 7.50 (104 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 2       ; 4       ; ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[5] ; clock5       ; 2    ; 1   ; 200.0 MHz        ; 0 (0 ps)       ; 7.50 (104 ps)    ; 50/50      ; C3      ; 6             ; 3/3 Even   ; --            ; 2       ; 4       ; ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------+----------------------+-------------------------+------------------------+-----------------------+-------------------+------------------+----------+------------+---------------+------------------+----------+------------+---------------+
; DLL                                                                                                                                                                                                                                          ; Location      ; Input Frequency ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ; Delay Buffers in Loop ; Delay Buffer Mode ; DLL_OFFSET_CTRL0 ; Location ; Use Offset ; Static Offset ; DLL_OFFSET_CTRL1 ; Location ; Use Offset ; Static Offset ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------+----------------------+-------------------------+------------------------+-----------------------+-------------------+------------------+----------+------------+---------------+------------------+----------+------------+---------------+
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|dll ; DLL_X57_Y0_N0 ; 200.0 MHz       ; Low Jitter           ; 1024                    ; normal                 ; 8                     ; low               ; --               ; --       ; --         ; --            ; --               ; --       ; --         ; --            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------+----------------------+-------------------------+------------------------+-----------------------+-------------------+------------------+----------+------------+---------------+------------------+----------+------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DQS Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------+------+---------+-----------+----------+------------+------------+------------+----------+----------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------+----------------------------+---------------+-------------------+----------------+-----------------+-----------+
; Name                  ; Type ; DQS Bus ; Direction ; Location ; X Location ; Y Location ; Z Location ; I/O Edge ; I/O Bank ; I/O Standard                    ; Associated DLL                                                                                                                                                                                                                               ; Associated DLL_OFFSET_CTRL ; Input Frequency ; DLL-Controlled Phase Shift ; Delay Buffers ; Delay Buffer Mode ; Offset Control ; Control Latches ; Gated DQS ;
+-----------------------+------+---------+-----------+----------+------------+------------+------------+----------+----------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------+----------------------------+---------------+-------------------+----------------+-----------------+-----------+
; DQ_GROUP_0            ; --   ; x9      ; --        ; --       ; --         ; --         ; --         ; --       ; --       ; --                              ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|dll ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;     ddr2_dqs[0]       ; DQS  ; --      ; Bidir     ; PIN V3   ; 59         ; 19         ; 31         ; Right    ; 5        ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                                                                           ; --                         ; 200.0 MHz       ; 90.00 degrees              ; 2             ; low               ; no             ; no              ; yes       ;
;         ddr2_dqs_n[0] ; DQSn ; --      ; Bidir     ; PIN W2   ; 59         ; 19         ; 93         ; Right    ; 5        ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr2_dq[0]    ; DQ   ; --      ; Bidir     ; PIN AB2  ; 59         ; 21         ; 0          ; Right    ; 5        ; SSTL-18 Class II                ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr2_dq[1]    ; DQ   ; --      ; Bidir     ; PIN Y3   ; 59         ; 18         ; 62         ; Right    ; 5        ; SSTL-18 Class II                ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr2_dq[2]    ; DQ   ; --      ; Bidir     ; PIN T5   ; 59         ; 18         ; 31         ; Right    ; 5        ; SSTL-18 Class II                ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr2_dq[3]    ; DQ   ; --      ; Bidir     ; PIN T4   ; 59         ; 18         ; 93         ; Right    ; 5        ; SSTL-18 Class II                ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr2_dq[4]    ; DQ   ; --      ; Bidir     ; PIN R5   ; 59         ; 21         ; 93         ; Right    ; 5        ; SSTL-18 Class II                ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr2_dq[5]    ; DQ   ; --      ; Bidir     ; PIN U3   ; 59         ; 16         ; 62         ; Right    ; 5        ; SSTL-18 Class II                ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr2_dq[6]    ; DQ   ; --      ; Bidir     ; PIN AC1  ; 59         ; 21         ; 62         ; Right    ; 5        ; SSTL-18 Class II                ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr2_dq[7]    ; DQ   ; --      ; Bidir     ; PIN AD2  ; 59         ; 16         ; 31         ; Right    ; 5        ; SSTL-18 Class II                ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr2_dm[0]    ; DQ   ; --      ; Bidir     ; PIN AD3  ; 59         ; 16         ; 93         ; Right    ; 5        ; SSTL-18 Class II                ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
; DQ_GROUP_1            ; --   ; x9      ; --        ; --       ; --         ; --         ; --         ; --       ; --       ; --                              ; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|dll ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;     ddr2_dqs[1]       ; DQS  ; --      ; Bidir     ; PIN U1   ; 59         ; 25         ; 31         ; Right    ; 5        ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                                                                           ; --                         ; 200.0 MHz       ; 90.00 degrees              ; 2             ; low               ; no             ; no              ; yes       ;
;         ddr2_dqs_n[1] ; DQSn ; --      ; Bidir     ; PIN V1   ; 59         ; 25         ; 93         ; Right    ; 5        ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr2_dq[8]    ; DQ   ; --      ; Bidir     ; PIN T1   ; 59         ; 26         ; 62         ; Right    ; 5        ; SSTL-18 Class II                ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr2_dq[9]    ; DQ   ; --      ; Bidir     ; PIN R7   ; 59         ; 23         ; 93         ; Right    ; 5        ; SSTL-18 Class II                ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr2_dq[10]   ; DQ   ; --      ; Bidir     ; PIN R3   ; 59         ; 23         ; 62         ; Right    ; 5        ; SSTL-18 Class II                ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr2_dq[11]   ; DQ   ; --      ; Bidir     ; PIN P7   ; 59         ; 23         ; 31         ; Right    ; 5        ; SSTL-18 Class II                ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr2_dq[12]   ; DQ   ; --      ; Bidir     ; PIN N6   ; 59         ; 26         ; 93         ; Right    ; 5        ; SSTL-18 Class II                ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr2_dq[13]   ; DQ   ; --      ; Bidir     ; PIN R1   ; 59         ; 26         ; 0          ; Right    ; 5        ; SSTL-18 Class II                ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr2_dq[14]   ; DQ   ; --      ; Bidir     ; PIN T2   ; 59         ; 22         ; 62         ; Right    ; 5        ; SSTL-18 Class II                ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr2_dq[15]   ; DQ   ; --      ; Bidir     ; PIN AB1  ; 59         ; 22         ; 93         ; Right    ; 5        ; SSTL-18 Class II                ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr2_dm[1]    ; DQ   ; --      ; Bidir     ; PIN AA1  ; 59         ; 22         ; 31         ; Right    ; 5        ; SSTL-18 Class II                ; --                                                                                                                                                                                                                                           ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
+-----------------------+------+---------+-----------+----------+------------+------------+------------+----------+----------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------+----------------------------+---------------+-------------------+----------------+-----------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LVDS Transmitter Package Skew Compensation                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------+------+
; rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated|dataout[3]  ; rgm3_tx_data[3] ; 65ps ;      ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------+------+
; rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated|dataout[2]  ; rgm3_tx_data[2] ; 46ps ;      ;
; rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated|dataout[1]  ; rgm3_tx_data[1] ; 74ps ;      ;
; rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated|dataout[0]  ; rgm3_tx_data[0] ; 64ps ;      ;
; rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_ctl|altddio_out:altddio_out_component|ddio_out_dmb:auto_generated|dataout[0] ; rgm3_tx_ctl     ; 57ps ;      ;
; rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated|dataout[3]  ; rgm2_tx_data[3] ; 71ps ;      ;
; rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated|dataout[2]  ; rgm2_tx_data[2] ; 79ps ;      ;
; rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated|dataout[1]  ; rgm2_tx_data[1] ; 50ps ;      ;
; rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated|dataout[0]  ; rgm2_tx_data[0] ; 48ps ;      ;
; rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_ctl|altddio_out:altddio_out_component|ddio_out_dmb:auto_generated|dataout[0] ; rgm2_tx_ctl     ; 80ps ;      ;
; rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated|dataout[3]  ; rgm1_tx_data[3] ; 46ps ;      ;
; rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated|dataout[2]  ; rgm1_tx_data[2] ; 46ps ;      ;
; rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated|dataout[1]  ; rgm1_tx_data[1] ; 44ps ;      ;
; rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated|dataout[0]  ; rgm1_tx_data[0] ; 29ps ;      ;
; rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_ctl|altddio_out:altddio_out_component|ddio_out_dmb:auto_generated|dataout[0] ; rgm1_tx_ctl     ; 49ps ;      ;
; rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated|dataout[3]  ; rgm0_tx_data[3] ; 61ps ;      ;
; rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated|dataout[2]  ; rgm0_tx_data[2] ; 60ps ;      ;
; rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated|dataout[1]  ; rgm0_tx_data[1] ; 70ps ;      ;
; rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated|dataout[0]  ; rgm0_tx_data[0] ; 60ps ;      ;
; rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_ctl|altddio_out:altddio_out_component|ddio_out_dmb:auto_generated|dataout[0] ; rgm0_tx_ctl     ; 63ps ;      ;
;                                                                                                                                          ;                 ;      ; 51ps ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------+
; GXB Receiver Summary                                                                                                     ;
+---------------------------+----------------+----------------+---------------------+--------------------------------------+
; CRU Input Clock Frequency ; REFCLK Divider ; Base Data Rate ; Effective Data Rate ; Receiver Channel Location            ;
+---------------------------+----------------+----------------+---------------------+--------------------------------------+
; 125.0 MHz                 ; Disabled       ; 1250.0 Mbps    ; 1250.0 Mbps         ; RXPMA_X0_Y39_N137, RXPCS_X0_Y39_N139 ;
; 125.0 MHz                 ; Disabled       ; 1250.0 Mbps    ; 1250.0 Mbps         ; RXPMA_X0_Y27_N137, RXPCS_X0_Y27_N139 ;
; 125.0 MHz                 ; Disabled       ; 1250.0 Mbps    ; 1250.0 Mbps         ; RXPMA_X0_Y16_N137, RXPCS_X0_Y16_N139 ;
; 125.0 MHz                 ; Disabled       ; 1250.0 Mbps    ; 1250.0 Mbps         ; RXPMA_X0_Y4_N137, RXPCS_X0_Y4_N139   ;
+---------------------------+----------------+----------------+---------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GXB Receiver Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Protocol                        ; gige                                                                                                                                                                                                                                                                                                          ; gige                                                                                                                                                                                                                                                                                                          ; gige                                                                                                                                                                                                                                                                                                          ; gige                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Channel Number                  ; 2                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ; 2                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ;
; Logical Channel Number          ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ;
; Channel Width                   ; 8                                                                                                                                                                                                                                                                                                             ; 8                                                                                                                                                                                                                                                                                                             ; 8                                                                                                                                                                                                                                                                                                             ; 8                                                                                                                                                                                                                                                                                                             ;
; Base Data Rate                  ; 1250.0 Mbps                                                                                                                                                                                                                                                                                                   ; 1250.0 Mbps                                                                                                                                                                                                                                                                                                   ; 1250.0 Mbps                                                                                                                                                                                                                                                                                                   ; 1250.0 Mbps                                                                                                                                                                                                                                                                                                   ;
; Effective Data Rate             ; 1250.0 Mbps                                                                                                                                                                                                                                                                                                   ; 1250.0 Mbps                                                                                                                                                                                                                                                                                                   ; 1250.0 Mbps                                                                                                                                                                                                                                                                                                   ; 1250.0 Mbps                                                                                                                                                                                                                                                                                                   ;
; Run Length                      ; 5                                                                                                                                                                                                                                                                                                             ; 5                                                                                                                                                                                                                                                                                                             ; 5                                                                                                                                                                                                                                                                                                             ; 5                                                                                                                                                                                                                                                                                                             ;
; Rate Matcher                    ; Enabled                                                                                                                                                                                                                                                                                                       ; Enabled                                                                                                                                                                                                                                                                                                       ; Enabled                                                                                                                                                                                                                                                                                                       ; Enabled                                                                                                                                                                                                                                                                                                       ;
; Word Aligner Mode               ; Sync State Machine                                                                                                                                                                                                                                                                                            ; Sync State Machine                                                                                                                                                                                                                                                                                            ; Sync State Machine                                                                                                                                                                                                                                                                                            ; Sync State Machine                                                                                                                                                                                                                                                                                            ;
; Word Alignment Pattern          ; 0101111100                                                                                                                                                                                                                                                                                                    ; 0101111100                                                                                                                                                                                                                                                                                                    ; 0101111100                                                                                                                                                                                                                                                                                                    ; 0101111100                                                                                                                                                                                                                                                                                                    ;
; Bad Pattern Count for Sync Loss ; 4                                                                                                                                                                                                                                                                                                             ; 4                                                                                                                                                                                                                                                                                                             ; 4                                                                                                                                                                                                                                                                                                             ; 4                                                                                                                                                                                                                                                                                                             ;
; Patterns to Reduce Error Count  ; 4                                                                                                                                                                                                                                                                                                             ; 4                                                                                                                                                                                                                                                                                                             ; 4                                                                                                                                                                                                                                                                                                             ; 4                                                                                                                                                                                                                                                                                                             ;
; Number of Patterns Until Sync   ; 3                                                                                                                                                                                                                                                                                                             ; 3                                                                                                                                                                                                                                                                                                             ; 3                                                                                                                                                                                                                                                                                                             ; 3                                                                                                                                                                                                                                                                                                             ;
; PPM Selection                   ; 32                                                                                                                                                                                                                                                                                                            ; 32                                                                                                                                                                                                                                                                                                            ; 32                                                                                                                                                                                                                                                                                                            ; 32                                                                                                                                                                                                                                                                                                            ;
; Low Latency PCS Mode Enable     ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ;
; 8B10B Mode                      ; normal                                                                                                                                                                                                                                                                                                        ; normal                                                                                                                                                                                                                                                                                                        ; normal                                                                                                                                                                                                                                                                                                        ; normal                                                                                                                                                                                                                                                                                                        ;
; Byte Deserializer               ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ;
; Deserialization Factor          ; 10                                                                                                                                                                                                                                                                                                            ; 10                                                                                                                                                                                                                                                                                                            ; 10                                                                                                                                                                                                                                                                                                            ; 10                                                                                                                                                                                                                                                                                                            ;
; CRU Multiplication Factor       ; 5                                                                                                                                                                                                                                                                                                             ; 5                                                                                                                                                                                                                                                                                                             ; 5                                                                                                                                                                                                                                                                                                             ; 5                                                                                                                                                                                                                                                                                                             ;
; CRU VCO Post-Scale Divider      ; 4                                                                                                                                                                                                                                                                                                             ; 4                                                                                                                                                                                                                                                                                                             ; 4                                                                                                                                                                                                                                                                                                             ; 4                                                                                                                                                                                                                                                                                                             ;
; Multiply By                     ; 5                                                                                                                                                                                                                                                                                                             ; 5                                                                                                                                                                                                                                                                                                             ; 5                                                                                                                                                                                                                                                                                                             ; 5                                                                                                                                                                                                                                                                                                             ;
; Divide By                       ; 1                                                                                                                                                                                                                                                                                                             ; 1                                                                                                                                                                                                                                                                                                             ; 1                                                                                                                                                                                                                                                                                                             ; 1                                                                                                                                                                                                                                                                                                             ;
; CRU Input Clock Frequency       ; 125.0 MHz                                                                                                                                                                                                                                                                                                     ; 125.0 MHz                                                                                                                                                                                                                                                                                                     ; 125.0 MHz                                                                                                                                                                                                                                                                                                     ; 125.0 MHz                                                                                                                                                                                                                                                                                                     ;
; REFCLK Divider                  ; Disabled                                                                                                                                                                                                                                                                                                      ; Disabled                                                                                                                                                                                                                                                                                                      ; Disabled                                                                                                                                                                                                                                                                                                      ; Disabled                                                                                                                                                                                                                                                                                                      ;
; Byte Ordering Mode              ; none                                                                                                                                                                                                                                                                                                          ; none                                                                                                                                                                                                                                                                                                          ; none                                                                                                                                                                                                                                                                                                          ; none                                                                                                                                                                                                                                                                                                          ;
; Receiver Channel Location       ; RXPMA_X0_Y39_N137, RXPCS_X0_Y39_N139                                                                                                                                                                                                                                                                          ; RXPMA_X0_Y27_N137, RXPCS_X0_Y27_N139                                                                                                                                                                                                                                                                          ; RXPMA_X0_Y16_N137, RXPCS_X0_Y16_N139                                                                                                                                                                                                                                                                          ; RXPMA_X0_Y4_N137, RXPCS_X0_Y4_N139                                                                                                                                                                                                                                                                            ;
; CMU Location                    ; CMU_X0_Y33_N139                                                                                                                                                                                                                                                                                               ; CMU_X0_Y33_N139                                                                                                                                                                                                                                                                                               ; CMU_X0_Y10_N139                                                                                                                                                                                                                                                                                               ; CMU_X0_Y10_N139                                                                                                                                                                                                                                                                                               ;
; PCIE HIP Enable                 ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ;
; Channel Bonding                 ; none                                                                                                                                                                                                                                                                                                          ; none                                                                                                                                                                                                                                                                                                          ; none                                                                                                                                                                                                                                                                                                          ; none                                                                                                                                                                                                                                                                                                          ;
; Equalizer Control               ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ;
; Equalizer DC Gain               ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ;
; Adaptive Equalization Mode      ; none                                                                                                                                                                                                                                                                                                          ; none                                                                                                                                                                                                                                                                                                          ; none                                                                                                                                                                                                                                                                                                          ; none                                                                                                                                                                                                                                                                                                          ;
; Max Gradient Control            ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ;
; Core Clock Frequency            ; 125.0 MHz                                                                                                                                                                                                                                                                                                     ; 125.0 MHz                                                                                                                                                                                                                                                                                                     ; 125.0 MHz                                                                                                                                                                                                                                                                                                     ; 125.0 MHz                                                                                                                                                                                                                                                                                                     ;
; Core Clock Source               ; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0 ; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0 ; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0 ; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0 ;
; VCCA                            ; 2.5V                                                                                                                                                                                                                                                                                                          ; 2.5V                                                                                                                                                                                                                                                                                                          ; 2.5V                                                                                                                                                                                                                                                                                                          ; 2.5V                                                                                                                                                                                                                                                                                                          ;
; VCM                             ; 0.82V                                                                                                                                                                                                                                                                                                         ; 0.82V                                                                                                                                                                                                                                                                                                         ; 0.82V                                                                                                                                                                                                                                                                                                         ; 0.82V                                                                                                                                                                                                                                                                                                         ;
; PLL Bandwidth Type              ; Medium                                                                                                                                                                                                                                                                                                        ; Medium                                                                                                                                                                                                                                                                                                        ; Medium                                                                                                                                                                                                                                                                                                        ; Medium                                                                                                                                                                                                                                                                                                        ;
; PLL Name                        ; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0   ; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0   ; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0   ; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0   ;
; PLL Type                        ; RX CDR                                                                                                                                                                                                                                                                                                        ; RX CDR                                                                                                                                                                                                                                                                                                        ; RX CDR                                                                                                                                                                                                                                                                                                        ; RX CDR                                                                                                                                                                                                                                                                                                        ;
; PLL Location                    ; HSSIPLL_X0_Y39_N135                                                                                                                                                                                                                                                                                           ; HSSIPLL_X0_Y27_N135                                                                                                                                                                                                                                                                                           ; HSSIPLL_X0_Y16_N135                                                                                                                                                                                                                                                                                           ; HSSIPLL_X0_Y4_N135                                                                                                                                                                                                                                                                                            ;
; Quad Location                   ; QUAD_X0_Y27_N135                                                                                                                                                                                                                                                                                              ; QUAD_X0_Y27_N135                                                                                                                                                                                                                                                                                              ; QUAD_X0_Y4_N135                                                                                                                                                                                                                                                                                               ; QUAD_X0_Y4_N135                                                                                                                                                                                                                                                                                               ;
; In Clock Frequency              ; 125.0 MHz                                                                                                                                                                                                                                                                                                     ; 125.0 MHz                                                                                                                                                                                                                                                                                                     ; 125.0 MHz                                                                                                                                                                                                                                                                                                     ; 125.0 MHz                                                                                                                                                                                                                                                                                                     ;
; Output Clock Frequency          ; 625.0 MHz                                                                                                                                                                                                                                                                                                     ; 625.0 MHz                                                                                                                                                                                                                                                                                                     ; 625.0 MHz                                                                                                                                                                                                                                                                                                     ; 625.0 MHz                                                                                                                                                                                                                                                                                                     ;
; PFD Feedback Source             ; internal                                                                                                                                                                                                                                                                                                      ; internal                                                                                                                                                                                                                                                                                                      ; internal                                                                                                                                                                                                                                                                                                      ; internal                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; GXB Transmitter Summary                                                                       ;
+-----------------+----------------+---------------------+--------------------------------------+
; Name            ; Base Data Rate ; Effective Data Rate ; Transmitter Channel Location         ;
+-----------------+----------------+---------------------+--------------------------------------+
; sfp0_txd~output ; 1250.0 Mbps    ; 1250.0 Mbps         ; TXPMA_X0_Y4_N138, TXPCS_X0_Y4_N140   ;
; sfp1_txd~output ; 1250.0 Mbps    ; 1250.0 Mbps         ; TXPMA_X0_Y16_N138, TXPCS_X0_Y16_N140 ;
; sfp2_txd~output ; 1250.0 Mbps    ; 1250.0 Mbps         ; TXPMA_X0_Y27_N138, TXPCS_X0_Y27_N140 ;
; sfp3_txd~output ; 1250.0 Mbps    ; 1250.0 Mbps         ; TXPMA_X0_Y39_N138, TXPCS_X0_Y39_N140 ;
+-----------------+----------------+---------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                                                                                                               ; Removed Component                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Calibration blocks                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                  ;
;  sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cal_blk0         ;                                                                                                                                                                                                                                                                                                                  ;
;   --                                                                                                                                                                                                                                                                                                              ; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cal_blk0         ;
;   --                                                                                                                                                                                                                                                                                                              ; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cal_blk0         ;
;   --                                                                                                                                                                                                                                                                                                              ; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cal_blk0         ;
; GXB Central control units                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                  ;
;  sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0       ;                                                                                                                                                                                                                                                                                                                  ;
;   --                                                                                                                                                                                                                                                                                                              ; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0       ;
;  sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0       ;                                                                                                                                                                                                                                                                                                                  ;
;   --                                                                                                                                                                                                                                                                                                              ; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0       ;
; GXB PLLs                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                  ;
;  sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0          ;                                                                                                                                                                                                                                                                                                                  ;
;   --                                                                                                                                                                                                                                                                                                              ; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0          ;
;  sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0          ;                                                                                                                                                                                                                                                                                                                  ;
;   --                                                                                                                                                                                                                                                                                                              ; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0          ;
; GXB TX Output Clocks                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                  ;
;  sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_coreclk_in[0] ;                                                                                                                                                                                                                                                                                                                  ;
;   --                                                                                                                                                                                                                                                                                                              ; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_coreclk_in[0] ;
;  sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_coreclk_in[0] ;                                                                                                                                                                                                                                                                                                                  ;
;   --                                                                                                                                                                                                                                                                                                              ; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_coreclk_in[0] ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GXB Transmitter Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                         ; sfp0_txd~output                                                                                                                                                                                                                                                                                               ; sfp1_txd~output                                                                                                                                                                                                                                                                                               ; sfp2_txd~output                                                                                                                                                                                                                                                                                               ; sfp3_txd~output                                                                                                                                                                                                                                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Channel Number               ; 0                                                                                                                                                                                                                                                                                                             ; 2                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ; 2                                                                                                                                                                                                                                                                                                             ;
; Logical Channel Number       ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ;
; Channel Width                ; 8                                                                                                                                                                                                                                                                                                             ; 8                                                                                                                                                                                                                                                                                                             ; 8                                                                                                                                                                                                                                                                                                             ; 8                                                                                                                                                                                                                                                                                                             ;
; Base Data Rate               ; 1250.0 Mbps                                                                                                                                                                                                                                                                                                   ; 1250.0 Mbps                                                                                                                                                                                                                                                                                                   ; 1250.0 Mbps                                                                                                                                                                                                                                                                                                   ; 1250.0 Mbps                                                                                                                                                                                                                                                                                                   ;
; Effective Data Rate          ; 1250.0 Mbps                                                                                                                                                                                                                                                                                                   ; 1250.0 Mbps                                                                                                                                                                                                                                                                                                   ; 1250.0 Mbps                                                                                                                                                                                                                                                                                                   ; 1250.0 Mbps                                                                                                                                                                                                                                                                                                   ;
; Transmit Protocol            ; gige                                                                                                                                                                                                                                                                                                          ; gige                                                                                                                                                                                                                                                                                                          ; gige                                                                                                                                                                                                                                                                                                          ; gige                                                                                                                                                                                                                                                                                                          ;
; Voltage Output Differential  ; 1                                                                                                                                                                                                                                                                                                             ; 1                                                                                                                                                                                                                                                                                                             ; 1                                                                                                                                                                                                                                                                                                             ; 1                                                                                                                                                                                                                                                                                                             ;
; 8B10B Mode                   ; normal                                                                                                                                                                                                                                                                                                        ; normal                                                                                                                                                                                                                                                                                                        ; normal                                                                                                                                                                                                                                                                                                        ; normal                                                                                                                                                                                                                                                                                                        ;
; Byte Serializer              ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ;
; Serialization Factor         ; 10                                                                                                                                                                                                                                                                                                            ; 10                                                                                                                                                                                                                                                                                                            ; 10                                                                                                                                                                                                                                                                                                            ; 10                                                                                                                                                                                                                                                                                                            ;
; PLL Post Divider             ; 1                                                                                                                                                                                                                                                                                                             ; 1                                                                                                                                                                                                                                                                                                             ; 1                                                                                                                                                                                                                                                                                                             ; 1                                                                                                                                                                                                                                                                                                             ;
; Transmitter Channel Location ; TXPMA_X0_Y4_N138, TXPCS_X0_Y4_N140                                                                                                                                                                                                                                                                            ; TXPMA_X0_Y16_N138, TXPCS_X0_Y16_N140                                                                                                                                                                                                                                                                          ; TXPMA_X0_Y27_N138, TXPCS_X0_Y27_N140                                                                                                                                                                                                                                                                          ; TXPMA_X0_Y39_N138, TXPCS_X0_Y39_N140                                                                                                                                                                                                                                                                          ;
; CMU Location                 ; CMU_X0_Y10_N139                                                                                                                                                                                                                                                                                               ; CMU_X0_Y10_N139                                                                                                                                                                                                                                                                                               ; CMU_X0_Y33_N139                                                                                                                                                                                                                                                                                               ; CMU_X0_Y33_N139                                                                                                                                                                                                                                                                                               ;
; PCIE HIP Enable              ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ;
; Channel Bonding              ; none                                                                                                                                                                                                                                                                                                          ; none                                                                                                                                                                                                                                                                                                          ; none                                                                                                                                                                                                                                                                                                          ; none                                                                                                                                                                                                                                                                                                          ;
; Polarity Inversion           ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ;
; Symbol Swap                  ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ;
; Bit Reversal                 ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                           ;
; Preemphasis Pre Tap          ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ;
; Preemphasis First Post Tap   ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ;
; Preemphasis Second Post Tap  ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ; 0                                                                                                                                                                                                                                                                                                             ;
; Core Clock Frequency         ; 125.0 MHz                                                                                                                                                                                                                                                                                                     ; 125.0 MHz                                                                                                                                                                                                                                                                                                     ; 125.0 MHz                                                                                                                                                                                                                                                                                                     ; 125.0 MHz                                                                                                                                                                                                                                                                                                     ;
; Core Clock Source            ; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0 ; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0 ; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0 ; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0 ;
; VCCA                         ; 2.5V                                                                                                                                                                                                                                                                                                          ; 2.5V                                                                                                                                                                                                                                                                                                          ; 2.5V                                                                                                                                                                                                                                                                                                          ; 2.5V                                                                                                                                                                                                                                                                                                          ;
; VCCEHT                       ; 1.5V                                                                                                                                                                                                                                                                                                          ; 1.5V                                                                                                                                                                                                                                                                                                          ; 1.5V                                                                                                                                                                                                                                                                                                          ; 1.5V                                                                                                                                                                                                                                                                                                          ;
; VCM                          ; 0.65V                                                                                                                                                                                                                                                                                                         ; 0.65V                                                                                                                                                                                                                                                                                                         ; 0.65V                                                                                                                                                                                                                                                                                                         ; 0.65V                                                                                                                                                                                                                                                                                                         ;
+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GXB Transmitter PLL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------------+----------------+-------------+-----------+----------------------------+----------+--------------------+---------------------+------------------+---------------------+
; Name                                                                                                                                                                                                                                                                                                    ; Output Clock Frequency ; In Clock Frequency ; Base Data Rate ; Multiply By ; Divide By ; CRU VCO Post-Scale Divider ; PLL Type ; PLL Bandwidth Type ; PLL Location        ; Quad Location    ; PFD Feedback Source ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------------+----------------+-------------+-----------+----------------------------+----------+--------------------+---------------------+------------------+---------------------+
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0 ; 625.0 MHz              ; 125.0 MHz          ; 1250.0 Mbps    ; 5           ; 1         ; 4                          ; CMU      ; High               ; HSSIPLL_X0_Y36_N135 ; QUAD_X0_Y27_N135 ; internal            ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0 ; 625.0 MHz              ; 125.0 MHz          ; 1250.0 Mbps    ; 5           ; 1         ; 4                          ; CMU      ; High               ; HSSIPLL_X0_Y13_N135 ; QUAD_X0_Y4_N135  ; internal            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------------+----------------+-------------+-----------+----------------------------+----------+--------------------+---------------------+------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GXB Core Clock Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Core Clock Source ; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0 ; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0 ;
+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Destination 1     ; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0  ; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0  ;
; Destination 2     ; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0  ; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0  ;
; Destination 3     ; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0 ; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0 ;
; Destination 4     ; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0 ; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0 ;
+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GXB PLL to Transmitter Skew                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------------------------+----------------------------+--------+------------+
; Source PLL                                                                                                                                                                                                                                                                                              ; PLL Type ; PLL Quad Location         ; PLL Location        ; Destination Transmitter Channel                                                                                                                                                                                                                                                                               ; Transmitter Channel Quad Location ; Transmitter Channel Location               ; Transmitter Pin Assignment ; Delay  ; Delay (UI) ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------------------------+----------------------------+--------+------------+
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0 ; CMU      ; GXB_L0 (QUAD_X0_Y4_N135)  ; HSSIPLL_X0_Y13_N135 ; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0 ; GXB_L0 (QUAD_X0_Y4_N135)          ; CH0 (TXPMA_X0_Y4_N138, TXPCS_X0_Y4_N140)   ; Y21                        ; 168 ps ; 0.21       ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0 ; CMU      ; GXB_L0 (QUAD_X0_Y4_N135)  ; HSSIPLL_X0_Y13_N135 ; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0 ; GXB_L0 (QUAD_X0_Y4_N135)          ; CH2 (TXPMA_X0_Y16_N138, TXPCS_X0_Y16_N140) ; P21                        ; 19 ps  ; 0.02       ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0 ; CMU      ; GXB_L1 (QUAD_X0_Y27_N135) ; HSSIPLL_X0_Y36_N135 ; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0 ; GXB_L1 (QUAD_X0_Y27_N135)         ; CH0 (TXPMA_X0_Y27_N138, TXPCS_X0_Y27_N140) ; K21                        ; 168 ps ; 0.21       ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0 ; CMU      ; GXB_L1 (QUAD_X0_Y27_N135) ; HSSIPLL_X0_Y36_N135 ; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0 ; GXB_L1 (QUAD_X0_Y27_N135)         ; CH2 (TXPMA_X0_Y39_N138, TXPCS_X0_Y39_N140) ; D21                        ; 19 ps  ; 0.02       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------------------------+----------------------------+--------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+----------+-------------+---------------------------+---------------+-------------------+------+--------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                           ; Combinational ALUTs ; Memory ALUTs ; LUT_REGs ; ALMs        ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Combinational with no register ; Register-Only      ; Combinational with a register ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                          ; Library Name ;
;                                                                                                                                      ;                     ;              ;          ;             ;                           ;               ;                   ;      ;              ;         ;           ;           ;           ;      ;              ; ALUT/register pair             ; ALUT/register pair ; ALUT/register pair            ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                                      ;              ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+----------+-------------+---------------------------+---------------+-------------------+------+--------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
; |netFPGAmini                                                                                                                         ; 18953 (31)          ; 7 (0)        ; 0 (0)    ; 16599 (17)  ; 21142 (30)                ; 224 (224)     ; 1166464           ; 161  ; 0            ; 0       ; 0         ; 0         ; 0         ; 163  ; 0            ; 7205 (1)                       ; 9387 (1)           ; 11755 (30)                    ; |netFPGAmini                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; netFPGAmini                          ; work         ;
;    |NET_MAGIC_CTRL:NET_MAGIC_CTRL|                                                                                                   ; 2034 (0)            ; 0 (0)        ; 0 (0)    ; 1733 (0)    ; 2425 (0)                  ; 0 (0)         ; 284800            ; 35   ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 546 (0)                        ; 950 (0)            ; 1496 (0)                      ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; NET_MAGIC_CTRL                       ; work         ;
;       |command_parse:command_parse|                                                                                                  ; 627 (347)           ; 0 (0)        ; 0 (0)    ; 530 (294)   ; 711 (340)                 ; 0 (0)         ; 126976            ; 15   ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 168 (130)                      ; 258 (133)          ; 461 (217)                     ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; command_parse                        ; work         ;
;          |com_valid_fifo:com_valid_fifo|                                                                                             ; 65 (0)              ; 0 (0)        ; 0 (0)    ; 72 (0)      ; 114 (0)                   ; 0 (0)         ; 8704              ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (0)                          ; 52 (0)             ; 64 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_valid_fifo:com_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                         ; com_valid_fifo                       ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 65 (0)              ; 0 (0)        ; 0 (0)    ; 72 (0)      ; 114 (0)                   ; 0 (0)         ; 8704              ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (0)                          ; 52 (0)             ; 64 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_valid_fifo:com_valid_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                 ; dcfifo                               ; work         ;
;                |dcfifo_clo1:auto_generated|                                                                                          ; 65 (12)             ; 0 (0)        ; 0 (0)    ; 72 (24)     ; 114 (30)                  ; 0 (0)         ; 8704              ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (3)                          ; 52 (16)            ; 64 (10)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_valid_fifo:com_valid_fifo|dcfifo:dcfifo_component|dcfifo_clo1:auto_generated                                                                                                                                                                                                                                                                                                                                                                      ; dcfifo_clo1                          ; work         ;
;                   |a_gray2bin_leb:wrptr_g_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_valid_fifo:com_valid_fifo|dcfifo:dcfifo_component|dcfifo_clo1:auto_generated|a_gray2bin_leb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                      ; a_gray2bin_leb                       ; work         ;
;                   |a_gray2bin_leb:ws_dgrp_gray2bin|                                                                                  ; 9 (9)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 9 (9)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_valid_fifo:com_valid_fifo|dcfifo:dcfifo_component|dcfifo_clo1:auto_generated|a_gray2bin_leb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                      ; a_gray2bin_leb                       ; work         ;
;                   |a_graycounter_ghc:wrptr_g1p|                                                                                      ; 15 (15)             ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 13 (13)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 13 (13)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_valid_fifo:com_valid_fifo|dcfifo:dcfifo_component|dcfifo_clo1:auto_generated|a_graycounter_ghc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                          ; a_graycounter_ghc                    ; work         ;
;                   |a_graycounter_k37:rdptr_g1p|                                                                                      ; 17 (17)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 13 (13)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 14 (14)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_valid_fifo:com_valid_fifo|dcfifo:dcfifo_component|dcfifo_clo1:auto_generated|a_graycounter_k37:rdptr_g1p                                                                                                                                                                                                                                                                                                                                          ; a_graycounter_k37                    ; work         ;
;                   |alt_synch_pipe_8pl:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 15 (0)      ; 20 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 15 (0)             ; 5 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_valid_fifo:com_valid_fifo|dcfifo:dcfifo_component|dcfifo_clo1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                                                                                                                                                           ; alt_synch_pipe_8pl                   ; work         ;
;                      |dffpipe_ue9:dffpipe12|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 15 (15)     ; 20 (20)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 15 (15)            ; 5 (5)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_valid_fifo:com_valid_fifo|dcfifo:dcfifo_component|dcfifo_clo1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_ue9:dffpipe12                                                                                                                                                                                                                                                                                                                     ; dffpipe_ue9                          ; work         ;
;                   |alt_synch_pipe_dpl:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 15 (0)      ; 20 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 19 (0)             ; 1 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_valid_fifo:com_valid_fifo|dcfifo:dcfifo_component|dcfifo_clo1:auto_generated|alt_synch_pipe_dpl:ws_dgrp                                                                                                                                                                                                                                                                                                                                           ; alt_synch_pipe_dpl                   ; work         ;
;                      |dffpipe_ve9:dffpipe16|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 15 (15)     ; 20 (20)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 19 (19)            ; 1 (1)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_valid_fifo:com_valid_fifo|dcfifo:dcfifo_component|dcfifo_clo1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe16                                                                                                                                                                                                                                                                                                                     ; dffpipe_ve9                          ; work         ;
;                   |altsyncram_u2b1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8704              ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_valid_fifo:com_valid_fifo|dcfifo:dcfifo_component|dcfifo_clo1:auto_generated|altsyncram_u2b1:fifo_ram                                                                                                                                                                                                                                                                                                                                             ; altsyncram_u2b1                      ; work         ;
;                   |cmpr_646:rdempty_eq_comp|                                                                                         ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_valid_fifo:com_valid_fifo|dcfifo:dcfifo_component|dcfifo_clo1:auto_generated|cmpr_646:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                             ; cmpr_646                             ; work         ;
;                   |dffpipe_oe9:ws_brp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 9 (9)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 9 (9)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_valid_fifo:com_valid_fifo|dcfifo:dcfifo_component|dcfifo_clo1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                                                                                                                                                                   ; dffpipe_oe9                          ; work         ;
;                   |dffpipe_oe9:ws_bwp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 9 (9)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 7 (7)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_valid_fifo:com_valid_fifo|dcfifo:dcfifo_component|dcfifo_clo1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                                                                                                                                                                   ; dffpipe_oe9                          ; work         ;
;          |data_fifo:com_fifo|                                                                                                        ; 71 (0)              ; 0 (0)        ; 0 (0)    ; 91 (0)      ; 125 (0)                   ; 0 (0)         ; 35840             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 15 (0)                         ; 70 (0)             ; 58 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|data_fifo:com_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                    ; data_fifo                            ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 71 (0)              ; 0 (0)        ; 0 (0)    ; 91 (0)      ; 125 (0)                   ; 0 (0)         ; 35840             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 15 (0)                         ; 70 (0)             ; 58 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|data_fifo:com_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                            ; dcfifo                               ; work         ;
;                |dcfifo_tdt1:auto_generated|                                                                                          ; 71 (13)             ; 0 (0)        ; 0 (0)    ; 91 (33)     ; 125 (33)                  ; 0 (0)         ; 35840             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 15 (8)                         ; 70 (27)            ; 58 (7)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|data_fifo:com_fifo|dcfifo:dcfifo_component|dcfifo_tdt1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                 ; dcfifo_tdt1                          ; work         ;
;                   |a_gray2bin_meb:wrptr_g_gray2bin|                                                                                  ; 9 (9)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|data_fifo:com_fifo|dcfifo:dcfifo_component|dcfifo_tdt1:auto_generated|a_gray2bin_meb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                 ; a_gray2bin_meb                       ; work         ;
;                   |a_gray2bin_meb:ws_dgrp_gray2bin|                                                                                  ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 10 (10)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|data_fifo:com_fifo|dcfifo:dcfifo_component|dcfifo_tdt1:auto_generated|a_gray2bin_meb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                 ; a_gray2bin_meb                       ; work         ;
;                   |a_graycounter_hhc:wrptr_g1p|                                                                                      ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 14 (14)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|data_fifo:com_fifo|dcfifo:dcfifo_component|dcfifo_tdt1:auto_generated|a_graycounter_hhc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                     ; a_graycounter_hhc                    ; work         ;
;                   |a_graycounter_l37:rdptr_g1p|                                                                                      ; 18 (18)             ; 0 (0)        ; 0 (0)    ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 16 (16)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|data_fifo:com_fifo|dcfifo:dcfifo_component|dcfifo_tdt1:auto_generated|a_graycounter_l37:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                     ; a_graycounter_l37                    ; work         ;
;                   |alt_synch_pipe_bpl:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 20 (0)      ; 22 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 20 (0)             ; 2 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|data_fifo:com_fifo|dcfifo:dcfifo_component|dcfifo_tdt1:auto_generated|alt_synch_pipe_bpl:rs_dgwp                                                                                                                                                                                                                                                                                                                                                      ; alt_synch_pipe_bpl                   ; work         ;
;                      |dffpipe_se9:dffpipe6|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 20 (20)     ; 22 (22)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 20 (20)            ; 2 (2)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|data_fifo:com_fifo|dcfifo:dcfifo_component|dcfifo_tdt1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe6                                                                                                                                                                                                                                                                                                                                 ; dffpipe_se9                          ; work         ;
;                   |alt_synch_pipe_cpl:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 21 (0)      ; 22 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 22 (0)             ; 0 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|data_fifo:com_fifo|dcfifo:dcfifo_component|dcfifo_tdt1:auto_generated|alt_synch_pipe_cpl:ws_dgrp                                                                                                                                                                                                                                                                                                                                                      ; alt_synch_pipe_cpl                   ; work         ;
;                      |dffpipe_te9:dffpipe9|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 21 (21)     ; 22 (22)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 22 (22)            ; 0 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|data_fifo:com_fifo|dcfifo:dcfifo_component|dcfifo_tdt1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe9                                                                                                                                                                                                                                                                                                                                 ; dffpipe_te9                          ; work         ;
;                   |altsyncram_b1d1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 35840             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|data_fifo:com_fifo|dcfifo:dcfifo_component|dcfifo_tdt1:auto_generated|altsyncram_b1d1:fifo_ram                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_b1d1                      ; work         ;
;                   |cmpr_746:rdempty_eq_comp|                                                                                         ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|data_fifo:com_fifo|dcfifo:dcfifo_component|dcfifo_tdt1:auto_generated|cmpr_746:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                        ; cmpr_746                             ; work         ;
;                   |dffpipe_pe9:ws_brp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 10 (10)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|data_fifo:com_fifo|dcfifo:dcfifo_component|dcfifo_tdt1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                                                                                                                                                              ; dffpipe_pe9                          ; work         ;
;                   |dffpipe_pe9:ws_bwp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 9 (9)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|data_fifo:com_fifo|dcfifo:dcfifo_component|dcfifo_tdt1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                                                                                                                                                              ; dffpipe_pe9                          ; work         ;
;          |pkt_length_fifo:pkt_length_fifo|                                                                                           ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)      ; 42 (0)                    ; 0 (0)         ; 16896             ; 2    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 41 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_length_fifo:pkt_length_fifo                                                                                                                                                                                                                                                                                                                                                                                                                       ; pkt_length_fifo                      ; work         ;
;             |scfifo:scfifo_component|                                                                                                ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)      ; 42 (0)                    ; 0 (0)         ; 16896             ; 2    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 41 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_length_fifo:pkt_length_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                               ; scfifo                               ; work         ;
;                |scfifo_2u91:auto_generated|                                                                                          ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)      ; 42 (0)                    ; 0 (0)         ; 16896             ; 2    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 41 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_length_fifo:pkt_length_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated                                                                                                                                                                                                                                                                                                                                                                    ; scfifo_2u91                          ; work         ;
;                   |a_dpfifo_94a1:dpfifo|                                                                                             ; 46 (20)             ; 0 (0)        ; 0 (0)    ; 29 (15)     ; 42 (16)                   ; 0 (0)         ; 16896             ; 2    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 1 (1)              ; 41 (15)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_length_fifo:pkt_length_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated|a_dpfifo_94a1:dpfifo                                                                                                                                                                                                                                                                                                                                               ; a_dpfifo_94a1                        ; work         ;
;                      |altsyncram_8on1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16896             ; 2    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_length_fifo:pkt_length_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated|a_dpfifo_94a1:dpfifo|altsyncram_8on1:FIFOram                                                                                                                                                                                                                                                                                                                       ; altsyncram_8on1                      ; work         ;
;                      |cntr_ikb:rd_ptr_msb|                                                                                           ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_length_fifo:pkt_length_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated|a_dpfifo_94a1:dpfifo|cntr_ikb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                           ; cntr_ikb                             ; work         ;
;                      |cntr_jkb:wr_ptr|                                                                                               ; 9 (9)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 9 (9)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 9 (9)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_length_fifo:pkt_length_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated|a_dpfifo_94a1:dpfifo|cntr_jkb:wr_ptr                                                                                                                                                                                                                                                                                                                               ; cntr_jkb                             ; work         ;
;                      |cntr_vk7:usedw_counter|                                                                                        ; 9 (9)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 9 (9)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 9 (9)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_length_fifo:pkt_length_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated|a_dpfifo_94a1:dpfifo|cntr_vk7:usedw_counter                                                                                                                                                                                                                                                                                                                        ; cntr_vk7                             ; work         ;
;          |result_fifo:result_fifo|                                                                                                   ; 49 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)      ; 45 (0)                    ; 0 (0)         ; 32768             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 44 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_fifo                                                                                                                                                                                                                                                                                                                                                                                                                               ; result_fifo                          ; work         ;
;             |scfifo:scfifo_component|                                                                                                ; 49 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)      ; 45 (0)                    ; 0 (0)         ; 32768             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 44 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                       ; scfifo                               ; work         ;
;                |scfifo_be91:auto_generated|                                                                                          ; 49 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)      ; 45 (0)                    ; 0 (0)         ; 32768             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 44 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; scfifo_be91                          ; work         ;
;                   |a_dpfifo_ik91:dpfifo|                                                                                             ; 49 (20)             ; 0 (0)        ; 0 (0)    ; 29 (14)     ; 45 (16)                   ; 0 (0)         ; 32768             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 1 (1)              ; 44 (15)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated|a_dpfifo_ik91:dpfifo                                                                                                                                                                                                                                                                                                                                                       ; a_dpfifo_ik91                        ; work         ;
;                      |altsyncram_otn1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated|a_dpfifo_ik91:dpfifo|altsyncram_otn1:FIFOram                                                                                                                                                                                                                                                                                                                               ; altsyncram_otn1                      ; work         ;
;                      |cntr_7m7:usedw_counter|                                                                                        ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 10 (10)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated|a_dpfifo_ik91:dpfifo|cntr_7m7:usedw_counter                                                                                                                                                                                                                                                                                                                                ; cntr_7m7                             ; work         ;
;                      |cntr_jkb:rd_ptr_msb|                                                                                           ; 9 (9)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 9 (9)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 9 (9)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated|a_dpfifo_ik91:dpfifo|cntr_jkb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                   ; cntr_jkb                             ; work         ;
;                      |cntr_rlb:wr_ptr|                                                                                               ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 10 (10)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated|a_dpfifo_ik91:dpfifo|cntr_rlb:wr_ptr                                                                                                                                                                                                                                                                                                                                       ; cntr_rlb                             ; work         ;
;          |result_fifo:result_head_fifo|                                                                                              ; 49 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)      ; 45 (0)                    ; 0 (0)         ; 32768             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 44 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_head_fifo                                                                                                                                                                                                                                                                                                                                                                                                                          ; result_fifo                          ; work         ;
;             |scfifo:scfifo_component|                                                                                                ; 49 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)      ; 45 (0)                    ; 0 (0)         ; 32768             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 44 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_head_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                  ; scfifo                               ; work         ;
;                |scfifo_be91:auto_generated|                                                                                          ; 49 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)      ; 45 (0)                    ; 0 (0)         ; 32768             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 44 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_head_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated                                                                                                                                                                                                                                                                                                                                                                       ; scfifo_be91                          ; work         ;
;                   |a_dpfifo_ik91:dpfifo|                                                                                             ; 49 (20)             ; 0 (0)        ; 0 (0)    ; 29 (14)     ; 45 (16)                   ; 0 (0)         ; 32768             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 1 (1)              ; 44 (15)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_head_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated|a_dpfifo_ik91:dpfifo                                                                                                                                                                                                                                                                                                                                                  ; a_dpfifo_ik91                        ; work         ;
;                      |altsyncram_otn1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_head_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated|a_dpfifo_ik91:dpfifo|altsyncram_otn1:FIFOram                                                                                                                                                                                                                                                                                                                          ; altsyncram_otn1                      ; work         ;
;                      |cntr_7m7:usedw_counter|                                                                                        ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 10 (10)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_head_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated|a_dpfifo_ik91:dpfifo|cntr_7m7:usedw_counter                                                                                                                                                                                                                                                                                                                           ; cntr_7m7                             ; work         ;
;                      |cntr_jkb:rd_ptr_msb|                                                                                           ; 9 (9)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 9 (9)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 9 (9)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_head_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated|a_dpfifo_ik91:dpfifo|cntr_jkb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                              ; cntr_jkb                             ; work         ;
;                      |cntr_rlb:wr_ptr|                                                                                               ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 10 (10)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_head_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated|a_dpfifo_ik91:dpfifo|cntr_rlb:wr_ptr                                                                                                                                                                                                                                                                                                                                  ; cntr_rlb                             ; work         ;
;       |manage_rx:manage_rx|                                                                                                          ; 292 (211)           ; 0 (0)        ; 0 (0)    ; 398 (347)   ; 570 (502)                 ; 0 (0)         ; 35648             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 73 (59)                        ; 289 (288)          ; 284 (217)                     ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; manage_rx                            ; work         ;
;          |fifo_256_139:fifo_256_139_manage_rx|                                                                                       ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 30 (0)      ; 39 (0)                    ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (0)                          ; 1 (0)              ; 38 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_256_139:fifo_256_139_manage_rx                                                                                                                                                                                                                                                                                                                                                                                                                           ; fifo_256_139                         ; work         ;
;             |scfifo:scfifo_component|                                                                                                ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 30 (0)      ; 39 (0)                    ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (0)                          ; 1 (0)              ; 38 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_256_139:fifo_256_139_manage_rx|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                   ; scfifo                               ; work         ;
;                |scfifo_i791:auto_generated|                                                                                          ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 30 (0)      ; 39 (0)                    ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (0)                          ; 1 (0)              ; 38 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_256_139:fifo_256_139_manage_rx|scfifo:scfifo_component|scfifo_i791:auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; scfifo_i791                          ; work         ;
;                   |a_dpfifo_pd91:dpfifo|                                                                                             ; 46 (23)             ; 0 (0)        ; 0 (0)    ; 30 (18)     ; 39 (16)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 1 (1)              ; 38 (15)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_256_139:fifo_256_139_manage_rx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo                                                                                                                                                                                                                                                                                                                                                   ; a_dpfifo_pd91                        ; work         ;
;                      |altsyncram_urn1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_256_139:fifo_256_139_manage_rx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|altsyncram_urn1:FIFOram                                                                                                                                                                                                                                                                                                                           ; altsyncram_urn1                      ; work         ;
;                      |cntr_hkb:rd_ptr_msb|                                                                                           ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_256_139:fifo_256_139_manage_rx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|cntr_hkb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                               ; cntr_hkb                             ; work         ;
;                      |cntr_ikb:wr_ptr|                                                                                               ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_256_139:fifo_256_139_manage_rx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|cntr_ikb:wr_ptr                                                                                                                                                                                                                                                                                                                                   ; cntr_ikb                             ; work         ;
;                      |cntr_uk7:usedw_counter|                                                                                        ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_256_139:fifo_256_139_manage_rx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|cntr_uk7:usedw_counter                                                                                                                                                                                                                                                                                                                            ; cntr_uk7                             ; work         ;
;          |fifo_64_1:fifo_64_1_manage_rx|                                                                                             ; 35 (0)              ; 0 (0)        ; 0 (0)    ; 21 (0)      ; 29 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 0 (0)              ; 29 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_64_1:fifo_64_1_manage_rx                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fifo_64_1                            ; work         ;
;             |scfifo:scfifo_component|                                                                                                ; 35 (0)              ; 0 (0)        ; 0 (0)    ; 21 (0)      ; 29 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 0 (0)              ; 29 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_64_1:fifo_64_1_manage_rx|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                         ; scfifo                               ; work         ;
;                |scfifo_m591:auto_generated|                                                                                          ; 35 (0)              ; 0 (0)        ; 0 (0)    ; 21 (0)      ; 29 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 0 (0)              ; 29 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_64_1:fifo_64_1_manage_rx|scfifo:scfifo_component|scfifo_m591:auto_generated                                                                                                                                                                                                                                                                                                                                                                              ; scfifo_m591                          ; work         ;
;                   |a_dpfifo_tb91:dpfifo|                                                                                             ; 35 (18)             ; 0 (0)        ; 0 (0)    ; 21 (12)     ; 29 (12)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 0 (0)              ; 29 (12)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_64_1:fifo_64_1_manage_rx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo                                                                                                                                                                                                                                                                                                                                                         ; a_dpfifo_tb91                        ; work         ;
;                      |altsyncram_81i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_64_1:fifo_64_1_manage_rx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo|altsyncram_81i1:FIFOram                                                                                                                                                                                                                                                                                                                                 ; altsyncram_81i1                      ; work         ;
;                      |cntr_fkb:rd_ptr_msb|                                                                                           ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 5 (5)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_64_1:fifo_64_1_manage_rx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo|cntr_fkb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                     ; cntr_fkb                             ; work         ;
;                      |cntr_gkb:wr_ptr|                                                                                               ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_64_1:fifo_64_1_manage_rx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo|cntr_gkb:wr_ptr                                                                                                                                                                                                                                                                                                                                         ; cntr_gkb                             ; work         ;
;                      |cntr_sk7:usedw_counter|                                                                                        ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_64_1:fifo_64_1_manage_rx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo|cntr_sk7:usedw_counter                                                                                                                                                                                                                                                                                                                                  ; cntr_sk7                             ; work         ;
;       |manage_tx:manage_tx|                                                                                                          ; 260 (52)            ; 0 (0)        ; 0 (0)    ; 286 (111)   ; 417 (153)                 ; 0 (0)         ; 69440             ; 9    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 60 (19)                        ; 222 (130)          ; 202 (33)                      ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; manage_tx                            ; work         ;
;          |fifo_256_139:fifo_256_139_manage_tx|                                                                                       ; 48 (0)              ; 0 (0)        ; 0 (0)    ; 30 (0)      ; 39 (0)                    ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (0)                          ; 1 (0)              ; 39 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_256_139:fifo_256_139_manage_tx                                                                                                                                                                                                                                                                                                                                                                                                                           ; fifo_256_139                         ; work         ;
;             |scfifo:scfifo_component|                                                                                                ; 48 (0)              ; 0 (0)        ; 0 (0)    ; 30 (0)      ; 39 (0)                    ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (0)                          ; 1 (0)              ; 39 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_256_139:fifo_256_139_manage_tx|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                   ; scfifo                               ; work         ;
;                |scfifo_i791:auto_generated|                                                                                          ; 48 (0)              ; 0 (0)        ; 0 (0)    ; 30 (0)      ; 39 (0)                    ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (0)                          ; 1 (0)              ; 39 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_256_139:fifo_256_139_manage_tx|scfifo:scfifo_component|scfifo_i791:auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; scfifo_i791                          ; work         ;
;                   |a_dpfifo_pd91:dpfifo|                                                                                             ; 48 (25)             ; 0 (0)        ; 0 (0)    ; 30 (18)     ; 39 (16)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 1 (1)              ; 39 (16)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_256_139:fifo_256_139_manage_tx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo                                                                                                                                                                                                                                                                                                                                                   ; a_dpfifo_pd91                        ; work         ;
;                      |altsyncram_urn1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_256_139:fifo_256_139_manage_tx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|altsyncram_urn1:FIFOram                                                                                                                                                                                                                                                                                                                           ; altsyncram_urn1                      ; work         ;
;                      |cntr_hkb:rd_ptr_msb|                                                                                           ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_256_139:fifo_256_139_manage_tx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|cntr_hkb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                               ; cntr_hkb                             ; work         ;
;                      |cntr_ikb:wr_ptr|                                                                                               ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_256_139:fifo_256_139_manage_tx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|cntr_ikb:wr_ptr                                                                                                                                                                                                                                                                                                                                   ; cntr_ikb                             ; work         ;
;                      |cntr_uk7:usedw_counter|                                                                                        ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_256_139:fifo_256_139_manage_tx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|cntr_uk7:usedw_counter                                                                                                                                                                                                                                                                                                                            ; cntr_uk7                             ; work         ;
;          |fifo_64_1:fifo_64_1_manage_tx|                                                                                             ; 35 (0)              ; 0 (0)        ; 0 (0)    ; 20 (0)      ; 29 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 0 (0)              ; 29 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_64_1:fifo_64_1_manage_tx                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fifo_64_1                            ; work         ;
;             |scfifo:scfifo_component|                                                                                                ; 35 (0)              ; 0 (0)        ; 0 (0)    ; 20 (0)      ; 29 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 0 (0)              ; 29 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_64_1:fifo_64_1_manage_tx|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                         ; scfifo                               ; work         ;
;                |scfifo_m591:auto_generated|                                                                                          ; 35 (0)              ; 0 (0)        ; 0 (0)    ; 20 (0)      ; 29 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 0 (0)              ; 29 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_64_1:fifo_64_1_manage_tx|scfifo:scfifo_component|scfifo_m591:auto_generated                                                                                                                                                                                                                                                                                                                                                                              ; scfifo_m591                          ; work         ;
;                   |a_dpfifo_tb91:dpfifo|                                                                                             ; 35 (18)             ; 0 (0)        ; 0 (0)    ; 20 (11)     ; 29 (12)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 0 (0)              ; 29 (12)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_64_1:fifo_64_1_manage_tx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo                                                                                                                                                                                                                                                                                                                                                         ; a_dpfifo_tb91                        ; work         ;
;                      |altsyncram_81i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_64_1:fifo_64_1_manage_tx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo|altsyncram_81i1:FIFOram                                                                                                                                                                                                                                                                                                                                 ; altsyncram_81i1                      ; work         ;
;                      |cntr_fkb:rd_ptr_msb|                                                                                           ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 5 (5)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_64_1:fifo_64_1_manage_tx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo|cntr_fkb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                     ; cntr_fkb                             ; work         ;
;                      |cntr_gkb:wr_ptr|                                                                                               ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_64_1:fifo_64_1_manage_tx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo|cntr_gkb:wr_ptr                                                                                                                                                                                                                                                                                                                                         ; cntr_gkb                             ; work         ;
;                      |cntr_sk7:usedw_counter|                                                                                        ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_64_1:fifo_64_1_manage_tx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo|cntr_sk7:usedw_counter                                                                                                                                                                                                                                                                                                                                  ; cntr_sk7                             ; work         ;
;          |tx_fifo:ack_fifo|                                                                                                          ; 66 (0)              ; 0 (0)        ; 0 (0)    ; 61 (0)      ; 92 (0)                    ; 0 (0)         ; 34816             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 14 (0)                         ; 42 (0)             ; 53 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_fifo:ack_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                              ; tx_fifo                              ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 66 (0)              ; 0 (0)        ; 0 (0)    ; 61 (0)      ; 92 (0)                    ; 0 (0)         ; 34816             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 14 (0)                         ; 42 (0)             ; 53 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_fifo:ack_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                      ; dcfifo                               ; work         ;
;                |dcfifo_vdt1:auto_generated|                                                                                          ; 66 (13)             ; 0 (0)        ; 0 (0)    ; 61 (19)     ; 92 (22)                   ; 0 (0)         ; 34816             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 14 (7)                         ; 42 (20)            ; 53 (6)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_fifo:ack_fifo|dcfifo:dcfifo_component|dcfifo_vdt1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                           ; dcfifo_vdt1                          ; work         ;
;                   |a_gray2bin_meb:wrptr_g_gray2bin|                                                                                  ; 9 (9)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 7 (7)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_fifo:ack_fifo|dcfifo:dcfifo_component|dcfifo_vdt1:auto_generated|a_gray2bin_meb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                           ; a_gray2bin_meb                       ; work         ;
;                   |a_gray2bin_meb:ws_dgrp_gray2bin|                                                                                  ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 10 (10)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_fifo:ack_fifo|dcfifo:dcfifo_component|dcfifo_vdt1:auto_generated|a_gray2bin_meb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                           ; a_gray2bin_meb                       ; work         ;
;                   |a_graycounter_hhc:wrptr_g1p|                                                                                      ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 14 (14)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_fifo:ack_fifo|dcfifo:dcfifo_component|dcfifo_vdt1:auto_generated|a_graycounter_hhc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_hhc                    ; work         ;
;                   |a_graycounter_l37:rdptr_g1p|                                                                                      ; 18 (18)             ; 0 (0)        ; 0 (0)    ; 13 (13)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 15 (15)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_fifo:ack_fifo|dcfifo:dcfifo_component|dcfifo_vdt1:auto_generated|a_graycounter_l37:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_l37                    ; work         ;
;                   |alt_synch_pipe_fpl:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 18 (0)      ; 22 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 21 (0)             ; 1 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_fifo:ack_fifo|dcfifo:dcfifo_component|dcfifo_vdt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_fpl                   ; work         ;
;                      |dffpipe_1f9:dffpipe9|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 18 (18)     ; 22 (22)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 21 (21)            ; 1 (1)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_fifo:ack_fifo|dcfifo:dcfifo_component|dcfifo_vdt1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe9                                                                                                                                                                                                                                                                                                                                           ; dffpipe_1f9                          ; work         ;
;                   |altsyncram_d1d1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 34816             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_fifo:ack_fifo|dcfifo:dcfifo_component|dcfifo_vdt1:auto_generated|altsyncram_d1d1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_d1d1                      ; work         ;
;                   |dffpipe_pe9:ws_brp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 10 (10)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_fifo:ack_fifo|dcfifo:dcfifo_component|dcfifo_vdt1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                                                                                                                                                                        ; dffpipe_pe9                          ; work         ;
;                   |dffpipe_pe9:ws_bwp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 9 (9)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_fifo:ack_fifo|dcfifo:dcfifo_component|dcfifo_vdt1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                        ; dffpipe_pe9                          ; work         ;
;          |tx_valid_fifo:ack_valid_fifo|                                                                                              ; 59 (0)              ; 0 (0)        ; 0 (0)    ; 78 (0)      ; 104 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 49 (0)             ; 56 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_valid_fifo:ack_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ; tx_valid_fifo                        ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 59 (0)              ; 0 (0)        ; 0 (0)    ; 78 (0)      ; 104 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 49 (0)             ; 56 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_valid_fifo:ack_valid_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                          ; dcfifo                               ; work         ;
;                |dcfifo_9ft1:auto_generated|                                                                                          ; 59 (10)             ; 0 (0)        ; 0 (0)    ; 78 (22)     ; 104 (28)                  ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (6)                         ; 49 (20)            ; 56 (7)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_valid_fifo:ack_valid_fifo|dcfifo:dcfifo_component|dcfifo_9ft1:auto_generated                                                                                                                                                                                                                                                                                                                                                                               ; dcfifo_9ft1                          ; work         ;
;                   |a_gray2bin_ddb:wrptr_g_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_valid_fifo:ack_valid_fifo|dcfifo:dcfifo_component|dcfifo_9ft1:auto_generated|a_gray2bin_ddb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                               ; a_gray2bin_ddb                       ; work         ;
;                   |a_gray2bin_ddb:ws_dgrp_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_valid_fifo:ack_valid_fifo|dcfifo:dcfifo_component|dcfifo_9ft1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                               ; a_gray2bin_ddb                       ; work         ;
;                   |a_graycounter_8gc:wrptr_g1p|                                                                                      ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 12 (12)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_valid_fifo:ack_valid_fifo|dcfifo:dcfifo_component|dcfifo_9ft1:auto_generated|a_graycounter_8gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                   ; a_graycounter_8gc                    ; work         ;
;                   |a_graycounter_c27:rdptr_g1p|                                                                                      ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 13 (13)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_valid_fifo:ack_valid_fifo|dcfifo:dcfifo_component|dcfifo_9ft1:auto_generated|a_graycounter_c27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                   ; a_graycounter_c27                    ; work         ;
;                   |alt_synch_pipe_0ol:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 17 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (0)             ; 5 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_valid_fifo:ack_valid_fifo|dcfifo:dcfifo_component|dcfifo_9ft1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                    ; alt_synch_pipe_0ol                   ; work         ;
;                      |dffpipe_hd9:dffpipe11|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 17 (17)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (13)            ; 5 (5)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_valid_fifo:ack_valid_fifo|dcfifo:dcfifo_component|dcfifo_9ft1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe11                                                                                                                                                                                                                                                                                                                              ; dffpipe_hd9                          ; work         ;
;                   |alt_synch_pipe_1ol:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 16 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 16 (0)             ; 2 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_valid_fifo:ack_valid_fifo|dcfifo:dcfifo_component|dcfifo_9ft1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                    ; alt_synch_pipe_1ol                   ; work         ;
;                      |dffpipe_id9:dffpipe15|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 16 (16)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 16 (16)            ; 2 (2)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_valid_fifo:ack_valid_fifo|dcfifo:dcfifo_component|dcfifo_9ft1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15                                                                                                                                                                                                                                                                                                                              ; dffpipe_id9                          ; work         ;
;                   |cmpr_u26:rdempty_eq_comp|                                                                                         ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_valid_fifo:ack_valid_fifo|dcfifo:dcfifo_component|dcfifo_9ft1:auto_generated|cmpr_u26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                      ; cmpr_u26                             ; work         ;
;                   |dffpipe_gd9:ws_brp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_valid_fifo:ack_valid_fifo|dcfifo:dcfifo_component|dcfifo_9ft1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                            ; dffpipe_gd9                          ; work         ;
;                   |dffpipe_gd9:ws_bwp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_valid_fifo:ack_valid_fifo|dcfifo:dcfifo_component|dcfifo_9ft1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                            ; dffpipe_gd9                          ; work         ;
;       |pkt_gen:pkt_gen|                                                                                                              ; 855 (398)           ; 0 (0)        ; 0 (0)    ; 596 (306)   ; 727 (274)                 ; 0 (0)         ; 52736             ; 6    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 245 (154)                      ; 181 (94)           ; 615 (248)                     ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; pkt_gen                              ; work         ;
;          |crc32_gen:My_CRC32_GEN|                                                                                                    ; 360 (0)             ; 0 (0)        ; 0 (0)    ; 243 (0)     ; 365 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 80 (0)                         ; 85 (0)             ; 280 (0)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|crc32_gen:My_CRC32_GEN                                                                                                                                                                                                                                                                                                                                                                                                                                            ; crc32_gen                            ; work         ;
;             |crc32_gen_altcrc:crc32_gen_altcrc_inst|                                                                                 ; 360 (90)            ; 0 (0)        ; 0 (0)    ; 243 (46)    ; 365 (32)                  ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 80 (35)                        ; 85 (17)            ; 280 (55)                      ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|crc32_gen:My_CRC32_GEN|crc32_gen_altcrc:crc32_gen_altcrc_inst                                                                                                                                                                                                                                                                                                                                                                                                     ; crc32_gen_altcrc                     ; work         ;
;                |crc32_gen_altcrceop:crc32_gen_altcrceop_0|                                                                           ; 33 (33)             ; 0 (0)        ; 0 (0)    ; 70 (70)     ; 99 (99)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 33 (33)            ; 67 (67)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|crc32_gen:My_CRC32_GEN|crc32_gen_altcrc:crc32_gen_altcrc_inst|crc32_gen_altcrceop:crc32_gen_altcrceop_0                                                                                                                                                                                                                                                                                                                                                           ; crc32_gen_altcrceop                  ; work         ;
;                |crc32_gen_altcrcfeedbck:crc32_gen_altcrcfeedbck_0|                                                                   ; 88 (0)              ; 0 (0)        ; 0 (0)    ; 65 (0)      ; 62 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 24 (0)                         ; 0 (0)              ; 64 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|crc32_gen:My_CRC32_GEN|crc32_gen_altcrc:crc32_gen_altcrc_inst|crc32_gen_altcrcfeedbck:crc32_gen_altcrcfeedbck_0                                                                                                                                                                                                                                                                                                                                                   ; crc32_gen_altcrcfeedbck              ; work         ;
;                   |crc32_gen_altcrcfeedbckExpr:crc32_gen_altcrcfeedbckpipe|                                                          ; 88 (88)             ; 0 (0)        ; 0 (0)    ; 65 (65)     ; 62 (62)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 24 (24)                        ; 0 (0)              ; 64 (64)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|crc32_gen:My_CRC32_GEN|crc32_gen_altcrc:crc32_gen_altcrc_inst|crc32_gen_altcrcfeedbck:crc32_gen_altcrcfeedbck_0|crc32_gen_altcrcfeedbckExpr:crc32_gen_altcrcfeedbckpipe                                                                                                                                                                                                                                                                                           ; crc32_gen_altcrcfeedbckExpr          ; work         ;
;                |crc32_gen_altcrcfeedfwd:crc32_gen_altcrcfeedfwd_0|                                                                   ; 72 (0)              ; 0 (0)        ; 0 (0)    ; 56 (3)      ; 71 (3)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (0)                          ; 3 (2)              ; 73 (1)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|crc32_gen:My_CRC32_GEN|crc32_gen_altcrc:crc32_gen_altcrc_inst|crc32_gen_altcrcfeedfwd:crc32_gen_altcrcfeedfwd_0                                                                                                                                                                                                                                                                                                                                                   ; crc32_gen_altcrcfeedfwd              ; work         ;
;                   |crc32_gen_altcrcfeedfwdExpr:crc32_gen_altcrcfeedfwdpipe|                                                          ; 72 (72)             ; 0 (0)        ; 0 (0)    ; 53 (53)     ; 68 (68)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 1 (1)              ; 72 (72)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|crc32_gen:My_CRC32_GEN|crc32_gen_altcrc:crc32_gen_altcrc_inst|crc32_gen_altcrcfeedfwd:crc32_gen_altcrcfeedfwd_0|crc32_gen_altcrcfeedfwdExpr:crc32_gen_altcrcfeedfwdpipe                                                                                                                                                                                                                                                                                           ; crc32_gen_altcrcfeedfwdExpr          ; work         ;
;                |crc32_gen_altcrcipb:crc32_gen_altcrcipb_0|                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 34 (34)     ; 35 (35)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 30 (30)            ; 5 (5)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|crc32_gen:My_CRC32_GEN|crc32_gen_altcrc:crc32_gen_altcrc_inst|crc32_gen_altcrcipb:crc32_gen_altcrcipb_0                                                                                                                                                                                                                                                                                                                                                           ; crc32_gen_altcrcipb                  ; work         ;
;                |crc32_gen_altcrcscale:crc32_gen_altcrcscale_0|                                                                       ; 77 (0)              ; 0 (0)        ; 0 (0)    ; 65 (0)      ; 66 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 14 (0)                         ; 2 (0)              ; 65 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|crc32_gen:My_CRC32_GEN|crc32_gen_altcrc:crc32_gen_altcrc_inst|crc32_gen_altcrcscale:crc32_gen_altcrcscale_0                                                                                                                                                                                                                                                                                                                                                       ; crc32_gen_altcrcscale                ; work         ;
;                   |crc32_gen_altcrcscaleExpr:crc32_gen_altcrcscalepipe|                                                              ; 77 (77)             ; 0 (0)        ; 0 (0)    ; 65 (65)     ; 66 (66)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 14 (14)                        ; 2 (2)              ; 65 (65)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|crc32_gen:My_CRC32_GEN|crc32_gen_altcrc:crc32_gen_altcrc_inst|crc32_gen_altcrcscale:crc32_gen_altcrcscale_0|crc32_gen_altcrcscaleExpr:crc32_gen_altcrcscalepipe                                                                                                                                                                                                                                                                                                   ; crc32_gen_altcrcscaleExpr            ; work         ;
;          |length_gen_fifo:length_gen_fifo|                                                                                           ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)      ; 42 (0)                    ; 0 (0)         ; 16896             ; 2    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 42 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|length_gen_fifo:length_gen_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                   ; length_gen_fifo                      ; work         ;
;             |scfifo:scfifo_component|                                                                                                ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)      ; 42 (0)                    ; 0 (0)         ; 16896             ; 2    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 42 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|length_gen_fifo:length_gen_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                           ; scfifo                               ; work         ;
;                |scfifo_2u91:auto_generated|                                                                                          ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)      ; 42 (0)                    ; 0 (0)         ; 16896             ; 2    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 42 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|length_gen_fifo:length_gen_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated                                                                                                                                                                                                                                                                                                                                                                                ; scfifo_2u91                          ; work         ;
;                   |a_dpfifo_94a1:dpfifo|                                                                                             ; 46 (20)             ; 0 (0)        ; 0 (0)    ; 29 (15)     ; 42 (16)                   ; 0 (0)         ; 16896             ; 2    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 1 (1)              ; 42 (16)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|length_gen_fifo:length_gen_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated|a_dpfifo_94a1:dpfifo                                                                                                                                                                                                                                                                                                                                                           ; a_dpfifo_94a1                        ; work         ;
;                      |altsyncram_8on1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16896             ; 2    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|length_gen_fifo:length_gen_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated|a_dpfifo_94a1:dpfifo|altsyncram_8on1:FIFOram                                                                                                                                                                                                                                                                                                                                   ; altsyncram_8on1                      ; work         ;
;                      |cntr_ikb:rd_ptr_msb|                                                                                           ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|length_gen_fifo:length_gen_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated|a_dpfifo_94a1:dpfifo|cntr_ikb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                       ; cntr_ikb                             ; work         ;
;                      |cntr_jkb:wr_ptr|                                                                                               ; 9 (9)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 9 (9)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 9 (9)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|length_gen_fifo:length_gen_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated|a_dpfifo_94a1:dpfifo|cntr_jkb:wr_ptr                                                                                                                                                                                                                                                                                                                                           ; cntr_jkb                             ; work         ;
;                      |cntr_vk7:usedw_counter|                                                                                        ; 9 (9)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 9 (9)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 9 (9)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|length_gen_fifo:length_gen_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated|a_dpfifo_94a1:dpfifo|cntr_vk7:usedw_counter                                                                                                                                                                                                                                                                                                                                    ; cntr_vk7                             ; work         ;
;          |pkt_gen_fifo:pkt_gen_fifo|                                                                                                 ; 51 (0)              ; 0 (0)        ; 0 (0)    ; 28 (0)      ; 46 (0)                    ; 0 (0)         ; 35840             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 1 (0)              ; 45 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|pkt_gen_fifo:pkt_gen_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                         ; pkt_gen_fifo                         ; work         ;
;             |scfifo:scfifo_component|                                                                                                ; 51 (0)              ; 0 (0)        ; 0 (0)    ; 28 (0)      ; 46 (0)                    ; 0 (0)         ; 35840             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 1 (0)              ; 45 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|pkt_gen_fifo:pkt_gen_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                 ; scfifo                               ; work         ;
;                |scfifo_t0a1:auto_generated|                                                                                          ; 51 (0)              ; 0 (0)        ; 0 (0)    ; 28 (0)      ; 46 (0)                    ; 0 (0)         ; 35840             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 1 (0)              ; 45 (0)                        ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|pkt_gen_fifo:pkt_gen_fifo|scfifo:scfifo_component|scfifo_t0a1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                      ; scfifo_t0a1                          ; work         ;
;                   |a_dpfifo_47a1:dpfifo|                                                                                             ; 51 (22)             ; 0 (0)        ; 0 (0)    ; 28 (13)     ; 46 (17)                   ; 0 (0)         ; 35840             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 1 (1)              ; 45 (16)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|pkt_gen_fifo:pkt_gen_fifo|scfifo:scfifo_component|scfifo_t0a1:auto_generated|a_dpfifo_47a1:dpfifo                                                                                                                                                                                                                                                                                                                                                                 ; a_dpfifo_47a1                        ; work         ;
;                      |altsyncram_utn1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 35840             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|pkt_gen_fifo:pkt_gen_fifo|scfifo:scfifo_component|scfifo_t0a1:auto_generated|a_dpfifo_47a1:dpfifo|altsyncram_utn1:FIFOram                                                                                                                                                                                                                                                                                                                                         ; altsyncram_utn1                      ; work         ;
;                      |cntr_7m7:usedw_counter|                                                                                        ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 10 (10)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|pkt_gen_fifo:pkt_gen_fifo|scfifo:scfifo_component|scfifo_t0a1:auto_generated|a_dpfifo_47a1:dpfifo|cntr_7m7:usedw_counter                                                                                                                                                                                                                                                                                                                                          ; cntr_7m7                             ; work         ;
;                      |cntr_jkb:rd_ptr_msb|                                                                                           ; 9 (9)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 9 (9)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 9 (9)                         ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|pkt_gen_fifo:pkt_gen_fifo|scfifo:scfifo_component|scfifo_t0a1:auto_generated|a_dpfifo_47a1:dpfifo|cntr_jkb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                             ; cntr_jkb                             ; work         ;
;                      |cntr_rlb:wr_ptr|                                                                                               ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 10 (10)                       ; |netFPGAmini|NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|pkt_gen_fifo:pkt_gen_fifo|scfifo:scfifo_component|scfifo_t0a1:auto_generated|a_dpfifo_47a1:dpfifo|cntr_rlb:wr_ptr                                                                                                                                                                                                                                                                                                                                                 ; cntr_rlb                             ; work         ;
;    |UM:UM|                                                                                                                           ; 516 (470)           ; 0 (0)        ; 0 (0)    ; 732 (706)   ; 1078 (1039)               ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 72 (67)                        ; 554 (553)          ; 528 (487)                     ; |netFPGAmini|UM:UM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; UM                                   ; work         ;
;       |input2output_128_139:CDP2UM_DATA_FIFO|                                                                                        ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 28 (0)      ; 39 (0)                    ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 41 (0)                        ; |netFPGAmini|UM:UM|input2output_128_139:CDP2UM_DATA_FIFO                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; input2output_128_139                 ; work         ;
;          |scfifo:scfifo_component|                                                                                                   ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 28 (0)      ; 39 (0)                    ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 41 (0)                        ; |netFPGAmini|UM:UM|input2output_128_139:CDP2UM_DATA_FIFO|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                             ; scfifo                               ; work         ;
;             |scfifo_i791:auto_generated|                                                                                             ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 28 (0)      ; 39 (0)                    ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 41 (0)                        ; |netFPGAmini|UM:UM|input2output_128_139:CDP2UM_DATA_FIFO|scfifo:scfifo_component|scfifo_i791:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                  ; scfifo_i791                          ; work         ;
;                |a_dpfifo_pd91:dpfifo|                                                                                                ; 46 (23)             ; 0 (0)        ; 0 (0)    ; 28 (16)     ; 39 (16)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 1 (1)              ; 41 (18)                       ; |netFPGAmini|UM:UM|input2output_128_139:CDP2UM_DATA_FIFO|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo                                                                                                                                                                                                                                                                                                                                                                                             ; a_dpfifo_pd91                        ; work         ;
;                   |altsyncram_urn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|UM:UM|input2output_128_139:CDP2UM_DATA_FIFO|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|altsyncram_urn1:FIFOram                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram_urn1                      ; work         ;
;                   |cntr_hkb:rd_ptr_msb|                                                                                              ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |netFPGAmini|UM:UM|input2output_128_139:CDP2UM_DATA_FIFO|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|cntr_hkb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                         ; cntr_hkb                             ; work         ;
;                   |cntr_ikb:wr_ptr|                                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|UM:UM|input2output_128_139:CDP2UM_DATA_FIFO|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|cntr_ikb:wr_ptr                                                                                                                                                                                                                                                                                                                                                                             ; cntr_ikb                             ; work         ;
;                   |cntr_uk7:usedw_counter|                                                                                           ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|UM:UM|input2output_128_139:CDP2UM_DATA_FIFO|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|cntr_uk7:usedw_counter                                                                                                                                                                                                                                                                                                                                                                      ; cntr_uk7                             ; work         ;
;    |cdp_local_bus:cdp_local_bus|                                                                                                     ; 1771 (1771)         ; 0 (0)        ; 0 (0)    ; 1794 (1794) ; 2658 (2658)               ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 314 (314)                      ; 1156 (1156)        ; 1546 (1546)                   ; |netFPGAmini|cdp_local_bus:cdp_local_bus                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; cdp_local_bus                        ; work         ;
;    |ddr2_interface2um:ddr2_interface2um|                                                                                             ; 4726 (0)            ; 7 (0)        ; 0 (0)    ; 3615 (0)    ; 3539 (0)                  ; 0 (0)         ; 142240            ; 22   ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2394 (0)                       ; 1280 (0)           ; 2345 (0)                      ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; ddr2_interface2um                    ; work         ;
;       |ddr2_12:ddr2_ctrl_hp_inst|                                                                                                    ; 3900 (0)            ; 0 (0)        ; 0 (0)    ; 2761 (0)    ; 2791 (0)                  ; 0 (0)         ; 11168             ; 7    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1851 (0)                       ; 745 (0)            ; 2050 (0)                      ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; ddr2_12                              ; work         ;
;          |ddr2_12_controller_phy:ddr2_12_controller_phy_inst|                                                                        ; 3900 (0)            ; 0 (0)        ; 0 (0)    ; 2761 (0)    ; 2791 (0)                  ; 0 (0)         ; 11168             ; 7    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1851 (0)                       ; 745 (0)            ; 2050 (0)                      ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst                                                                                                                                                                                                                                                                                                                                                                                                ; ddr2_12_controller_phy               ; work         ;
;             |ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|                                           ; 2492 (0)            ; 0 (0)        ; 0 (0)    ; 1797 (0)    ; 1804 (0)                  ; 0 (0)         ; 10560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1201 (0)                       ; 517 (0)            ; 1295 (0)                      ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst                                                                                                                                                                                                                                                                                                                   ; ddr2_12_alt_mem_ddrx_controller_top  ; work         ;
;                |alt_mem_ddrx_controller_st_top:controller_inst|                                                                      ; 2480 (0)            ; 0 (0)        ; 0 (0)    ; 1791 (0)    ; 1800 (0)                  ; 0 (0)         ; 10560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1193 (0)                       ; 517 (0)            ; 1291 (0)                      ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst                                                                                                                                                                                                                                                                    ; alt_mem_ddrx_controller_st_top       ; work         ;
;                   |alt_mem_ddrx_controller:controller_inst|                                                                          ; 2480 (0)            ; 0 (0)        ; 0 (0)    ; 1791 (1)    ; 1800 (1)                  ; 0 (0)         ; 10560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1193 (0)                       ; 517 (1)            ; 1291 (0)                      ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst                                                                                                                                                                                                                            ; alt_mem_ddrx_controller              ; work         ;
;                      |alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|                                                                 ; 42 (0)              ; 0 (0)        ; 0 (0)    ; 27 (0)      ; 37 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 0 (0)              ; 39 (0)                        ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst                                                                                                                                                                              ; alt_mem_ddrx_addr_cmd_wrap           ; work         ;
;                         |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|                               ; 23 (23)             ; 0 (0)        ; 0 (0)    ; 23 (23)     ; 20 (20)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 22 (22)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; alt_mem_ddrx_addr_cmd                ; work         ;
;                         |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|                               ; 19 (19)             ; 0 (0)        ; 0 (0)    ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 17 (17)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; alt_mem_ddrx_addr_cmd                ; work         ;
;                      |alt_mem_ddrx_arbiter:arbiter_inst|                                                                             ; 147 (147)           ; 0 (0)        ; 0 (0)    ; 111 (111)   ; 26 (26)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 53 (53)                        ; 0 (0)              ; 94 (94)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst                                                                                                                                                                                          ; alt_mem_ddrx_arbiter                 ; work         ;
;                      |alt_mem_ddrx_burst_gen:burst_gen_inst|                                                                         ; 33 (33)             ; 0 (0)        ; 0 (0)    ; 59 (59)     ; 65 (65)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (10)                        ; 9 (9)              ; 57 (57)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst                                                                                                                                                                                      ; alt_mem_ddrx_burst_gen               ; work         ;
;                      |alt_mem_ddrx_cmd_gen:cmd_gen_inst|                                                                             ; 151 (151)           ; 0 (0)        ; 0 (0)    ; 125 (125)   ; 75 (75)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 76 (76)                        ; 23 (23)            ; 78 (78)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst                                                                                                                                                                                          ; alt_mem_ddrx_cmd_gen                 ; work         ;
;                      |alt_mem_ddrx_input_if:input_if_inst|                                                                           ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_input_if:input_if_inst                                                                                                                                                                                        ; alt_mem_ddrx_input_if                ; work         ;
;                      |alt_mem_ddrx_rank_timer:rank_timer_inst|                                                                       ; 102 (102)           ; 0 (0)        ; 0 (0)    ; 99 (99)     ; 115 (115)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 47 (47)                        ; 60 (60)            ; 56 (56)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst                                                                                                                                                                                    ; alt_mem_ddrx_rank_timer              ; work         ;
;                      |alt_mem_ddrx_rdata_path:rdata_path_inst|                                                                       ; 424 (67)            ; 0 (0)        ; 0 (0)    ; 270 (42)    ; 256 (34)                  ; 0 (0)         ; 8384              ; 3    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 175 (34)                       ; 7 (1)              ; 249 (33)                      ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst                                                                                                                                                                                    ; alt_mem_ddrx_rdata_path              ; work         ;
;                         |alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192              ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst                                                                                                                  ; alt_mem_ddrx_buffer                  ; work         ;
;                            |altsyncram:altsyncram_component|                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192              ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component                                                                                  ; altsyncram                           ; work         ;
;                               |altsyncram_k3s1:auto_generated|                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192              ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_k3s1:auto_generated                                                   ; altsyncram_k3s1                      ; work         ;
;                         |alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|                                           ; 36 (3)              ; 0 (0)        ; 0 (0)    ; 27 (3)      ; 23 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 15 (3)                         ; 2 (0)              ; 21 (0)                        ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst                                                                                                                   ; alt_mem_ddrx_fifo                    ; work         ;
;                            |scfifo:gen_fifo_instance.scfifo_component|                                                               ; 33 (0)              ; 0 (0)        ; 0 (0)    ; 24 (0)      ; 23 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 2 (0)              ; 21 (0)                        ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component                                                                         ; scfifo                               ; work         ;
;                               |scfifo_0ka1:auto_generated|                                                                           ; 33 (0)              ; 0 (0)        ; 0 (0)    ; 24 (0)      ; 23 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 2 (0)              ; 21 (0)                        ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_0ka1:auto_generated                                              ; scfifo_0ka1                          ; work         ;
;                                  |a_dpfifo_9v91:dpfifo|                                                                              ; 33 (22)             ; 0 (0)        ; 0 (0)    ; 24 (18)     ; 23 (12)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (12)                        ; 2 (2)              ; 21 (10)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_0ka1:auto_generated|a_dpfifo_9v91:dpfifo                         ; a_dpfifo_9v91                        ; work         ;
;                                     |altsyncram_mkn1:FIFOram|                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_0ka1:auto_generated|a_dpfifo_9v91:dpfifo|altsyncram_mkn1:FIFOram ; altsyncram_mkn1                      ; work         ;
;                                     |cntr_dkb:rd_ptr_msb|                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_0ka1:auto_generated|a_dpfifo_9v91:dpfifo|cntr_dkb:rd_ptr_msb     ; cntr_dkb                             ; work         ;
;                                     |cntr_ekb:wr_ptr|                                                                                ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_0ka1:auto_generated|a_dpfifo_9v91:dpfifo|cntr_ekb:wr_ptr         ; cntr_ekb                             ; work         ;
;                                     |cntr_qk7:usedw_counter|                                                                         ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_0ka1:auto_generated|a_dpfifo_9v91:dpfifo|cntr_qk7:usedw_counter  ; cntr_qk7                             ; work         ;
;                         |alt_mem_ddrx_fifo:pending_rd_fifo|                                                                          ; 31 (1)              ; 0 (0)        ; 0 (0)    ; 20 (0)      ; 23 (0)                    ; 0 (0)         ; 128               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (1)                          ; 1 (0)              ; 22 (0)                        ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo                                                                                                                                                  ; alt_mem_ddrx_fifo                    ; work         ;
;                            |scfifo:gen_fifo_instance.scfifo_component|                                                               ; 30 (0)              ; 0 (0)        ; 0 (0)    ; 20 (0)      ; 23 (0)                    ; 0 (0)         ; 128               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (0)                          ; 1 (0)              ; 22 (0)                        ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component                                                                                                        ; scfifo                               ; work         ;
;                               |scfifo_5ka1:auto_generated|                                                                           ; 30 (0)              ; 0 (0)        ; 0 (0)    ; 20 (0)      ; 23 (0)                    ; 0 (0)         ; 128               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (0)                          ; 1 (0)              ; 22 (0)                        ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_5ka1:auto_generated                                                                             ; scfifo_5ka1                          ; work         ;
;                                  |a_dpfifo_ev91:dpfifo|                                                                              ; 30 (19)             ; 0 (0)        ; 0 (0)    ; 20 (14)     ; 23 (12)                   ; 0 (0)         ; 128               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 1 (1)              ; 22 (11)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_5ka1:auto_generated|a_dpfifo_ev91:dpfifo                                                        ; a_dpfifo_ev91                        ; work         ;
;                                     |altsyncram_0ln1:FIFOram|                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_5ka1:auto_generated|a_dpfifo_ev91:dpfifo|altsyncram_0ln1:FIFOram                                ; altsyncram_0ln1                      ; work         ;
;                                     |cntr_dkb:rd_ptr_msb|                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_5ka1:auto_generated|a_dpfifo_ev91:dpfifo|cntr_dkb:rd_ptr_msb                                    ; cntr_dkb                             ; work         ;
;                                     |cntr_ekb:wr_ptr|                                                                                ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_5ka1:auto_generated|a_dpfifo_ev91:dpfifo|cntr_ekb:wr_ptr                                        ; cntr_ekb                             ; work         ;
;                                     |cntr_qk7:usedw_counter|                                                                         ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_5ka1:auto_generated|a_dpfifo_ev91:dpfifo|cntr_qk7:usedw_counter                                 ; cntr_qk7                             ; work         ;
;                         |alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|                                          ; 158 (158)           ; 0 (0)        ; 0 (0)    ; 95 (95)     ; 96 (96)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 65 (65)                        ; 3 (3)              ; 93 (93)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst                                                                                                                  ; alt_mem_ddrx_list                    ; work         ;
;                         |alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|                                                ; 132 (132)           ; 0 (0)        ; 0 (0)    ; 95 (95)     ; 80 (80)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 52 (52)                        ; 0 (0)              ; 80 (80)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst                                                                                                                        ; alt_mem_ddrx_list                    ; work         ;
;                      |alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|                                                                 ; 206 (206)           ; 0 (0)        ; 0 (0)    ; 286 (286)   ; 453 (453)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 62 (62)                        ; 313 (313)          ; 145 (145)                     ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst                                                                                                                                                                              ; alt_mem_ddrx_rdwr_data_tmg           ; work         ;
;                      |alt_mem_ddrx_sideband:sideband_inst|                                                                           ; 141 (141)           ; 0 (0)        ; 0 (0)    ; 86 (86)     ; 65 (65)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 80 (80)                        ; 3 (3)              ; 62 (62)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst                                                                                                                                                                                        ; alt_mem_ddrx_sideband                ; work         ;
;                      |alt_mem_ddrx_tbp:tbp_inst|                                                                                     ; 674 (674)           ; 0 (0)        ; 0 (0)    ; 526 (526)   ; 418 (418)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 391 (391)                      ; 78 (78)            ; 341 (341)                     ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst                                                                                                                                                                                                  ; alt_mem_ddrx_tbp                     ; work         ;
;                      |alt_mem_ddrx_wdata_path:wdata_path_inst|                                                                       ; 557 (1)             ; 0 (0)        ; 0 (0)    ; 358 (3)     ; 289 (3)                   ; 0 (0)         ; 2176              ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 294 (1)                        ; 23 (0)             ; 266 (3)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst                                                                                                                                                                                    ; alt_mem_ddrx_wdata_path              ; work         ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                  ; work         ;
;                            |altsyncram:altsyncram_component|                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                           ; work         ;
;                               |altsyncram_2tr1:auto_generated|                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_2tr1:auto_generated            ; altsyncram_2tr1                      ; work         ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst| ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                  ; work         ;
;                            |altsyncram:altsyncram_component|                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                           ; work         ;
;                               |altsyncram_c0s1:auto_generated|                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated          ; altsyncram_c0s1                      ; work         ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst| ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                  ; work         ;
;                            |altsyncram:altsyncram_component|                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                           ; work         ;
;                               |altsyncram_c0s1:auto_generated|                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated          ; altsyncram_c0s1                      ; work         ;
;                         |alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|                                                     ; 19 (19)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (12)                        ; 0 (0)              ; 7 (7)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst                                                                                                                             ; alt_mem_ddrx_burst_tracking          ; work         ;
;                         |alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|                                                     ; 435 (381)           ; 0 (0)        ; 0 (0)    ; 286 (256)   ; 210 (170)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 246 (228)                      ; 21 (17)            ; 189 (153)                     ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst                                                                                                                             ; alt_mem_ddrx_dataid_manager          ; work         ;
;                            |alt_mem_ddrx_list:burstcount_list|                                                                       ; 54 (54)             ; 0 (0)        ; 0 (0)    ; 37 (37)     ; 40 (40)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 18 (18)                        ; 4 (4)              ; 36 (36)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list                                                                                           ; alt_mem_ddrx_list                    ; work         ;
;                         |alt_mem_ddrx_list:wdatap_list_allocated_id_inst|                                                            ; 53 (53)             ; 0 (0)        ; 0 (0)    ; 36 (36)     ; 37 (37)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 18 (18)                        ; 2 (2)              ; 35 (35)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst                                                                                                                                    ; alt_mem_ddrx_list                    ; work         ;
;                         |alt_mem_ddrx_list:wdatap_list_freeid_inst|                                                                  ; 49 (49)             ; 0 (0)        ; 0 (0)    ; 28 (28)     ; 32 (32)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 17 (17)                        ; 0 (0)              ; 32 (32)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst                                                                                                                                          ; alt_mem_ddrx_list                    ; work         ;
;                |alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|                                                                   ; 12 (12)             ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst                                                                                                                                                                                                                                                                 ; alt_mem_ddrx_mm_st_converter         ; work         ;
;             |ddr2_12_phy:ddr2_12_phy_inst|                                                                                           ; 1408 (0)            ; 0 (0)        ; 0 (0)    ; 994 (0)     ; 987 (0)                   ; 0 (0)         ; 608               ; 3    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 650 (0)                        ; 228 (0)            ; 762 (0)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst                                                                                                                                                                                                                                                                                                                                                                   ; ddr2_12_phy                          ; work         ;
;                |ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|                                                                ; 1408 (0)            ; 0 (0)        ; 0 (0)    ; 994 (0)     ; 987 (0)                   ; 0 (0)         ; 608               ; 3    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 650 (0)                        ; 228 (0)            ; 762 (0)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst                                                                                                                                                                                                                                                                                                              ; ddr2_12_phy_alt_mem_phy              ; work         ;
;                   |ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|                                                           ; 58 (0)              ; 0 (0)        ; 0 (0)    ; 64 (0)      ; 63 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 16 (0)                         ; 21 (0)             ; 43 (0)                        ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc                                                                                                                                                                                                                                                       ; ddr2_12_phy_alt_mem_phy_addr_cmd     ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:addr[0].addr_struct|                                                                ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[0].addr_struct                                                                                                                                                                                                        ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                         ; altddio_out                          ; work         ;
;                            |ddio_out_6ed:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_6ed:auto_generated                                                                                                                                             ; ddio_out_6ed                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:addr[10].addr_struct|                                                               ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[10].addr_struct                                                                                                                                                                                                       ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                        ; altddio_out                          ; work         ;
;                            |ddio_out_6ed:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_6ed:auto_generated                                                                                                                                            ; ddio_out_6ed                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:addr[11].addr_struct|                                                               ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[11].addr_struct                                                                                                                                                                                                       ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                        ; altddio_out                          ; work         ;
;                            |ddio_out_6ed:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_6ed:auto_generated                                                                                                                                            ; ddio_out_6ed                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:addr[12].addr_struct|                                                               ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[12].addr_struct                                                                                                                                                                                                       ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                        ; altddio_out                          ; work         ;
;                            |ddio_out_6ed:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_6ed:auto_generated                                                                                                                                            ; ddio_out_6ed                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:addr[1].addr_struct|                                                                ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[1].addr_struct                                                                                                                                                                                                        ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                         ; altddio_out                          ; work         ;
;                            |ddio_out_6ed:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_6ed:auto_generated                                                                                                                                             ; ddio_out_6ed                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:addr[2].addr_struct|                                                                ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[2].addr_struct                                                                                                                                                                                                        ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                         ; altddio_out                          ; work         ;
;                            |ddio_out_6ed:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_6ed:auto_generated                                                                                                                                             ; ddio_out_6ed                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:addr[3].addr_struct|                                                                ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[3].addr_struct                                                                                                                                                                                                        ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                         ; altddio_out                          ; work         ;
;                            |ddio_out_6ed:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_6ed:auto_generated                                                                                                                                             ; ddio_out_6ed                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:addr[4].addr_struct|                                                                ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[4].addr_struct                                                                                                                                                                                                        ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                         ; altddio_out                          ; work         ;
;                            |ddio_out_6ed:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_6ed:auto_generated                                                                                                                                             ; ddio_out_6ed                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:addr[5].addr_struct|                                                                ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[5].addr_struct                                                                                                                                                                                                        ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                         ; altddio_out                          ; work         ;
;                            |ddio_out_6ed:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_6ed:auto_generated                                                                                                                                             ; ddio_out_6ed                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:addr[6].addr_struct|                                                                ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[6].addr_struct                                                                                                                                                                                                        ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                         ; altddio_out                          ; work         ;
;                            |ddio_out_6ed:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_6ed:auto_generated                                                                                                                                             ; ddio_out_6ed                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:addr[7].addr_struct|                                                                ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[7].addr_struct                                                                                                                                                                                                        ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                         ; altddio_out                          ; work         ;
;                            |ddio_out_6ed:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_6ed:auto_generated                                                                                                                                             ; ddio_out_6ed                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:addr[8].addr_struct|                                                                ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[8].addr_struct                                                                                                                                                                                                        ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                         ; altddio_out                          ; work         ;
;                            |ddio_out_6ed:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_6ed:auto_generated                                                                                                                                             ; ddio_out_6ed                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:addr[9].addr_struct|                                                                ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[9].addr_struct                                                                                                                                                                                                        ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                         ; altddio_out                          ; work         ;
;                            |ddio_out_6ed:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_6ed:auto_generated                                                                                                                                             ; ddio_out_6ed                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:ba[0].ba_struct|                                                                    ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:ba[0].ba_struct                                                                                                                                                                                                            ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                             ; altddio_out                          ; work         ;
;                            |ddio_out_pgd:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_pgd:auto_generated                                                                                                                                                 ; ddio_out_pgd                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:ba[1].ba_struct|                                                                    ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:ba[1].ba_struct                                                                                                                                                                                                            ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                             ; altddio_out                          ; work         ;
;                            |ddio_out_pgd:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_pgd:auto_generated                                                                                                                                                 ; ddio_out_pgd                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:cas_n_struct|                                                                       ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:cas_n_struct                                                                                                                                                                                                               ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                ; altddio_out                          ; work         ;
;                            |ddio_out_6ed:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin|ddio_out_6ed:auto_generated                                                                                                                                                    ; ddio_out_6ed                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:cke[0].cke_struct|                                                                  ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:cke[0].cke_struct                                                                                                                                                                                                          ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                           ; altddio_out                          ; work         ;
;                            |ddio_out_pgd:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin|ddio_out_pgd:auto_generated                                                                                                                                               ; ddio_out_pgd                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|                                                                ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct                                                                                                                                                                                                        ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                         ; altddio_out                          ; work         ;
;                            |ddio_out_6ed:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin|ddio_out_6ed:auto_generated                                                                                                                                             ; ddio_out_6ed                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|                                                          ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct                                                                                                                                                                                                  ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                   ; altddio_out                          ; work         ;
;                            |ddio_out_pgd:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin|ddio_out_pgd:auto_generated                                                                                                                                       ; ddio_out_pgd                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:ras_n_struct|                                                                       ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 3 (3)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:ras_n_struct                                                                                                                                                                                                               ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                ; altddio_out                          ; work         ;
;                            |ddio_out_6ed:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin|ddio_out_6ed:auto_generated                                                                                                                                                    ; ddio_out_6ed                         ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_ac:we_n_struct|                                                                        ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:we_n_struct                                                                                                                                                                                                                ; ddr2_12_phy_alt_mem_phy_ac           ; work         ;
;                         |altddio_out:full_rate.addr_pin|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin                                                                                                                                                                                 ; altddio_out                          ; work         ;
;                            |ddio_out_6ed:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_12_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin|ddio_out_6ed:auto_generated                                                                                                                                                     ; ddio_out_6ed                         ; work         ;
;                   |ddr2_12_phy_alt_mem_phy_clk_reset:clk|                                                                            ; 43 (14)             ; 0 (0)        ; 0 (0)    ; 43 (21)     ; 54 (31)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 16 (1)                         ; 27 (19)            ; 27 (13)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk                                                                                                                                                                                                                                                                        ; ddr2_12_phy_alt_mem_phy_clk_reset    ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|                                                                     ; 23 (0)              ; 0 (0)        ; 0 (0)    ; 16 (0)      ; 9 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 15 (0)                         ; 1 (0)              ; 8 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll                                                                                                                                                                                                                              ; ddr2_12_phy_alt_mem_phy_pll          ; work         ;
;                         |altpll:altpll_component|                                                                                    ; 23 (0)              ; 0 (0)        ; 0 (0)    ; 16 (0)      ; 9 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 15 (0)                         ; 1 (0)              ; 8 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component                                                                                                                                                                                                      ; altpll                               ; work         ;
;                            |altpll_quo3:auto_generated|                                                                              ; 23 (10)             ; 0 (0)        ; 0 (0)    ; 16 (7)      ; 9 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 15 (7)                         ; 1 (1)              ; 8 (3)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated                                                                                                                                                                           ; altpll_quo3                          ; work         ;
;                               |altpll_dyn_phase_le_jdo:altpll_dyn_phase_le2|                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|altpll_dyn_phase_le_jdo:altpll_dyn_phase_le2                                                                                                                              ; altpll_dyn_phase_le_jdo              ; work         ;
;                               |altpll_dyn_phase_le_kdo:altpll_dyn_phase_le4|                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|altpll_dyn_phase_le_kdo:altpll_dyn_phase_le4                                                                                                                              ; altpll_dyn_phase_le_kdo              ; work         ;
;                               |altpll_dyn_phase_le_ldo:altpll_dyn_phase_le5|                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|altpll_dyn_phase_le_ldo:altpll_dyn_phase_le5                                                                                                                              ; altpll_dyn_phase_le_ldo              ; work         ;
;                               |altpll_dyn_phase_le_mdo:altpll_dyn_phase_le6|                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|altpll_dyn_phase_le_mdo:altpll_dyn_phase_le6                                                                                                                              ; altpll_dyn_phase_le_mdo              ; work         ;
;                               |cntr_hud:phasestep_counter|                                                                           ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|cntr_hud:phasestep_counter                                                                                                                                                ; cntr_hud                             ; work         ;
;                               |cntr_nce:pll_internal_phasestep|                                                                      ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|cntr_nce:pll_internal_phasestep                                                                                                                                           ; cntr_nce                             ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|                                                             ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x                                                                                                                                                                                                                      ; ddr2_12_phy_alt_mem_phy_reset_pipe   ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|                                                           ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_reset_pipe:measure_clk_pipe                                                                                                                                                                                                                    ; ddr2_12_phy_alt_mem_phy_reset_pipe   ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_reset_pipe:poa_clk_pipe|                                                               ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_reset_pipe:poa_clk_pipe                                                                                                                                                                                                                        ; ddr2_12_phy_alt_mem_phy_reset_pipe   ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|                                                     ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe                                                                                                                                                                                                              ; ddr2_12_phy_alt_mem_phy_reset_pipe   ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_reset_pipe:resync_clk_2x_pipe|                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_reset_pipe:resync_clk_2x_pipe                                                                                                                                                                                                                  ; ddr2_12_phy_alt_mem_phy_reset_pipe   ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_reset_pipe:write_clk_pipe|                                                             ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_reset_pipe:write_clk_pipe                                                                                                                                                                                                                      ; ddr2_12_phy_alt_mem_phy_reset_pipe   ; work         ;
;                   |ddr2_12_phy_alt_mem_phy_dp_io:dpio|                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 24 (24)     ; 32 (32)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 22 (22)            ; 10 (10)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio                                                                                                                                                                                                                                                                           ; ddr2_12_phy_alt_mem_phy_dp_io        ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs                                                                                                                                                                                                                        ; ddr2_12_phy_alt_mem_phy_dq_dqs       ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs                                                                                                                                                                                                                        ; ddr2_12_phy_alt_mem_phy_dq_dqs       ; work         ;
;                   |ddr2_12_phy_alt_mem_phy_mimic:mmc|                                                                                ; 22 (22)             ; 0 (0)        ; 0 (0)    ; 17 (17)     ; 24 (24)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 9 (9)              ; 16 (16)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_mimic:mmc                                                                                                                                                                                                                                                                            ; ddr2_12_phy_alt_mem_phy_mimic        ; work         ;
;                   |ddr2_12_phy_alt_mem_phy_postamble:poa|                                                                            ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 15 (15)     ; 17 (17)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 5 (5)              ; 15 (15)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_postamble:poa                                                                                                                                                                                                                                                                        ; ddr2_12_phy_alt_mem_phy_postamble    ; work         ;
;                      |altsyncram:full_rate_ram_gen.altsyncram_inst|                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_postamble:poa|altsyncram:full_rate_ram_gen.altsyncram_inst                                                                                                                                                                                                                           ; altsyncram                           ; work         ;
;                         |altsyncram_uco1:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_postamble:poa|altsyncram:full_rate_ram_gen.altsyncram_inst|altsyncram_uco1:auto_generated                                                                                                                                                                                            ; altsyncram_uco1                      ; work         ;
;                   |ddr2_12_phy_alt_mem_phy_rdata_valid:rdv_pipe|                                                                     ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 13 (13)                   ; 0 (0)         ; 32                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 1 (1)              ; 13 (13)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_rdata_valid:rdv_pipe                                                                                                                                                                                                                                                                 ; ddr2_12_phy_alt_mem_phy_rdata_valid  ; work         ;
;                      |altsyncram:altsyncram_component|                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component                                                                                                                                                                                                                                 ; altsyncram                           ; work         ;
;                         |altsyncram_o2p1:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_o2p1:auto_generated                                                                                                                                                                                                  ; altsyncram_o2p1                      ; work         ;
;                   |ddr2_12_phy_alt_mem_phy_read_dp:rdp|                                                                              ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 512               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_read_dp:rdp                                                                                                                                                                                                                                                                          ; ddr2_12_phy_alt_mem_phy_read_dp      ; work         ;
;                      |altsyncram:full_rate_ram_gen.altsyncram_component|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component                                                                                                                                                                                                                        ; altsyncram                           ; work         ;
;                         |altsyncram_8pn1:auto_generated|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_8pn1:auto_generated                                                                                                                                                                                         ; altsyncram_8pn1                      ; work         ;
;                   |ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|                                                                  ; 1242 (0)            ; 0 (0)        ; 0 (0)    ; 811 (0)     ; 738 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 606 (0)                        ; 105 (0)            ; 644 (0)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper                                                                                                                                                                                                                                                              ; ddr2_12_phy_alt_mem_phy_seq_wrapper  ; work         ;
;                      |ddr2_12_phy_alt_mem_phy_seq:seq_inst|                                                                          ; 1242 (27)           ; 0 (0)        ; 0 (0)    ; 811 (30)    ; 738 (36)                  ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 606 (3)                        ; 105 (9)            ; 644 (27)                      ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst                                                                                                                                                                                                                         ; ddr2_12_phy_alt_mem_phy_seq          ; work         ;
;                         |ddr2_12_phy_alt_mem_phy_admin:admin|                                                                        ; 237 (237)           ; 0 (0)        ; 0 (0)    ; 148 (148)   ; 86 (86)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 157 (157)                      ; 4 (4)              ; 82 (82)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_admin:admin                                                                                                                                                                                     ; ddr2_12_phy_alt_mem_phy_admin        ; work         ;
;                         |ddr2_12_phy_alt_mem_phy_ctrl:ctrl|                                                                          ; 209 (209)           ; 0 (0)        ; 0 (0)    ; 142 (142)   ; 137 (137)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 85 (85)                        ; 26 (26)            ; 125 (125)                     ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_ctrl:ctrl                                                                                                                                                                                       ; ddr2_12_phy_alt_mem_phy_ctrl         ; work         ;
;                         |ddr2_12_phy_alt_mem_phy_dgrb:dgrb|                                                                          ; 695 (695)           ; 0 (0)        ; 0 (0)    ; 456 (456)   ; 424 (424)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 326 (326)                      ; 50 (50)            ; 385 (385)                     ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb                                                                                                                                                                                       ; ddr2_12_phy_alt_mem_phy_dgrb         ; work         ;
;                         |ddr2_12_phy_alt_mem_phy_dgwb:dgwb|                                                                          ; 74 (74)             ; 0 (0)        ; 0 (0)    ; 59 (59)     ; 55 (55)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 35 (35)                        ; 16 (16)            ; 39 (39)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgwb:dgwb                                                                                                                                                                                       ; ddr2_12_phy_alt_mem_phy_dgwb         ; work         ;
;                   |ddr2_12_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|                                                        ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 25 (25)     ; 42 (42)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 38 (38)            ; 5 (5)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp                                                                                                                                                                                                                                                    ; ddr2_12_phy_alt_mem_phy_write_dp_fr  ; work         ;
;       |ddr2_ctrl:ddr2_ctrl|                                                                                                          ; 826 (0)             ; 7 (0)        ; 0 (0)    ; 872 (0)     ; 748 (0)                   ; 0 (0)         ; 131072            ; 15   ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 543 (0)                        ; 535 (0)            ; 299 (0)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; ddr2_ctrl                            ; work         ;
;          |ddr2_ctrl_input:ddr2_ctrl_input|                                                                                           ; 671 (671)           ; 0 (0)        ; 0 (0)    ; 622 (622)   ; 372 (372)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 498 (498)                      ; 279 (279)          ; 177 (177)                     ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_input:ddr2_ctrl_input                                                                                                                                                                                                                                                                                                                                                                                                                         ; ddr2_ctrl_input                      ; work         ;
;          |ddr2_ctrl_output:ddr2_ctrl_output|                                                                                         ; 155 (41)            ; 7 (0)        ; 0 (0)    ; 251 (106)   ; 376 (149)                 ; 0 (0)         ; 131072            ; 15   ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 45 (27)                        ; 256 (133)          ; 123 (18)                      ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output                                                                                                                                                                                                                                                                                                                                                                                                                       ; ddr2_ctrl_output                     ; work         ;
;             |ddr2um_fifo:ddr2um_fifo|                                                                                                ; 48 (0)              ; 0 (0)        ; 0 (0)    ; 64 (0)      ; 105 (0)                   ; 0 (0)         ; 131072            ; 15   ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 60 (0)             ; 45 (0)                        ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo                                                                                                                                                                                                                                                                                                                                                                                               ; ddr2um_fifo                          ; work         ;
;                |dcfifo:dcfifo_component|                                                                                             ; 48 (0)              ; 0 (0)        ; 0 (0)    ; 64 (0)      ; 105 (0)                   ; 0 (0)         ; 131072            ; 15   ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 60 (0)             ; 45 (0)                        ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                       ; dcfifo                               ; work         ;
;                   |dcfifo_7bt1:auto_generated|                                                                                       ; 48 (5)              ; 0 (0)        ; 0 (0)    ; 64 (28)     ; 105 (33)                  ; 0 (0)         ; 131072            ; 15   ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 60 (27)            ; 45 (5)                        ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated                                                                                                                                                                                                                                                                                                                                            ; dcfifo_7bt1                          ; work         ;
;                      |a_graycounter_hhc:wrptr_g1p|                                                                                   ; 17 (17)             ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 16 (16)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|a_graycounter_hhc:wrptr_g1p                                                                                                                                                                                                                                                                                                                ; a_graycounter_hhc                    ; work         ;
;                      |a_graycounter_l37:rdptr_g1p|                                                                                   ; 18 (18)             ; 0 (0)        ; 0 (0)    ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 16 (16)                       ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|a_graycounter_l37:rdptr_g1p                                                                                                                                                                                                                                                                                                                ; a_graycounter_l37                    ; work         ;
;                      |alt_synch_pipe_9pl:rs_dgwp|                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 14 (0)      ; 22 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 17 (0)             ; 5 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                                                                                                                                                                                                                                 ; alt_synch_pipe_9pl                   ; work         ;
;                         |dffpipe_qe9:dffpipe12|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 14 (14)     ; 22 (22)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 17 (17)            ; 5 (5)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12                                                                                                                                                                                                                                                                                           ; dffpipe_qe9                          ; work         ;
;                      |alt_synch_pipe_apl:ws_dgrp|                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 12 (0)      ; 22 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 15 (0)             ; 7 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                                                                                                                                                                                                                                                 ; alt_synch_pipe_apl                   ; work         ;
;                         |dffpipe_re9:dffpipe16|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 22 (22)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 15 (15)            ; 7 (7)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16                                                                                                                                                                                                                                                                                           ; dffpipe_re9                          ; work         ;
;                      |altsyncram_h4d1:fifo_ram|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072            ; 15   ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram                                                                                                                                                                                                                                                                                                                   ; altsyncram_h4d1                      ; work         ;
;                      |cmpr_746:rdempty_eq_comp|                                                                                      ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|cmpr_746:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                   ; cmpr_746                             ; work         ;
;                      |cmpr_746:wrfull_eq_comp|                                                                                       ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|cmpr_746:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                    ; cmpr_746                             ; work         ;
;             |ddr2um_valid_fifo:ddr2um_valid_fifo|                                                                                    ; 33 (0)              ; 0 (0)        ; 0 (0)    ; 35 (0)      ; 55 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 27 (0)             ; 29 (0)                        ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:ddr2um_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                   ; ddr2um_valid_fifo                    ; work         ;
;                |dcfifo:dcfifo_component|                                                                                             ; 33 (0)              ; 0 (0)        ; 0 (0)    ; 35 (0)      ; 55 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 27 (0)             ; 29 (0)                        ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:ddr2um_valid_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                           ; dcfifo                               ; work         ;
;                   |dcfifo_r7t1:auto_generated|                                                                                       ; 33 (9)              ; 0 (0)        ; 0 (0)    ; 35 (14)     ; 55 (15)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (3)                          ; 27 (8)             ; 29 (7)                        ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:ddr2um_valid_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated                                                                                                                                                                                                                                                                                                                                ; dcfifo_r7t1                          ; work         ;
;                      |a_gray2bin_9db:wrptr_g_gray2bin|                                                                               ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:ddr2um_valid_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|a_gray2bin_9db:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                ; a_gray2bin_9db                       ; work         ;
;                      |a_gray2bin_9db:ws_dgrp_gray2bin|                                                                               ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:ddr2um_valid_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|a_gray2bin_9db:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                ; a_gray2bin_9db                       ; work         ;
;                      |a_graycounter_4gc:wrptr_g1p|                                                                                   ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 6 (6)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:ddr2um_valid_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|a_graycounter_4gc:wrptr_g1p                                                                                                                                                                                                                                                                                                    ; a_graycounter_4gc                    ; work         ;
;                      |a_graycounter_827:rdptr_g1p|                                                                                   ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:ddr2um_valid_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|a_graycounter_827:rdptr_g1p                                                                                                                                                                                                                                                                                                    ; a_graycounter_827                    ; work         ;
;                      |alt_synch_pipe_snl:rs_dgwp|                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 8 (0)       ; 10 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 9 (0)              ; 1 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:ddr2um_valid_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|alt_synch_pipe_snl:rs_dgwp                                                                                                                                                                                                                                                                                                     ; alt_synch_pipe_snl                   ; work         ;
;                         |dffpipe_dd9:dffpipe9|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 9 (9)              ; 1 (1)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:ddr2um_valid_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe9                                                                                                                                                                                                                                                                                ; dffpipe_dd9                          ; work         ;
;                      |alt_synch_pipe_tnl:ws_dgrp|                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 2 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:ddr2um_valid_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|alt_synch_pipe_tnl:ws_dgrp                                                                                                                                                                                                                                                                                                     ; alt_synch_pipe_tnl                   ; work         ;
;                         |dffpipe_ed9:dffpipe13|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:ddr2um_valid_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13                                                                                                                                                                                                                                                                               ; dffpipe_ed9                          ; work         ;
;                      |cmpr_q26:rdempty_eq_comp|                                                                                      ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 1 (1)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:ddr2um_valid_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|cmpr_q26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                       ; cmpr_q26                             ; work         ;
;                      |dffpipe_cd9:ws_brp|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 3 (3)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:ddr2um_valid_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|dffpipe_cd9:ws_brp                                                                                                                                                                                                                                                                                                             ; dffpipe_cd9                          ; work         ;
;                      |dffpipe_cd9:ws_bwp|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:ddr2um_valid_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|dffpipe_cd9:ws_bwp                                                                                                                                                                                                                                                                                                             ; dffpipe_cd9                          ; work         ;
;             |ddr2um_valid_fifo:rd_ddr2_size_fifo|                                                                                    ; 33 (0)              ; 7 (0)        ; 0 (0)    ; 47 (0)      ; 67 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (0)                          ; 36 (0)             ; 31 (0)                        ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo                                                                                                                                                                                                                                                                                                                                                                                   ; ddr2um_valid_fifo                    ; work         ;
;                |dcfifo:dcfifo_component|                                                                                             ; 33 (0)              ; 7 (0)        ; 0 (0)    ; 47 (0)      ; 67 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (0)                          ; 36 (0)             ; 31 (0)                        ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                           ; dcfifo                               ; work         ;
;                   |dcfifo_r7t1:auto_generated|                                                                                       ; 33 (12)             ; 7 (0)        ; 0 (0)    ; 47 (15)     ; 67 (16)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (5)                          ; 36 (9)             ; 31 (7)                        ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated                                                                                                                                                                                                                                                                                                                                ; dcfifo_r7t1                          ; work         ;
;                      |a_gray2bin_9db:wrptr_g_gray2bin|                                                                               ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|a_gray2bin_9db:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                ; a_gray2bin_9db                       ; work         ;
;                      |a_gray2bin_9db:ws_dgrp_gray2bin|                                                                               ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 2 (2)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|a_gray2bin_9db:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                ; a_gray2bin_9db                       ; work         ;
;                      |a_graycounter_4gc:wrptr_g1p|                                                                                   ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|a_graycounter_4gc:wrptr_g1p                                                                                                                                                                                                                                                                                                    ; a_graycounter_4gc                    ; work         ;
;                      |a_graycounter_827:rdptr_g1p|                                                                                   ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|a_graycounter_827:rdptr_g1p                                                                                                                                                                                                                                                                                                    ; a_graycounter_827                    ; work         ;
;                      |alt_synch_pipe_snl:rs_dgwp|                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (0)       ; 10 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 10 (0)             ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|alt_synch_pipe_snl:rs_dgwp                                                                                                                                                                                                                                                                                                     ; alt_synch_pipe_snl                   ; work         ;
;                         |dffpipe_dd9:dffpipe9|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 10 (10)            ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe9                                                                                                                                                                                                                                                                                ; dffpipe_dd9                          ; work         ;
;                      |alt_synch_pipe_tnl:ws_dgrp|                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (0)       ; 10 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 10 (0)             ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|alt_synch_pipe_tnl:ws_dgrp                                                                                                                                                                                                                                                                                                     ; alt_synch_pipe_tnl                   ; work         ;
;                         |dffpipe_ed9:dffpipe13|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 10 (10)            ; 0 (0)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13                                                                                                                                                                                                                                                                               ; dffpipe_ed9                          ; work         ;
;                      |dffpipe_cd9:ws_brp|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|dffpipe_cd9:ws_brp                                                                                                                                                                                                                                                                                                             ; dffpipe_cd9                          ; work         ;
;                      |dffpipe_cd9:ws_bwp|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|dffpipe_cd9:ws_bwp                                                                                                                                                                                                                                                                                                             ; dffpipe_cd9                          ; work         ;
;                      |dpram_5k71:fifo_lutram|                                                                                        ; 0 (0)               ; 7 (7)        ; 0 (0)    ; 10 (10)     ; 11 (11)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 7 (7)                         ; |netFPGAmini|ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|dpram_5k71:fifo_lutram                                                                                                                                                                                                                                                                                                         ; dpram_5k71                           ; work         ;
;    |input_ctrl:input_ctrl|                                                                                                           ; 107 (25)            ; 0 (0)        ; 0 (0)    ; 214 (167)   ; 356 (286)                 ; 0 (0)         ; 35648             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 23 (9)                         ; 264 (262)          ; 92 (24)                       ; |netFPGAmini|input_ctrl:input_ctrl                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; input_ctrl                           ; work         ;
;       |level2_256_139:level2_256_139|                                                                                                ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)      ; 39 (0)                    ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (0)                          ; 1 (0)              ; 38 (0)                        ; |netFPGAmini|input_ctrl:input_ctrl|level2_256_139:level2_256_139                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; level2_256_139                       ; work         ;
;          |scfifo:scfifo_component|                                                                                                   ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)      ; 39 (0)                    ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (0)                          ; 1 (0)              ; 38 (0)                        ; |netFPGAmini|input_ctrl:input_ctrl|level2_256_139:level2_256_139|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                     ; scfifo                               ; work         ;
;             |scfifo_i791:auto_generated|                                                                                             ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)      ; 39 (0)                    ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (0)                          ; 1 (0)              ; 38 (0)                        ; |netFPGAmini|input_ctrl:input_ctrl|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                          ; scfifo_i791                          ; work         ;
;                |a_dpfifo_pd91:dpfifo|                                                                                                ; 46 (23)             ; 0 (0)        ; 0 (0)    ; 29 (17)     ; 39 (16)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 1 (1)              ; 38 (15)                       ; |netFPGAmini|input_ctrl:input_ctrl|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo                                                                                                                                                                                                                                                                                                                                                                                     ; a_dpfifo_pd91                        ; work         ;
;                   |altsyncram_urn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|input_ctrl:input_ctrl|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|altsyncram_urn1:FIFOram                                                                                                                                                                                                                                                                                                                                                             ; altsyncram_urn1                      ; work         ;
;                   |cntr_hkb:rd_ptr_msb|                                                                                              ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |netFPGAmini|input_ctrl:input_ctrl|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|cntr_hkb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                 ; cntr_hkb                             ; work         ;
;                   |cntr_ikb:wr_ptr|                                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|input_ctrl:input_ctrl|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|cntr_ikb:wr_ptr                                                                                                                                                                                                                                                                                                                                                                     ; cntr_ikb                             ; work         ;
;                   |cntr_uk7:usedw_counter|                                                                                           ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|input_ctrl:input_ctrl|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|cntr_uk7:usedw_counter                                                                                                                                                                                                                                                                                                                                                              ; cntr_uk7                             ; work         ;
;       |rx_64_1:rx_64_1|                                                                                                              ; 36 (0)              ; 0 (0)        ; 0 (0)    ; 20 (0)      ; 31 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 1 (0)              ; 30 (0)                        ; |netFPGAmini|input_ctrl:input_ctrl|rx_64_1:rx_64_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; rx_64_1                              ; work         ;
;          |scfifo:scfifo_component|                                                                                                   ; 36 (0)              ; 0 (0)        ; 0 (0)    ; 20 (0)      ; 31 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 1 (0)              ; 30 (0)                        ; |netFPGAmini|input_ctrl:input_ctrl|rx_64_1:rx_64_1|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; scfifo                               ; work         ;
;             |scfifo_and1:auto_generated|                                                                                             ; 36 (0)              ; 0 (0)        ; 0 (0)    ; 20 (0)      ; 31 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 1 (0)              ; 30 (0)                        ; |netFPGAmini|input_ctrl:input_ctrl|rx_64_1:rx_64_1|scfifo:scfifo_component|scfifo_and1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                        ; scfifo_and1                          ; work         ;
;                |a_dpfifo_k1c1:dpfifo|                                                                                                ; 36 (19)             ; 0 (0)        ; 0 (0)    ; 20 (11)     ; 31 (14)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 1 (1)              ; 30 (13)                       ; |netFPGAmini|input_ctrl:input_ctrl|rx_64_1:rx_64_1|scfifo:scfifo_component|scfifo_and1:auto_generated|a_dpfifo_k1c1:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                   ; a_dpfifo_k1c1                        ; work         ;
;                   |altsyncram_pdp1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|input_ctrl:input_ctrl|rx_64_1:rx_64_1|scfifo:scfifo_component|scfifo_and1:auto_generated|a_dpfifo_k1c1:dpfifo|altsyncram_pdp1:FIFOram                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram_pdp1                      ; work         ;
;                   |cntr_fkb:rd_ptr_msb|                                                                                              ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 5 (5)                         ; |netFPGAmini|input_ctrl:input_ctrl|rx_64_1:rx_64_1|scfifo:scfifo_component|scfifo_and1:auto_generated|a_dpfifo_k1c1:dpfifo|cntr_fkb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                               ; cntr_fkb                             ; work         ;
;                   |cntr_gkb:wr_ptr|                                                                                                  ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|input_ctrl:input_ctrl|rx_64_1:rx_64_1|scfifo:scfifo_component|scfifo_and1:auto_generated|a_dpfifo_k1c1:dpfifo|cntr_gkb:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                   ; cntr_gkb                             ; work         ;
;                   |cntr_sk7:usedw_counter|                                                                                           ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|input_ctrl:input_ctrl|rx_64_1:rx_64_1|scfifo:scfifo_component|scfifo_and1:auto_generated|a_dpfifo_k1c1:dpfifo|cntr_sk7:usedw_counter                                                                                                                                                                                                                                                                                                                                                                            ; cntr_sk7                             ; work         ;
;    |nmac_crc_check:nmac_crc_check_0|                                                                                                 ; 946 (24)            ; 0 (0)        ; 0 (0)    ; 759 (141)   ; 862 (154)                 ; 0 (0)         ; 35648             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 373 (7)                        ; 283 (128)          ; 583 (17)                      ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; nmac_crc_check                       ; work         ;
;       |asy_256_139:asy_256_1391|                                                                                                     ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 72 (0)      ; 103 (0)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 48 (0)             ; 59 (0)                        ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; asy_256_139                          ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                   ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 72 (0)      ; 103 (0)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 48 (0)             ; 59 (0)                        ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                ; dcfifo                               ; work         ;
;             |dcfifo_opn1:auto_generated|                                                                                             ; 64 (12)             ; 0 (0)        ; 0 (0)    ; 72 (26)     ; 103 (27)                  ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (5)                         ; 48 (15)            ; 59 (12)                       ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                     ; dcfifo_opn1                          ; work         ;
;                |a_gray2bin_ddb:wrptr_g_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_ddb                       ; work         ;
;                |a_gray2bin_ddb:ws_dgrp_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_ddb                       ; work         ;
;                |a_graycounter_8gc:wrptr_g1p|                                                                                         ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 5 (5)              ; 13 (13)                       ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_8gc                    ; work         ;
;                |a_graycounter_c27:rdptr_g1p|                                                                                         ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 13 (13)                       ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_c27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_c27                    ; work         ;
;                |alt_synch_pipe_2ol:rs_dgwp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (0)             ; 4 (0)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_2ol                   ; work         ;
;                   |dffpipe_jd9:dffpipe6|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (14)            ; 4 (4)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_jd9                          ; work         ;
;                |alt_synch_pipe_3ol:ws_dgrp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 14 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (0)             ; 5 (0)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_3ol                   ; work         ;
;                   |dffpipe_kd9:dffpipe9|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 14 (14)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (13)            ; 5 (5)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_kd9                          ; work         ;
;                |altsyncram_66b1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_66b1                      ; work         ;
;                |cmpr_u26:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                            ; cmpr_u26                             ; work         ;
;                |cmpr_u26:wrfull_eq_comp|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                             ; cmpr_u26                             ; work         ;
;                |dffpipe_gd9:ws_brp|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_gd9                          ; work         ;
;                |dffpipe_gd9:ws_bwp|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 7 (7)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_gd9                          ; work         ;
;       |asy_64_1:asy_64_11|                                                                                                           ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 46 (0)      ; 70 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (0)                          ; 40 (0)             ; 30 (0)                        ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; asy_64_1                             ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                   ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 46 (0)      ; 70 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (0)                          ; 40 (0)             ; 30 (0)                        ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                      ; dcfifo                               ; work         ;
;             |dcfifo_tgn1:auto_generated|                                                                                             ; 34 (6)              ; 0 (0)        ; 0 (0)    ; 46 (19)     ; 70 (21)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (1)                          ; 40 (11)            ; 30 (8)                        ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                           ; dcfifo_tgn1                          ; work         ;
;                |a_graycounter_6gc:wrptr_g1p|                                                                                         ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 4 (4)              ; 8 (8)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|a_graycounter_6gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_6gc                    ; work         ;
;                |a_graycounter_a27:rdptr_g1p|                                                                                         ; 12 (12)             ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 1 (1)              ; 9 (9)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|a_graycounter_a27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_a27                    ; work         ;
;                |alt_synch_pipe_unl:rs_dgwp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (0)       ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (0)             ; 2 (0)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|alt_synch_pipe_unl:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_unl                   ; work         ;
;                   |dffpipe_fd9:dffpipe12|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (12)            ; 2 (2)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12                                                                                                                                                                                                                                                                                                                                                          ; dffpipe_fd9                          ; work         ;
;                |alt_synch_pipe_vnl:ws_dgrp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (0)       ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (0)             ; 2 (0)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|alt_synch_pipe_vnl:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_vnl                   ; work         ;
;                   |dffpipe_ld9:dffpipe15|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (12)            ; 2 (2)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_ld9:dffpipe15                                                                                                                                                                                                                                                                                                                                                          ; dffpipe_ld9                          ; work         ;
;                |altsyncram_ava1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|altsyncram_ava1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_ava1                      ; work         ;
;                |cmpr_s26:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|cmpr_s26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                  ; cmpr_s26                             ; work         ;
;                |cmpr_s26:wrfull_eq_comp|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|cmpr_s26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                   ; cmpr_s26                             ; work         ;
;       |check_ip:check_ip0|                                                                                                           ; 824 (0)             ; 0 (0)        ; 0 (0)    ; 611 (0)     ; 535 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 347 (0)                        ; 67 (0)             ; 478 (0)                       ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|check_ip:check_ip0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; check_ip                             ; work         ;
;          |check_ip_altcrc:check_ip_altcrc_inst|                                                                                      ; 824 (132)           ; 0 (0)        ; 0 (0)    ; 611 (128)   ; 535 (32)                  ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 347 (123)                      ; 67 (32)            ; 478 (9)                       ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|check_ip:check_ip0|check_ip_altcrc:check_ip_altcrc_inst                                                                                                                                                                                                                                                                                                                                                                                                                         ; check_ip_altcrc                      ; work         ;
;             |check_ip_altcrceop:check_ip_altcrceop_0|                                                                                ; 69 (69)             ; 0 (0)        ; 0 (0)    ; 50 (50)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 66 (66)                        ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|check_ip:check_ip0|check_ip_altcrc:check_ip_altcrc_inst|check_ip_altcrceop:check_ip_altcrceop_0                                                                                                                                                                                                                                                                                                                                                                                 ; check_ip_altcrceop                   ; work         ;
;             |check_ip_altcrcfeedbck:check_ip_altcrcfeedbck_0|                                                                        ; 89 (0)              ; 0 (0)        ; 0 (0)    ; 71 (0)      ; 64 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 29 (0)                         ; 0 (0)              ; 64 (0)                        ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|check_ip:check_ip0|check_ip_altcrc:check_ip_altcrc_inst|check_ip_altcrcfeedbck:check_ip_altcrcfeedbck_0                                                                                                                                                                                                                                                                                                                                                                         ; check_ip_altcrcfeedbck               ; work         ;
;                |check_ip_altcrcfeedbckExpr:check_ip_altcrcfeedbckpipe|                                                               ; 89 (89)             ; 0 (0)        ; 0 (0)    ; 71 (71)     ; 64 (64)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 29 (29)                        ; 0 (0)              ; 64 (64)                       ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|check_ip:check_ip0|check_ip_altcrc:check_ip_altcrc_inst|check_ip_altcrcfeedbck:check_ip_altcrcfeedbck_0|check_ip_altcrcfeedbckExpr:check_ip_altcrcfeedbckpipe                                                                                                                                                                                                                                                                                                                   ; check_ip_altcrcfeedbckExpr           ; work         ;
;             |check_ip_altcrcfeedfwd:check_ip_altcrcfeedfwd_0|                                                                        ; 321 (0)             ; 0 (0)        ; 0 (0)    ; 243 (7)     ; 233 (7)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 89 (0)                         ; 8 (5)              ; 235 (2)                       ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|check_ip:check_ip0|check_ip_altcrc:check_ip_altcrc_inst|check_ip_altcrcfeedfwd:check_ip_altcrcfeedfwd_0                                                                                                                                                                                                                                                                                                                                                                         ; check_ip_altcrcfeedfwd               ; work         ;
;                |check_ip_altcrcfeedfwdExpr:check_ip_altcrcfeedfwdpipe|                                                               ; 321 (321)           ; 0 (0)        ; 0 (0)    ; 236 (236)   ; 226 (226)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 89 (89)                        ; 3 (3)              ; 233 (233)                     ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|check_ip:check_ip0|check_ip_altcrc:check_ip_altcrc_inst|check_ip_altcrcfeedfwd:check_ip_altcrcfeedfwd_0|check_ip_altcrcfeedfwdExpr:check_ip_altcrcfeedfwdpipe                                                                                                                                                                                                                                                                                                                   ; check_ip_altcrcfeedfwdExpr           ; work         ;
;             |check_ip_altcrcipb:check_ip_altcrcipb_0|                                                                                ; 116 (116)           ; 0 (0)        ; 0 (0)    ; 138 (138)   ; 135 (135)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (10)                        ; 25 (25)            ; 111 (111)                     ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|check_ip:check_ip0|check_ip_altcrc:check_ip_altcrc_inst|check_ip_altcrcipb:check_ip_altcrcipb_0                                                                                                                                                                                                                                                                                                                                                                                 ; check_ip_altcrcipb                   ; work         ;
;             |check_ip_altcrcscale:check_ip_altcrcscale_0|                                                                            ; 97 (0)              ; 0 (0)        ; 0 (0)    ; 66 (0)      ; 69 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 30 (0)                         ; 2 (0)              ; 67 (0)                        ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|check_ip:check_ip0|check_ip_altcrc:check_ip_altcrc_inst|check_ip_altcrcscale:check_ip_altcrcscale_0                                                                                                                                                                                                                                                                                                                                                                             ; check_ip_altcrcscale                 ; work         ;
;                |check_ip_altcrcscaleExpr:check_ip_altcrcscalepipe|                                                                   ; 97 (97)             ; 0 (0)        ; 0 (0)    ; 66 (66)     ; 69 (69)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 30 (30)                        ; 2 (2)              ; 67 (67)                       ; |netFPGAmini|nmac_crc_check:nmac_crc_check_0|check_ip:check_ip0|check_ip_altcrc:check_ip_altcrc_inst|check_ip_altcrcscale:check_ip_altcrcscale_0|check_ip_altcrcscaleExpr:check_ip_altcrcscalepipe                                                                                                                                                                                                                                                                                                                           ; check_ip_altcrcscaleExpr             ; work         ;
;    |output_ctrl:output_ctrl|                                                                                                         ; 133 (55)            ; 0 (0)        ; 0 (0)    ; 161 (112)   ; 236 (170)                 ; 0 (0)         ; 35232             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 34 (21)                        ; 138 (136)          ; 99 (34)                       ; |netFPGAmini|output_ctrl:output_ctrl                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; output_ctrl                          ; work         ;
;       |input2output_128_139:input2output_128_139|                                                                                    ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 28 (0)      ; 39 (0)                    ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (0)                          ; 1 (0)              ; 39 (0)                        ; |netFPGAmini|output_ctrl:output_ctrl|input2output_128_139:input2output_128_139                                                                                                                                                                                                                                                                                                                                                                                                                                               ; input2output_128_139                 ; work         ;
;          |scfifo:scfifo_component|                                                                                                   ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 28 (0)      ; 39 (0)                    ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (0)                          ; 1 (0)              ; 39 (0)                        ; |netFPGAmini|output_ctrl:output_ctrl|input2output_128_139:input2output_128_139|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                       ; scfifo                               ; work         ;
;             |scfifo_i791:auto_generated|                                                                                             ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 28 (0)      ; 39 (0)                    ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (0)                          ; 1 (0)              ; 39 (0)                        ; |netFPGAmini|output_ctrl:output_ctrl|input2output_128_139:input2output_128_139|scfifo:scfifo_component|scfifo_i791:auto_generated                                                                                                                                                                                                                                                                                                                                                                                            ; scfifo_i791                          ; work         ;
;                |a_dpfifo_pd91:dpfifo|                                                                                                ; 46 (23)             ; 0 (0)        ; 0 (0)    ; 28 (16)     ; 39 (16)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 1 (1)              ; 39 (16)                       ; |netFPGAmini|output_ctrl:output_ctrl|input2output_128_139:input2output_128_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo                                                                                                                                                                                                                                                                                                                                                                       ; a_dpfifo_pd91                        ; work         ;
;                   |altsyncram_urn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|output_ctrl:output_ctrl|input2output_128_139:input2output_128_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|altsyncram_urn1:FIFOram                                                                                                                                                                                                                                                                                                                                               ; altsyncram_urn1                      ; work         ;
;                   |cntr_hkb:rd_ptr_msb|                                                                                              ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |netFPGAmini|output_ctrl:output_ctrl|input2output_128_139:input2output_128_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|cntr_hkb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                   ; cntr_hkb                             ; work         ;
;                   |cntr_ikb:wr_ptr|                                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|output_ctrl:output_ctrl|input2output_128_139:input2output_128_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|cntr_ikb:wr_ptr                                                                                                                                                                                                                                                                                                                                                       ; cntr_ikb                             ; work         ;
;                   |cntr_uk7:usedw_counter|                                                                                           ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|output_ctrl:output_ctrl|input2output_128_139:input2output_128_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|cntr_uk7:usedw_counter                                                                                                                                                                                                                                                                                                                                                ; cntr_uk7                             ; work         ;
;       |rule_32_30_fifo:rule_32_30|                                                                                                   ; 32 (0)              ; 0 (0)        ; 0 (0)    ; 21 (0)      ; 27 (0)                    ; 0 (0)         ; 672               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 1 (0)              ; 26 (0)                        ; |netFPGAmini|output_ctrl:output_ctrl|rule_32_30_fifo:rule_32_30                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; rule_32_30_fifo                      ; work         ;
;          |scfifo:scfifo_component|                                                                                                   ; 32 (0)              ; 0 (0)        ; 0 (0)    ; 21 (0)      ; 27 (0)                    ; 0 (0)         ; 672               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 1 (0)              ; 26 (0)                        ; |netFPGAmini|output_ctrl:output_ctrl|rule_32_30_fifo:rule_32_30|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                      ; scfifo                               ; work         ;
;             |scfifo_v4a1:auto_generated|                                                                                             ; 32 (0)              ; 0 (0)        ; 0 (0)    ; 21 (0)      ; 27 (0)                    ; 0 (0)         ; 672               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 1 (0)              ; 26 (0)                        ; |netFPGAmini|output_ctrl:output_ctrl|rule_32_30_fifo:rule_32_30|scfifo:scfifo_component|scfifo_v4a1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                           ; scfifo_v4a1                          ; work         ;
;                |a_dpfifo_6ba1:dpfifo|                                                                                                ; 32 (18)             ; 0 (0)        ; 0 (0)    ; 21 (13)     ; 27 (13)                   ; 0 (0)         ; 672               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 1 (1)              ; 26 (12)                       ; |netFPGAmini|output_ctrl:output_ctrl|rule_32_30_fifo:rule_32_30|scfifo:scfifo_component|scfifo_v4a1:auto_generated|a_dpfifo_6ba1:dpfifo                                                                                                                                                                                                                                                                                                                                                                                      ; a_dpfifo_6ba1                        ; work         ;
;                   |altsyncram_kkn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 672               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|output_ctrl:output_ctrl|rule_32_30_fifo:rule_32_30|scfifo:scfifo_component|scfifo_v4a1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_kkn1:FIFOram                                                                                                                                                                                                                                                                                                                                                              ; altsyncram_kkn1                      ; work         ;
;                   |cntr_ekb:rd_ptr_msb|                                                                                              ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|output_ctrl:output_ctrl|rule_32_30_fifo:rule_32_30|scfifo:scfifo_component|scfifo_v4a1:auto_generated|a_dpfifo_6ba1:dpfifo|cntr_ekb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                  ; cntr_ekb                             ; work         ;
;                   |cntr_fkb:wr_ptr|                                                                                                  ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 5 (5)                         ; |netFPGAmini|output_ctrl:output_ctrl|rule_32_30_fifo:rule_32_30|scfifo:scfifo_component|scfifo_v4a1:auto_generated|a_dpfifo_6ba1:dpfifo|cntr_fkb:wr_ptr                                                                                                                                                                                                                                                                                                                                                                      ; cntr_fkb                             ; work         ;
;                   |cntr_rk7:usedw_counter|                                                                                           ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 5 (5)                         ; |netFPGAmini|output_ctrl:output_ctrl|rule_32_30_fifo:rule_32_30|scfifo:scfifo_component|scfifo_v4a1:auto_generated|a_dpfifo_6ba1:dpfifo|cntr_rk7:usedw_counter                                                                                                                                                                                                                                                                                                                                                               ; cntr_rk7                             ; work         ;
;    |pll_clk:pll_clk|                                                                                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|pll_clk:pll_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; pll_clk                              ; work         ;
;       |pll_0:pll_0|                                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|pll_clk:pll_clk|pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; pll_0                                ; work         ;
;          |altpll:altpll_component|                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altpll                               ; work         ;
;             |pll_0_altpll:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                 ; pll_0_altpll                         ; work         ;
;    |rx_crc:rx_crc|                                                                                                                   ; 2469 (873)          ; 0 (0)        ; 0 (0)    ; 2088 (609)  ; 2235 (319)                ; 0 (0)         ; 285184            ; 40   ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 988 (512)                      ; 773 (0)            ; 1505 (361)                    ; |netFPGAmini|rx_crc:rx_crc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; rx_crc                               ; work         ;
;       |asyn_256_139:asyn_256_1390|                                                                                                   ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 62 (0)      ; 103 (0)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (0)                          ; 48 (0)             ; 58 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1390                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; asyn_256_139                         ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                   ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 62 (0)      ; 103 (0)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (0)                          ; 48 (0)             ; 58 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1390|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                ; dcfifo                               ; work         ;
;             |dcfifo_opn1:auto_generated|                                                                                             ; 64 (13)             ; 0 (0)        ; 0 (0)    ; 62 (22)     ; 103 (27)                  ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (6)                          ; 48 (16)            ; 58 (7)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1390|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ; dcfifo_opn1                          ; work         ;
;                |a_gray2bin_ddb:wrptr_g_gray2bin|                                                                                     ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1390|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_ddb                       ; work         ;
;                |a_gray2bin_ddb:ws_dgrp_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1390|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_ddb                       ; work         ;
;                |a_graycounter_8gc:wrptr_g1p|                                                                                         ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 14 (14)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1390|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_8gc                    ; work         ;
;                |a_graycounter_c27:rdptr_g1p|                                                                                         ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 15 (15)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1390|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_c27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_c27                    ; work         ;
;                |alt_synch_pipe_2ol:rs_dgwp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 16 (0)             ; 2 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1390|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_2ol                   ; work         ;
;                   |dffpipe_jd9:dffpipe6|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 16 (16)            ; 2 (2)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1390|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_jd9                          ; work         ;
;                |alt_synch_pipe_3ol:ws_dgrp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 15 (0)             ; 3 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1390|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_3ol                   ; work         ;
;                   |dffpipe_kd9:dffpipe9|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 15 (15)            ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1390|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_kd9                          ; work         ;
;                |altsyncram_66b1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1390|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_66b1                      ; work         ;
;                |cmpr_u26:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1390|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                            ; cmpr_u26                             ; work         ;
;                |cmpr_u26:wrfull_eq_comp|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1390|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                             ; cmpr_u26                             ; work         ;
;                |dffpipe_gd9:ws_brp|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 7 (7)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1390|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_gd9                          ; work         ;
;                |dffpipe_gd9:ws_bwp|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1390|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_gd9                          ; work         ;
;       |asyn_256_139:asyn_256_1391|                                                                                                   ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 71 (0)      ; 103 (0)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (0)                         ; 49 (0)             ; 54 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1391                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; asyn_256_139                         ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                   ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 71 (0)      ; 103 (0)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (0)                         ; 49 (0)             ; 54 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                ; dcfifo                               ; work         ;
;             |dcfifo_opn1:auto_generated|                                                                                             ; 64 (12)             ; 0 (0)        ; 0 (0)    ; 71 (25)     ; 103 (27)                  ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (7)                         ; 49 (16)            ; 54 (8)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ; dcfifo_opn1                          ; work         ;
;                |a_gray2bin_ddb:wrptr_g_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_ddb                       ; work         ;
;                |a_gray2bin_ddb:ws_dgrp_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 7 (7)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_ddb                       ; work         ;
;                |a_graycounter_8gc:wrptr_g1p|                                                                                         ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 14 (14)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 15 (15)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_8gc                    ; work         ;
;                |a_graycounter_c27:rdptr_g1p|                                                                                         ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 13 (13)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_c27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_c27                    ; work         ;
;                |alt_synch_pipe_2ol:rs_dgwp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 15 (0)             ; 3 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_2ol                   ; work         ;
;                   |dffpipe_jd9:dffpipe6|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 15 (15)            ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_jd9                          ; work         ;
;                |alt_synch_pipe_3ol:ws_dgrp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 13 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (0)             ; 5 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_3ol                   ; work         ;
;                   |dffpipe_kd9:dffpipe9|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 13 (13)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (13)            ; 5 (5)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_kd9                          ; work         ;
;                |altsyncram_66b1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_66b1                      ; work         ;
;                |cmpr_u26:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                            ; cmpr_u26                             ; work         ;
;                |cmpr_u26:wrfull_eq_comp|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                             ; cmpr_u26                             ; work         ;
;                |dffpipe_gd9:ws_brp|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 7 (7)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_gd9                          ; work         ;
;                |dffpipe_gd9:ws_bwp|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 7 (7)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_gd9                          ; work         ;
;       |asyn_256_139:asyn_256_1392|                                                                                                   ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 72 (0)      ; 103 (0)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 14 (0)                         ; 45 (0)             ; 59 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1392                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; asyn_256_139                         ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                   ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 72 (0)      ; 103 (0)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 14 (0)                         ; 45 (0)             ; 59 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                ; dcfifo                               ; work         ;
;             |dcfifo_opn1:auto_generated|                                                                                             ; 64 (12)             ; 0 (0)        ; 0 (0)    ; 72 (29)     ; 103 (27)                  ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 14 (8)                         ; 45 (16)            ; 59 (10)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ; dcfifo_opn1                          ; work         ;
;                |a_gray2bin_ddb:wrptr_g_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_ddb                       ; work         ;
;                |a_gray2bin_ddb:ws_dgrp_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_ddb                       ; work         ;
;                |a_graycounter_8gc:wrptr_g1p|                                                                                         ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 14 (14)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 3 (3)              ; 14 (14)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_8gc                    ; work         ;
;                |a_graycounter_c27:rdptr_g1p|                                                                                         ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 14 (14)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_c27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_c27                    ; work         ;
;                |alt_synch_pipe_2ol:rs_dgwp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (0)             ; 4 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_2ol                   ; work         ;
;                   |dffpipe_jd9:dffpipe6|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (14)            ; 4 (4)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_jd9                          ; work         ;
;                |alt_synch_pipe_3ol:ws_dgrp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 7 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_3ol                   ; work         ;
;                   |dffpipe_kd9:dffpipe9|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 7 (7)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_kd9                          ; work         ;
;                |altsyncram_66b1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_66b1                      ; work         ;
;                |cmpr_u26:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                            ; cmpr_u26                             ; work         ;
;                |cmpr_u26:wrfull_eq_comp|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                             ; cmpr_u26                             ; work         ;
;                |dffpipe_gd9:ws_brp|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_gd9                          ; work         ;
;                |dffpipe_gd9:ws_bwp|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 7 (7)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_gd9                          ; work         ;
;       |asyn_256_139:asyn_256_1393|                                                                                                   ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 72 (0)      ; 103 (0)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 53 (0)             ; 55 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1393                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; asyn_256_139                         ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                   ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 72 (0)      ; 103 (0)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 53 (0)             ; 55 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                ; dcfifo                               ; work         ;
;             |dcfifo_opn1:auto_generated|                                                                                             ; 64 (12)             ; 0 (0)        ; 0 (0)    ; 72 (26)     ; 103 (27)                  ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (1)                         ; 53 (20)            ; 55 (12)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ; dcfifo_opn1                          ; work         ;
;                |a_gray2bin_ddb:wrptr_g_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 5 (5)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_ddb                       ; work         ;
;                |a_gray2bin_ddb:ws_dgrp_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_ddb                       ; work         ;
;                |a_graycounter_8gc:wrptr_g1p|                                                                                         ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 16 (16)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 4 (4)              ; 12 (12)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_8gc                    ; work         ;
;                |a_graycounter_c27:rdptr_g1p|                                                                                         ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 12 (12)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_c27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_c27                    ; work         ;
;                |alt_synch_pipe_2ol:rs_dgwp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 16 (0)             ; 2 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_2ol                   ; work         ;
;                   |dffpipe_jd9:dffpipe6|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 16 (16)            ; 2 (2)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_jd9                          ; work         ;
;                |alt_synch_pipe_3ol:ws_dgrp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (0)             ; 6 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_3ol                   ; work         ;
;                   |dffpipe_kd9:dffpipe9|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (12)            ; 6 (6)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_kd9                          ; work         ;
;                |altsyncram_66b1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_66b1                      ; work         ;
;                |cmpr_u26:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                            ; cmpr_u26                             ; work         ;
;                |cmpr_u26:wrfull_eq_comp|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                             ; cmpr_u26                             ; work         ;
;                |dffpipe_gd9:ws_brp|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_gd9                          ; work         ;
;                |dffpipe_gd9:ws_bwp|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 7 (7)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_gd9                          ; work         ;
;       |asyn_256_139:asyn_256_1394|                                                                                                   ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 68 (0)      ; 103 (0)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 52 (0)             ; 52 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1394                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; asyn_256_139                         ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                   ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 68 (0)      ; 103 (0)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 52 (0)             ; 52 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1394|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                ; dcfifo                               ; work         ;
;             |dcfifo_opn1:auto_generated|                                                                                             ; 64 (12)             ; 0 (0)        ; 0 (0)    ; 68 (26)     ; 103 (27)                  ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (7)                         ; 52 (22)            ; 52 (5)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1394|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ; dcfifo_opn1                          ; work         ;
;                |a_gray2bin_ddb:wrptr_g_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1394|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_ddb                       ; work         ;
;                |a_gray2bin_ddb:ws_dgrp_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1394|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_ddb                       ; work         ;
;                |a_graycounter_8gc:wrptr_g1p|                                                                                         ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 14 (14)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1394|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_8gc                    ; work         ;
;                |a_graycounter_c27:rdptr_g1p|                                                                                         ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 14 (14)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1394|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_c27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_c27                    ; work         ;
;                |alt_synch_pipe_2ol:rs_dgwp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (0)             ; 4 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1394|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_2ol                   ; work         ;
;                   |dffpipe_jd9:dffpipe6|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (14)            ; 4 (4)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1394|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_jd9                          ; work         ;
;                |alt_synch_pipe_3ol:ws_dgrp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (0)             ; 5 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1394|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_3ol                   ; work         ;
;                   |dffpipe_kd9:dffpipe9|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (13)            ; 5 (5)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1394|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_kd9                          ; work         ;
;                |altsyncram_66b1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1394|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_66b1                      ; work         ;
;                |cmpr_u26:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1394|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                            ; cmpr_u26                             ; work         ;
;                |cmpr_u26:wrfull_eq_comp|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1394|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                             ; cmpr_u26                             ; work         ;
;                |dffpipe_gd9:ws_brp|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1394|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_gd9                          ; work         ;
;                |dffpipe_gd9:ws_bwp|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 5 (5)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1394|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_gd9                          ; work         ;
;       |asyn_256_139:asyn_256_1395|                                                                                                   ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 64 (0)      ; 103 (0)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 11 (0)                         ; 48 (0)             ; 56 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1395                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; asyn_256_139                         ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                   ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 64 (0)      ; 103 (0)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 11 (0)                         ; 48 (0)             ; 56 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1395|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                ; dcfifo                               ; work         ;
;             |dcfifo_opn1:auto_generated|                                                                                             ; 64 (12)             ; 0 (0)        ; 0 (0)    ; 64 (28)     ; 103 (27)                  ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 11 (8)                         ; 48 (21)            ; 56 (4)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1395|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ; dcfifo_opn1                          ; work         ;
;                |a_gray2bin_ddb:wrptr_g_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1395|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_ddb                       ; work         ;
;                |a_gray2bin_ddb:ws_dgrp_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1395|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_ddb                       ; work         ;
;                |a_graycounter_8gc:wrptr_g1p|                                                                                         ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 14 (14)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1395|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_8gc                    ; work         ;
;                |a_graycounter_c27:rdptr_g1p|                                                                                         ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 15 (15)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1395|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_c27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_c27                    ; work         ;
;                |alt_synch_pipe_2ol:rs_dgwp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (0)             ; 4 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1395|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_2ol                   ; work         ;
;                   |dffpipe_jd9:dffpipe6|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (14)            ; 4 (4)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1395|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_jd9                          ; work         ;
;                |alt_synch_pipe_3ol:ws_dgrp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 7 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1395|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_3ol                   ; work         ;
;                   |dffpipe_kd9:dffpipe9|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 7 (7)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1395|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_kd9                          ; work         ;
;                |altsyncram_66b1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1395|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_66b1                      ; work         ;
;                |cmpr_u26:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1395|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                            ; cmpr_u26                             ; work         ;
;                |cmpr_u26:wrfull_eq_comp|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1395|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                             ; cmpr_u26                             ; work         ;
;                |dffpipe_gd9:ws_brp|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1395|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_gd9                          ; work         ;
;                |dffpipe_gd9:ws_bwp|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 6 (6)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1395|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_gd9                          ; work         ;
;       |asyn_256_139:asyn_256_1396|                                                                                                   ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 61 (0)      ; 103 (0)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 51 (0)             ; 52 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1396                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; asyn_256_139                         ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                   ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 61 (0)      ; 103 (0)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 51 (0)             ; 52 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1396|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                ; dcfifo                               ; work         ;
;             |dcfifo_opn1:auto_generated|                                                                                             ; 64 (12)             ; 0 (0)        ; 0 (0)    ; 61 (24)     ; 103 (27)                  ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (8)                         ; 51 (20)            ; 52 (4)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1396|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ; dcfifo_opn1                          ; work         ;
;                |a_gray2bin_ddb:wrptr_g_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1396|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_ddb                       ; work         ;
;                |a_gray2bin_ddb:ws_dgrp_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1396|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_ddb                       ; work         ;
;                |a_graycounter_8gc:wrptr_g1p|                                                                                         ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 14 (14)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1396|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_8gc                    ; work         ;
;                |a_graycounter_c27:rdptr_g1p|                                                                                         ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 14 (14)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1396|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_c27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_c27                    ; work         ;
;                |alt_synch_pipe_2ol:rs_dgwp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 12 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (0)             ; 4 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1396|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_2ol                   ; work         ;
;                   |dffpipe_jd9:dffpipe6|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (14)            ; 4 (4)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1396|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_jd9                          ; work         ;
;                |alt_synch_pipe_3ol:ws_dgrp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (0)             ; 4 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1396|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_3ol                   ; work         ;
;                   |dffpipe_kd9:dffpipe9|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (14)            ; 4 (4)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1396|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_kd9                          ; work         ;
;                |altsyncram_66b1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1396|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_66b1                      ; work         ;
;                |cmpr_u26:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1396|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                            ; cmpr_u26                             ; work         ;
;                |cmpr_u26:wrfull_eq_comp|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1396|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                             ; cmpr_u26                             ; work         ;
;                |dffpipe_gd9:ws_brp|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 7 (7)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1396|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_gd9                          ; work         ;
;                |dffpipe_gd9:ws_bwp|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 6 (6)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1396|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_gd9                          ; work         ;
;       |asyn_256_139:asyn_256_1397|                                                                                                   ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 65 (0)      ; 103 (0)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 49 (0)             ; 54 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1397                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; asyn_256_139                         ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                   ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 65 (0)      ; 103 (0)                   ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 49 (0)             ; 54 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1397|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                ; dcfifo                               ; work         ;
;             |dcfifo_opn1:auto_generated|                                                                                             ; 64 (12)             ; 0 (0)        ; 0 (0)    ; 65 (25)     ; 103 (27)                  ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (8)                         ; 49 (20)            ; 54 (4)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1397|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ; dcfifo_opn1                          ; work         ;
;                |a_gray2bin_ddb:wrptr_g_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 7 (7)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1397|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_ddb                       ; work         ;
;                |a_gray2bin_ddb:ws_dgrp_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1397|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                     ; a_gray2bin_ddb                       ; work         ;
;                |a_graycounter_8gc:wrptr_g1p|                                                                                         ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 15 (15)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1397|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_8gc                    ; work         ;
;                |a_graycounter_c27:rdptr_g1p|                                                                                         ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 14 (14)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 15 (15)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1397|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_c27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                         ; a_graycounter_c27                    ; work         ;
;                |alt_synch_pipe_2ol:rs_dgwp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (0)             ; 4 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1397|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_2ol                   ; work         ;
;                   |dffpipe_jd9:dffpipe6|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (14)            ; 4 (4)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1397|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_jd9                          ; work         ;
;                |alt_synch_pipe_3ol:ws_dgrp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (0)             ; 5 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1397|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                          ; alt_synch_pipe_3ol                   ; work         ;
;                   |dffpipe_kd9:dffpipe9|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (13)            ; 5 (5)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1397|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                     ; dffpipe_kd9                          ; work         ;
;                |altsyncram_66b1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 35584             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1397|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_66b1                      ; work         ;
;                |cmpr_u26:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1397|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                            ; cmpr_u26                             ; work         ;
;                |cmpr_u26:wrfull_eq_comp|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1397|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                             ; cmpr_u26                             ; work         ;
;                |dffpipe_gd9:ws_brp|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1397|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_gd9                          ; work         ;
;                |dffpipe_gd9:ws_bwp|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 6 (6)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_256_139:asyn_256_1397|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                  ; dffpipe_gd9                          ; work         ;
;       |asyn_64_1:asyn_64_10|                                                                                                         ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 44 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 37 (0)             ; 32 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_10                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; asyn_64_1                            ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                   ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 44 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 37 (0)             ; 32 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_10|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; dcfifo                               ; work         ;
;             |dcfifo_r9o1:auto_generated|                                                                                             ; 34 (6)              ; 0 (0)        ; 0 (0)    ; 44 (17)     ; 69 (21)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 37 (11)            ; 32 (6)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_10|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                           ; dcfifo_r9o1                          ; work         ;
;                |a_graycounter_6gc:wrptr_g1p|                                                                                         ; 11 (11)             ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 11 (11)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_10|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_6gc                    ; work         ;
;                |a_graycounter_a27:rdptr_g1p|                                                                                         ; 12 (12)             ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 1 (1)              ; 10 (10)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_10|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_a27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_a27                    ; work         ;
;                |alt_synch_pipe_4ol:rs_dgwp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 3 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_10|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_4ol                   ; work         ;
;                   |dffpipe_nd9:dffpipe6|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_10|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp|dffpipe_nd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_nd9                          ; work         ;
;                |alt_synch_pipe_5ol:ws_dgrp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (0)       ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (0)             ; 1 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_10|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_5ol                   ; work         ;
;                   |dffpipe_od9:dffpipe9|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (13)            ; 1 (1)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_10|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_od9                          ; work         ;
;                |altsyncram_ava1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_10|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_ava1                      ; work         ;
;                |cmpr_s26:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_10|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                  ; cmpr_s26                             ; work         ;
;                |cmpr_s26:wrfull_eq_comp|                                                                                             ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_10|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                   ; cmpr_s26                             ; work         ;
;       |asyn_64_1:asyn_64_11|                                                                                                         ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 49 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 37 (0)             ; 35 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_11                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; asyn_64_1                            ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                   ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 49 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 37 (0)             ; 35 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; dcfifo                               ; work         ;
;             |dcfifo_r9o1:auto_generated|                                                                                             ; 34 (6)              ; 0 (0)        ; 0 (0)    ; 49 (20)     ; 69 (21)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (2)                          ; 37 (11)            ; 35 (10)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                           ; dcfifo_r9o1                          ; work         ;
;                |a_graycounter_6gc:wrptr_g1p|                                                                                         ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 11 (11)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_6gc                    ; work         ;
;                |a_graycounter_a27:rdptr_g1p|                                                                                         ; 12 (12)             ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 11 (11)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_a27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_a27                    ; work         ;
;                |alt_synch_pipe_4ol:rs_dgwp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 3 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_4ol                   ; work         ;
;                   |dffpipe_nd9:dffpipe6|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp|dffpipe_nd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_nd9                          ; work         ;
;                |alt_synch_pipe_5ol:ws_dgrp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 12 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 3 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_5ol                   ; work         ;
;                   |dffpipe_od9:dffpipe9|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_od9                          ; work         ;
;                |altsyncram_ava1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_ava1                      ; work         ;
;                |cmpr_s26:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 1 (1)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                  ; cmpr_s26                             ; work         ;
;                |cmpr_s26:wrfull_eq_comp|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                   ; cmpr_s26                             ; work         ;
;       |asyn_64_1:asyn_64_12|                                                                                                         ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 49 (0)      ; 70 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 45 (0)             ; 26 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_12                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; asyn_64_1                            ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                   ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 49 (0)      ; 70 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 45 (0)             ; 26 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; dcfifo                               ; work         ;
;             |dcfifo_r9o1:auto_generated|                                                                                             ; 34 (6)              ; 0 (0)        ; 0 (0)    ; 49 (17)     ; 70 (21)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (1)                         ; 45 (14)            ; 26 (6)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                           ; dcfifo_r9o1                          ; work         ;
;                |a_graycounter_6gc:wrptr_g1p|                                                                                         ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 6 (6)              ; 6 (6)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_6gc                    ; work         ;
;                |a_graycounter_a27:rdptr_g1p|                                                                                         ; 12 (12)             ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 1 (1)              ; 10 (10)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_a27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_a27                    ; work         ;
;                |alt_synch_pipe_4ol:rs_dgwp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 12 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (0)             ; 2 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_4ol                   ; work         ;
;                   |dffpipe_nd9:dffpipe6|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (12)            ; 2 (2)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp|dffpipe_nd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_nd9                          ; work         ;
;                |alt_synch_pipe_5ol:ws_dgrp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (0)             ; 2 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_5ol                   ; work         ;
;                   |dffpipe_od9:dffpipe9|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (12)            ; 2 (2)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_od9                          ; work         ;
;                |altsyncram_ava1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_ava1                      ; work         ;
;                |cmpr_s26:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                  ; cmpr_s26                             ; work         ;
;                |cmpr_s26:wrfull_eq_comp|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                   ; cmpr_s26                             ; work         ;
;       |asyn_64_1:asyn_64_13|                                                                                                         ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 43 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (0)                          ; 43 (0)             ; 26 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_13                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; asyn_64_1                            ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                   ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 43 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (0)                          ; 43 (0)             ; 26 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; dcfifo                               ; work         ;
;             |dcfifo_r9o1:auto_generated|                                                                                             ; 34 (6)              ; 0 (0)        ; 0 (0)    ; 43 (14)     ; 69 (21)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (1)                          ; 43 (12)            ; 26 (6)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                           ; dcfifo_r9o1                          ; work         ;
;                |a_graycounter_6gc:wrptr_g1p|                                                                                         ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 4 (4)              ; 6 (6)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_6gc                    ; work         ;
;                |a_graycounter_a27:rdptr_g1p|                                                                                         ; 12 (12)             ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 1 (1)              ; 10 (10)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_a27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_a27                    ; work         ;
;                |alt_synch_pipe_4ol:rs_dgwp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (0)             ; 2 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_4ol                   ; work         ;
;                   |dffpipe_nd9:dffpipe6|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (12)            ; 2 (2)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp|dffpipe_nd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_nd9                          ; work         ;
;                |alt_synch_pipe_5ol:ws_dgrp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (0)             ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_5ol                   ; work         ;
;                   |dffpipe_od9:dffpipe9|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (14)            ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_od9                          ; work         ;
;                |altsyncram_ava1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_ava1                      ; work         ;
;                |cmpr_s26:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 2 (2)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                  ; cmpr_s26                             ; work         ;
;                |cmpr_s26:wrfull_eq_comp|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                   ; cmpr_s26                             ; work         ;
;       |asyn_64_1:asyn_64_14|                                                                                                         ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 40 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 38 (0)             ; 32 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_14                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; asyn_64_1                            ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                   ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 40 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 38 (0)             ; 32 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_14|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; dcfifo                               ; work         ;
;             |dcfifo_r9o1:auto_generated|                                                                                             ; 34 (6)              ; 0 (0)        ; 0 (0)    ; 40 (13)     ; 69 (21)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (1)                          ; 38 (13)            ; 32 (6)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_14|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                           ; dcfifo_r9o1                          ; work         ;
;                |a_graycounter_6gc:wrptr_g1p|                                                                                         ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 10 (10)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_14|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_6gc                    ; work         ;
;                |a_graycounter_a27:rdptr_g1p|                                                                                         ; 12 (12)             ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 11 (11)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_14|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_a27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_a27                    ; work         ;
;                |alt_synch_pipe_4ol:rs_dgwp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (0)       ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (0)             ; 2 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_14|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_4ol                   ; work         ;
;                   |dffpipe_nd9:dffpipe6|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (12)            ; 2 (2)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_14|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp|dffpipe_nd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_nd9                          ; work         ;
;                |alt_synch_pipe_5ol:ws_dgrp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (0)       ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 3 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_14|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_5ol                   ; work         ;
;                   |dffpipe_od9:dffpipe9|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_14|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_od9                          ; work         ;
;                |altsyncram_ava1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_14|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_ava1                      ; work         ;
;                |cmpr_s26:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 2 (2)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_14|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                  ; cmpr_s26                             ; work         ;
;                |cmpr_s26:wrfull_eq_comp|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_14|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                   ; cmpr_s26                             ; work         ;
;       |asyn_64_1:asyn_64_15|                                                                                                         ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 44 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 34 (0)             ; 36 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_15                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; asyn_64_1                            ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                   ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 44 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 34 (0)             ; 36 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_15|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; dcfifo                               ; work         ;
;             |dcfifo_r9o1:auto_generated|                                                                                             ; 34 (6)              ; 0 (0)        ; 0 (0)    ; 44 (14)     ; 69 (21)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 34 (15)            ; 36 (6)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_15|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                           ; dcfifo_r9o1                          ; work         ;
;                |a_graycounter_6gc:wrptr_g1p|                                                                                         ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 11 (11)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_15|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_6gc                    ; work         ;
;                |a_graycounter_a27:rdptr_g1p|                                                                                         ; 12 (12)             ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 1 (1)              ; 10 (10)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_15|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_a27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_a27                    ; work         ;
;                |alt_synch_pipe_4ol:rs_dgwp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 12 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (0)              ; 7 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_15|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_4ol                   ; work         ;
;                   |dffpipe_nd9:dffpipe6|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (7)              ; 7 (7)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_15|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp|dffpipe_nd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_nd9                          ; work         ;
;                |alt_synch_pipe_5ol:ws_dgrp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 3 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_15|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_5ol                   ; work         ;
;                   |dffpipe_od9:dffpipe9|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_15|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_od9                          ; work         ;
;                |altsyncram_ava1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_15|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_ava1                      ; work         ;
;                |cmpr_s26:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 2 (2)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_15|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                  ; cmpr_s26                             ; work         ;
;                |cmpr_s26:wrfull_eq_comp|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_15|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                   ; cmpr_s26                             ; work         ;
;       |asyn_64_1:asyn_64_16|                                                                                                         ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 42 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 39 (0)             ; 30 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_16                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; asyn_64_1                            ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                   ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 42 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 39 (0)             ; 30 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_16|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; dcfifo                               ; work         ;
;             |dcfifo_r9o1:auto_generated|                                                                                             ; 34 (6)              ; 0 (0)        ; 0 (0)    ; 42 (14)     ; 69 (21)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 39 (15)            ; 30 (7)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_16|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                           ; dcfifo_r9o1                          ; work         ;
;                |a_graycounter_6gc:wrptr_g1p|                                                                                         ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 10 (10)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_16|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_6gc                    ; work         ;
;                |a_graycounter_a27:rdptr_g1p|                                                                                         ; 12 (12)             ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 1 (1)              ; 9 (9)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_16|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_a27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_a27                    ; work         ;
;                |alt_synch_pipe_4ol:rs_dgwp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 3 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_16|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_4ol                   ; work         ;
;                   |dffpipe_nd9:dffpipe6|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_16|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp|dffpipe_nd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_nd9                          ; work         ;
;                |alt_synch_pipe_5ol:ws_dgrp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (0)       ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 3 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_16|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_5ol                   ; work         ;
;                   |dffpipe_od9:dffpipe9|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_16|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_od9                          ; work         ;
;                |altsyncram_ava1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_16|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_ava1                      ; work         ;
;                |cmpr_s26:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 2 (2)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_16|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                  ; cmpr_s26                             ; work         ;
;                |cmpr_s26:wrfull_eq_comp|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_16|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                   ; cmpr_s26                             ; work         ;
;       |asyn_64_1:asyn_64_17|                                                                                                         ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 49 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 42 (0)             ; 29 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_17                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; asyn_64_1                            ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                   ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 49 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 42 (0)             ; 29 (0)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_17|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; dcfifo                               ; work         ;
;             |dcfifo_r9o1:auto_generated|                                                                                             ; 34 (6)              ; 0 (0)        ; 0 (0)    ; 49 (19)     ; 69 (21)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (1)                          ; 42 (16)            ; 29 (5)                        ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_17|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                           ; dcfifo_r9o1                          ; work         ;
;                |a_graycounter_6gc:wrptr_g1p|                                                                                         ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 10 (10)                       ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_17|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_6gc                    ; work         ;
;                |a_graycounter_a27:rdptr_g1p|                                                                                         ; 12 (12)             ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 1 (1)              ; 9 (9)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_17|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_a27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                               ; a_graycounter_a27                    ; work         ;
;                |alt_synch_pipe_4ol:rs_dgwp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 13 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (0)             ; 1 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_17|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_4ol                   ; work         ;
;                   |dffpipe_nd9:dffpipe6|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 13 (13)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (13)            ; 1 (1)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_17|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp|dffpipe_nd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_nd9                          ; work         ;
;                |alt_synch_pipe_5ol:ws_dgrp|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (0)       ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 3 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_17|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                ; alt_synch_pipe_5ol                   ; work         ;
;                   |dffpipe_od9:dffpipe9|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_17|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_od9                          ; work         ;
;                |altsyncram_ava1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_17|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_ava1                      ; work         ;
;                |cmpr_s26:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 2 (2)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_17|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                  ; cmpr_s26                             ; work         ;
;                |cmpr_s26:wrfull_eq_comp|                                                                                             ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|asyn_64_1:asyn_64_17|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                   ; cmpr_s26                             ; work         ;
;       |crc_check:my_crc_check|                                                                                                       ; 812 (0)             ; 0 (0)        ; 0 (0)    ; 618 (0)     ; 539 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 341 (0)                        ; 63 (0)             ; 476 (0)                       ; |netFPGAmini|rx_crc:rx_crc|crc_check:my_crc_check                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; crc_check                            ; work         ;
;          |crc_check_altcrc:crc_check_altcrc_inst|                                                                                    ; 812 (132)           ; 0 (0)        ; 0 (0)    ; 618 (121)   ; 539 (32)                  ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 341 (128)                      ; 63 (31)            ; 476 (4)                       ; |netFPGAmini|rx_crc:rx_crc|crc_check:my_crc_check|crc_check_altcrc:crc_check_altcrc_inst                                                                                                                                                                                                                                                                                                                                                                                                                                     ; crc_check_altcrc                     ; work         ;
;             |crc_check_altcrceop:crc_check_altcrceop_0|                                                                              ; 68 (68)             ; 0 (0)        ; 0 (0)    ; 51 (51)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 65 (65)                        ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_crc:rx_crc|crc_check:my_crc_check|crc_check_altcrc:crc_check_altcrc_inst|crc_check_altcrceop:crc_check_altcrceop_0                                                                                                                                                                                                                                                                                                                                                                                           ; crc_check_altcrceop                  ; work         ;
;             |crc_check_altcrcfeedbck:crc_check_altcrcfeedbck_0|                                                                      ; 91 (0)              ; 0 (0)        ; 0 (0)    ; 71 (0)      ; 66 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 28 (0)                         ; 1 (0)              ; 65 (0)                        ; |netFPGAmini|rx_crc:rx_crc|crc_check:my_crc_check|crc_check_altcrc:crc_check_altcrc_inst|crc_check_altcrcfeedbck:crc_check_altcrcfeedbck_0                                                                                                                                                                                                                                                                                                                                                                                   ; crc_check_altcrcfeedbck              ; work         ;
;                |crc_check_altcrcfeedbckExpr:crc_check_altcrcfeedbckpipe|                                                             ; 91 (91)             ; 0 (0)        ; 0 (0)    ; 71 (71)     ; 66 (66)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 28 (28)                        ; 1 (1)              ; 65 (65)                       ; |netFPGAmini|rx_crc:rx_crc|crc_check:my_crc_check|crc_check_altcrc:crc_check_altcrc_inst|crc_check_altcrcfeedbck:crc_check_altcrcfeedbck_0|crc_check_altcrcfeedbckExpr:crc_check_altcrcfeedbckpipe                                                                                                                                                                                                                                                                                                                           ; crc_check_altcrcfeedbckExpr          ; work         ;
;             |crc_check_altcrcfeedfwd:crc_check_altcrcfeedfwd_0|                                                                      ; 305 (0)             ; 0 (0)        ; 0 (0)    ; 247 (7)     ; 231 (7)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 80 (0)                         ; 7 (5)              ; 228 (2)                       ; |netFPGAmini|rx_crc:rx_crc|crc_check:my_crc_check|crc_check_altcrc:crc_check_altcrc_inst|crc_check_altcrcfeedfwd:crc_check_altcrcfeedfwd_0                                                                                                                                                                                                                                                                                                                                                                                   ; crc_check_altcrcfeedfwd              ; work         ;
;                |crc_check_altcrcfeedfwdExpr:crc_check_altcrcfeedfwdpipe|                                                             ; 305 (305)           ; 0 (0)        ; 0 (0)    ; 240 (240)   ; 224 (224)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 80 (80)                        ; 2 (2)              ; 226 (226)                     ; |netFPGAmini|rx_crc:rx_crc|crc_check:my_crc_check|crc_check_altcrc:crc_check_altcrc_inst|crc_check_altcrcfeedfwd:crc_check_altcrcfeedfwd_0|crc_check_altcrcfeedfwdExpr:crc_check_altcrcfeedfwdpipe                                                                                                                                                                                                                                                                                                                           ; crc_check_altcrcfeedfwdExpr          ; work         ;
;             |crc_check_altcrcipb:crc_check_altcrcipb_0|                                                                              ; 118 (118)           ; 0 (0)        ; 0 (0)    ; 140 (140)   ; 135 (135)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 11 (11)                        ; 19 (19)            ; 116 (116)                     ; |netFPGAmini|rx_crc:rx_crc|crc_check:my_crc_check|crc_check_altcrc:crc_check_altcrc_inst|crc_check_altcrcipb:crc_check_altcrcipb_0                                                                                                                                                                                                                                                                                                                                                                                           ; crc_check_altcrcipb                  ; work         ;
;             |crc_check_altcrcscale:crc_check_altcrcscale_0|                                                                          ; 98 (0)              ; 0 (0)        ; 0 (0)    ; 69 (0)      ; 73 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 29 (0)                         ; 5 (0)              ; 69 (0)                        ; |netFPGAmini|rx_crc:rx_crc|crc_check:my_crc_check|crc_check_altcrc:crc_check_altcrc_inst|crc_check_altcrcscale:crc_check_altcrcscale_0                                                                                                                                                                                                                                                                                                                                                                                       ; crc_check_altcrcscale                ; work         ;
;                |crc_check_altcrcscaleExpr:crc_check_altcrcscalepipe|                                                                 ; 98 (98)             ; 0 (0)        ; 0 (0)    ; 69 (69)     ; 73 (73)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 29 (29)                        ; 5 (5)              ; 69 (69)                       ; |netFPGAmini|rx_crc:rx_crc|crc_check:my_crc_check|crc_check_altcrc:crc_check_altcrc_inst|crc_check_altcrcscale:crc_check_altcrcscale_0|crc_check_altcrcscaleExpr:crc_check_altcrcscalepipe                                                                                                                                                                                                                                                                                                                                   ; crc_check_altcrcscaleExpr            ; work         ;
;    |rx_tx_1000:rx_tx0|                                                                                                               ; 380 (0)             ; 0 (0)        ; 0 (0)    ; 406 (0)     ; 550 (0)                   ; 0 (0)         ; 34624             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 80 (0)                         ; 257 (0)            ; 341 (0)                       ; |netFPGAmini|rx_tx_1000:rx_tx0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; rx_tx_1000                           ; work         ;
;       |gmii_139_1000:gmii_139|                                                                                                       ; 144 (144)           ; 0 (0)        ; 0 (0)    ; 179 (179)   ; 182 (182)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 39 (39)                        ; 87 (87)            ; 142 (142)                     ; |netFPGAmini|rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; gmii_139_1000                        ; work         ;
;       |rgmii_gmii:rgmii_gmii|                                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 20 (20)     ; 23 (23)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 20 (20)            ; 3 (3)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; rgmii_gmii                           ; work         ;
;          |ddio_in_1:ddio_in_ctl|                                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_in_1:ddio_in_ctl                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; ddio_in_1                            ; work         ;
;             |altddio_in:altddio_in_component|                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_in_1:ddio_in_ctl|altddio_in:altddio_in_component                                                                                                                                                                                                                                                                                                                                                                                                                   ; altddio_in                           ; work         ;
;                |ddio_in_d1e:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_in_1:ddio_in_ctl|altddio_in:altddio_in_component|ddio_in_d1e:auto_generated                                                                                                                                                                                                                                                                                                                                                                                        ; ddio_in_d1e                          ; work         ;
;          |ddio_in_4:ddio_in_data|                                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; ddio_in_4                            ; work         ;
;             |altddio_in:altddio_in_component|                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component                                                                                                                                                                                                                                                                                                                                                                                                                  ; altddio_in                           ; work         ;
;                |ddio_in_g1e:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated                                                                                                                                                                                                                                                                                                                                                                                       ; ddio_in_g1e                          ; work         ;
;          |ddio_out:ddio_out_data|                                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; ddio_out                             ; work         ;
;             |altddio_out:altddio_out_component|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                                ; altddio_out                          ; work         ;
;                |ddio_out_gmb:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated                                                                                                                                                                                                                                                                                                                                                                                    ; ddio_out_gmb                         ; work         ;
;          |ddio_out_1:ddio_out_clk|                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; ddio_out_1                           ; work         ;
;             |altddio_out:altddio_out_component|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_clk|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                               ; altddio_out                          ; work         ;
;                |ddio_out_dmb:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_clk|altddio_out:altddio_out_component|ddio_out_dmb:auto_generated                                                                                                                                                                                                                                                                                                                                                                                   ; ddio_out_dmb                         ; work         ;
;          |ddio_out_1:ddio_out_ctl|                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_ctl                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; ddio_out_1                           ; work         ;
;             |altddio_out:altddio_out_component|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_ctl|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                               ; altddio_out                          ; work         ;
;                |ddio_out_dmb:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_ctl|altddio_out:altddio_out_component|ddio_out_dmb:auto_generated                                                                                                                                                                                                                                                                                                                                                                                   ; ddio_out_dmb                         ; work         ;
;       |tx139_gmii_1000:tx139_gmii|                                                                                                   ; 236 (138)           ; 0 (0)        ; 0 (0)    ; 224 (118)   ; 345 (173)                 ; 0 (0)         ; 34624             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 41 (23)                        ; 150 (64)           ; 199 (115)                     ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; tx139_gmii_1000                      ; work         ;
;          |asyn_256_139:asyn_256_139|                                                                                                 ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 69 (0)      ; 103 (0)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (0)                         ; 48 (0)             ; 55 (0)                        ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139                                                                                                                                                                                                                                                                                                                                                                                                                                          ; asyn_256_139                         ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 69 (0)      ; 103 (0)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (0)                         ; 48 (0)             ; 55 (0)                        ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                  ; dcfifo                               ; work         ;
;                |dcfifo_opn1:auto_generated|                                                                                          ; 64 (12)             ; 0 (0)        ; 0 (0)    ; 69 (28)     ; 103 (27)                  ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (8)                         ; 48 (15)            ; 55 (7)                        ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                       ; dcfifo_opn1                          ; work         ;
;                   |a_gray2bin_ddb:wrptr_g_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                       ; a_gray2bin_ddb                       ; work         ;
;                   |a_gray2bin_ddb:ws_dgrp_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                       ; a_gray2bin_ddb                       ; work         ;
;                   |a_graycounter_8gc:wrptr_g1p|                                                                                      ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 12 (12)                       ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                           ; a_graycounter_8gc                    ; work         ;
;                   |a_graycounter_c27:rdptr_g1p|                                                                                      ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 15 (15)                       ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_c27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                           ; a_graycounter_c27                    ; work         ;
;                   |alt_synch_pipe_2ol:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 16 (0)             ; 2 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                            ; alt_synch_pipe_2ol                   ; work         ;
;                      |dffpipe_jd9:dffpipe6|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 16 (16)            ; 2 (2)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                                                                                                                       ; dffpipe_jd9                          ; work         ;
;                   |alt_synch_pipe_3ol:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 15 (0)             ; 3 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                            ; alt_synch_pipe_3ol                   ; work         ;
;                      |dffpipe_kd9:dffpipe9|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 15 (15)            ; 3 (3)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                                                                                                                       ; dffpipe_kd9                          ; work         ;
;                   |altsyncram_66b1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram                                                                                                                                                                                                                                                                                                                                                              ; altsyncram_66b1                      ; work         ;
;                   |cmpr_u26:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                              ; cmpr_u26                             ; work         ;
;                   |cmpr_u26:wrfull_eq_comp|                                                                                          ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                               ; cmpr_u26                             ; work         ;
;                   |dffpipe_gd9:ws_brp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                                    ; dffpipe_gd9                          ; work         ;
;                   |dffpipe_gd9:ws_bwp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 6 (6)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                    ; dffpipe_gd9                          ; work         ;
;          |asyn_64_1:asyn_64_1|                                                                                                       ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 46 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 38 (0)             ; 34 (0)                        ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1                                                                                                                                                                                                                                                                                                                                                                                                                                                ; asyn_64_1                            ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 46 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 38 (0)             ; 34 (0)                        ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                        ; dcfifo                               ; work         ;
;                |dcfifo_r9o1:auto_generated|                                                                                          ; 34 (6)              ; 0 (0)        ; 0 (0)    ; 46 (18)     ; 69 (21)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (1)                          ; 38 (14)            ; 34 (8)                        ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                             ; dcfifo_r9o1                          ; work         ;
;                   |a_graycounter_6gc:wrptr_g1p|                                                                                      ; 11 (11)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 11 (11)                       ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                 ; a_graycounter_6gc                    ; work         ;
;                   |a_graycounter_a27:rdptr_g1p|                                                                                      ; 12 (12)             ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 1 (1)              ; 9 (9)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_a27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                 ; a_graycounter_a27                    ; work         ;
;                   |alt_synch_pipe_4ol:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 13 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (0)             ; 2 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                  ; alt_synch_pipe_4ol                   ; work         ;
;                      |dffpipe_nd9:dffpipe6|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 13 (13)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (12)            ; 2 (2)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp|dffpipe_nd9:dffpipe6                                                                                                                                                                                                                                                                                                                                             ; dffpipe_nd9                          ; work         ;
;                   |alt_synch_pipe_5ol:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (0)       ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 3 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                  ; alt_synch_pipe_5ol                   ; work         ;
;                      |dffpipe_od9:dffpipe9|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 3 (3)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9                                                                                                                                                                                                                                                                                                                                             ; dffpipe_od9                          ; work         ;
;                   |altsyncram_ava1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram_ava1                      ; work         ;
;                   |cmpr_s26:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                    ; cmpr_s26                             ; work         ;
;                   |cmpr_s26:wrfull_eq_comp|                                                                                          ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |netFPGAmini|rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                     ; cmpr_s26                             ; work         ;
;    |rx_tx_1000:rx_tx1|                                                                                                               ; 380 (0)             ; 0 (0)        ; 0 (0)    ; 413 (0)     ; 550 (0)                   ; 0 (0)         ; 34624             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 106 (0)                        ; 301 (0)            ; 275 (0)                       ; |netFPGAmini|rx_tx_1000:rx_tx1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; rx_tx_1000                           ; work         ;
;       |gmii_139_1000:gmii_139|                                                                                                       ; 144 (144)           ; 0 (0)        ; 0 (0)    ; 185 (185)   ; 182 (182)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 60 (60)                        ; 131 (131)          ; 85 (85)                       ; |netFPGAmini|rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; gmii_139_1000                        ; work         ;
;       |rgmii_gmii:rgmii_gmii|                                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 21 (21)     ; 23 (23)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (13)            ; 10 (10)                       ; |netFPGAmini|rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; rgmii_gmii                           ; work         ;
;          |ddio_in_1:ddio_in_ctl|                                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_in_1:ddio_in_ctl                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; ddio_in_1                            ; work         ;
;             |altddio_in:altddio_in_component|                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_in_1:ddio_in_ctl|altddio_in:altddio_in_component                                                                                                                                                                                                                                                                                                                                                                                                                   ; altddio_in                           ; work         ;
;                |ddio_in_d1e:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_in_1:ddio_in_ctl|altddio_in:altddio_in_component|ddio_in_d1e:auto_generated                                                                                                                                                                                                                                                                                                                                                                                        ; ddio_in_d1e                          ; work         ;
;          |ddio_in_4:ddio_in_data|                                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; ddio_in_4                            ; work         ;
;             |altddio_in:altddio_in_component|                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component                                                                                                                                                                                                                                                                                                                                                                                                                  ; altddio_in                           ; work         ;
;                |ddio_in_g1e:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated                                                                                                                                                                                                                                                                                                                                                                                       ; ddio_in_g1e                          ; work         ;
;          |ddio_out:ddio_out_data|                                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; ddio_out                             ; work         ;
;             |altddio_out:altddio_out_component|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                                ; altddio_out                          ; work         ;
;                |ddio_out_gmb:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated                                                                                                                                                                                                                                                                                                                                                                                    ; ddio_out_gmb                         ; work         ;
;          |ddio_out_1:ddio_out_clk|                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; ddio_out_1                           ; work         ;
;             |altddio_out:altddio_out_component|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_clk|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                               ; altddio_out                          ; work         ;
;                |ddio_out_dmb:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_clk|altddio_out:altddio_out_component|ddio_out_dmb:auto_generated                                                                                                                                                                                                                                                                                                                                                                                   ; ddio_out_dmb                         ; work         ;
;          |ddio_out_1:ddio_out_ctl|                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_ctl                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; ddio_out_1                           ; work         ;
;             |altddio_out:altddio_out_component|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_ctl|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                               ; altddio_out                          ; work         ;
;                |ddio_out_dmb:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_ctl|altddio_out:altddio_out_component|ddio_out_dmb:auto_generated                                                                                                                                                                                                                                                                                                                                                                                   ; ddio_out_dmb                         ; work         ;
;       |tx139_gmii_1000:tx139_gmii|                                                                                                   ; 236 (138)           ; 0 (0)        ; 0 (0)    ; 220 (116)   ; 345 (173)                 ; 0 (0)         ; 34624             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 46 (30)                        ; 157 (66)           ; 190 (108)                     ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; tx139_gmii_1000                      ; work         ;
;          |asyn_256_139:asyn_256_139|                                                                                                 ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 67 (0)      ; 103 (0)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 52 (0)             ; 52 (0)                        ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139                                                                                                                                                                                                                                                                                                                                                                                                                                          ; asyn_256_139                         ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 67 (0)      ; 103 (0)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 52 (0)             ; 52 (0)                        ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                  ; dcfifo                               ; work         ;
;                |dcfifo_opn1:auto_generated|                                                                                          ; 64 (12)             ; 0 (0)        ; 0 (0)    ; 67 (29)     ; 103 (27)                  ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (8)                         ; 52 (21)            ; 52 (4)                        ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                       ; dcfifo_opn1                          ; work         ;
;                   |a_gray2bin_ddb:wrptr_g_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 5 (5)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                       ; a_gray2bin_ddb                       ; work         ;
;                   |a_gray2bin_ddb:ws_dgrp_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                       ; a_gray2bin_ddb                       ; work         ;
;                   |a_graycounter_8gc:wrptr_g1p|                                                                                      ; 13 (13)             ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 13 (13)                       ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                           ; a_graycounter_8gc                    ; work         ;
;                   |a_graycounter_c27:rdptr_g1p|                                                                                      ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 15 (15)                       ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_c27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                           ; a_graycounter_c27                    ; work         ;
;                   |alt_synch_pipe_2ol:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (0)             ; 4 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                            ; alt_synch_pipe_2ol                   ; work         ;
;                      |dffpipe_jd9:dffpipe6|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (14)            ; 4 (4)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                                                                                                                       ; dffpipe_jd9                          ; work         ;
;                   |alt_synch_pipe_3ol:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (0)             ; 4 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                            ; alt_synch_pipe_3ol                   ; work         ;
;                      |dffpipe_kd9:dffpipe9|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (14)            ; 4 (4)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                                                                                                                       ; dffpipe_kd9                          ; work         ;
;                   |altsyncram_66b1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram                                                                                                                                                                                                                                                                                                                                                              ; altsyncram_66b1                      ; work         ;
;                   |cmpr_u26:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                              ; cmpr_u26                             ; work         ;
;                   |cmpr_u26:wrfull_eq_comp|                                                                                          ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                               ; cmpr_u26                             ; work         ;
;                   |dffpipe_gd9:ws_brp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                                    ; dffpipe_gd9                          ; work         ;
;                   |dffpipe_gd9:ws_bwp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 5 (5)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                    ; dffpipe_gd9                          ; work         ;
;          |asyn_64_1:asyn_64_1|                                                                                                       ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 44 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 39 (0)             ; 33 (0)                        ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1                                                                                                                                                                                                                                                                                                                                                                                                                                                ; asyn_64_1                            ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 44 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 39 (0)             ; 33 (0)                        ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                        ; dcfifo                               ; work         ;
;                |dcfifo_r9o1:auto_generated|                                                                                          ; 34 (6)              ; 0 (0)        ; 0 (0)    ; 44 (17)     ; 69 (21)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (1)                          ; 39 (14)            ; 33 (5)                        ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                             ; dcfifo_r9o1                          ; work         ;
;                   |a_graycounter_6gc:wrptr_g1p|                                                                                      ; 11 (11)             ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 10 (10)                       ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                 ; a_graycounter_6gc                    ; work         ;
;                   |a_graycounter_a27:rdptr_g1p|                                                                                      ; 12 (12)             ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 1 (1)              ; 10 (10)                       ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_a27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                 ; a_graycounter_a27                    ; work         ;
;                   |alt_synch_pipe_4ol:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 12 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 3 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                  ; alt_synch_pipe_4ol                   ; work         ;
;                      |dffpipe_nd9:dffpipe6|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 3 (3)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp|dffpipe_nd9:dffpipe6                                                                                                                                                                                                                                                                                                                                             ; dffpipe_nd9                          ; work         ;
;                   |alt_synch_pipe_5ol:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (0)       ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (0)             ; 2 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                  ; alt_synch_pipe_5ol                   ; work         ;
;                      |dffpipe_od9:dffpipe9|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (12)            ; 2 (2)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9                                                                                                                                                                                                                                                                                                                                             ; dffpipe_od9                          ; work         ;
;                   |altsyncram_ava1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram_ava1                      ; work         ;
;                   |cmpr_s26:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                    ; cmpr_s26                             ; work         ;
;                   |cmpr_s26:wrfull_eq_comp|                                                                                          ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |netFPGAmini|rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                     ; cmpr_s26                             ; work         ;
;    |rx_tx_1000:rx_tx2|                                                                                                               ; 382 (0)             ; 0 (0)        ; 0 (0)    ; 390 (0)     ; 550 (0)                   ; 0 (0)         ; 34624             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 115 (0)                        ; 291 (0)            ; 273 (0)                       ; |netFPGAmini|rx_tx_1000:rx_tx2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; rx_tx_1000                           ; work         ;
;       |gmii_139_1000:gmii_139|                                                                                                       ; 144 (144)           ; 0 (0)        ; 0 (0)    ; 171 (171)   ; 182 (182)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 67 (67)                        ; 119 (119)          ; 83 (83)                       ; |netFPGAmini|rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; gmii_139_1000                        ; work         ;
;       |rgmii_gmii:rgmii_gmii|                                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 20 (20)     ; 23 (23)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 17 (17)            ; 6 (6)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; rgmii_gmii                           ; work         ;
;          |ddio_in_1:ddio_in_ctl|                                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_in_1:ddio_in_ctl                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; ddio_in_1                            ; work         ;
;             |altddio_in:altddio_in_component|                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_in_1:ddio_in_ctl|altddio_in:altddio_in_component                                                                                                                                                                                                                                                                                                                                                                                                                   ; altddio_in                           ; work         ;
;                |ddio_in_d1e:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_in_1:ddio_in_ctl|altddio_in:altddio_in_component|ddio_in_d1e:auto_generated                                                                                                                                                                                                                                                                                                                                                                                        ; ddio_in_d1e                          ; work         ;
;          |ddio_in_4:ddio_in_data|                                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; ddio_in_4                            ; work         ;
;             |altddio_in:altddio_in_component|                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component                                                                                                                                                                                                                                                                                                                                                                                                                  ; altddio_in                           ; work         ;
;                |ddio_in_g1e:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated                                                                                                                                                                                                                                                                                                                                                                                       ; ddio_in_g1e                          ; work         ;
;          |ddio_out:ddio_out_data|                                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; ddio_out                             ; work         ;
;             |altddio_out:altddio_out_component|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                                ; altddio_out                          ; work         ;
;                |ddio_out_gmb:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated                                                                                                                                                                                                                                                                                                                                                                                    ; ddio_out_gmb                         ; work         ;
;          |ddio_out_1:ddio_out_clk|                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; ddio_out_1                           ; work         ;
;             |altddio_out:altddio_out_component|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_clk|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                               ; altddio_out                          ; work         ;
;                |ddio_out_dmb:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_clk|altddio_out:altddio_out_component|ddio_out_dmb:auto_generated                                                                                                                                                                                                                                                                                                                                                                                   ; ddio_out_dmb                         ; work         ;
;          |ddio_out_1:ddio_out_ctl|                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_ctl                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; ddio_out_1                           ; work         ;
;             |altddio_out:altddio_out_component|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_ctl|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                               ; altddio_out                          ; work         ;
;                |ddio_out_dmb:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_ctl|altddio_out:altddio_out_component|ddio_out_dmb:auto_generated                                                                                                                                                                                                                                                                                                                                                                                   ; ddio_out_dmb                         ; work         ;
;       |tx139_gmii_1000:tx139_gmii|                                                                                                   ; 238 (138)           ; 0 (0)        ; 0 (0)    ; 214 (118)   ; 345 (173)                 ; 0 (0)         ; 34624             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 48 (31)                        ; 155 (66)           ; 191 (107)                     ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; tx139_gmii_1000                      ; work         ;
;          |asyn_256_139:asyn_256_139|                                                                                                 ; 66 (0)              ; 0 (0)        ; 0 (0)    ; 63 (0)      ; 103 (0)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (0)                         ; 50 (0)             ; 54 (0)                        ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139                                                                                                                                                                                                                                                                                                                                                                                                                                          ; asyn_256_139                         ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 66 (0)              ; 0 (0)        ; 0 (0)    ; 63 (0)      ; 103 (0)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (0)                         ; 50 (0)             ; 54 (0)                        ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                  ; dcfifo                               ; work         ;
;                |dcfifo_opn1:auto_generated|                                                                                          ; 66 (12)             ; 0 (0)        ; 0 (0)    ; 63 (27)     ; 103 (27)                  ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (6)                         ; 50 (23)            ; 54 (6)                        ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                       ; dcfifo_opn1                          ; work         ;
;                   |a_gray2bin_ddb:wrptr_g_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                       ; a_gray2bin_ddb                       ; work         ;
;                   |a_gray2bin_ddb:ws_dgrp_gray2bin|                                                                                  ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                       ; a_gray2bin_ddb                       ; work         ;
;                   |a_graycounter_8gc:wrptr_g1p|                                                                                      ; 13 (13)             ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 14 (14)                       ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                           ; a_graycounter_8gc                    ; work         ;
;                   |a_graycounter_c27:rdptr_g1p|                                                                                      ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 13 (13)                       ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_c27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                           ; a_graycounter_c27                    ; work         ;
;                   |alt_synch_pipe_2ol:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (0)             ; 4 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                            ; alt_synch_pipe_2ol                   ; work         ;
;                      |dffpipe_jd9:dffpipe6|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (14)            ; 4 (4)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                                                                                                                       ; dffpipe_jd9                          ; work         ;
;                   |alt_synch_pipe_3ol:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (0)             ; 5 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                            ; alt_synch_pipe_3ol                   ; work         ;
;                      |dffpipe_kd9:dffpipe9|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (13)            ; 5 (5)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                                                                                                                       ; dffpipe_kd9                          ; work         ;
;                   |altsyncram_66b1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram                                                                                                                                                                                                                                                                                                                                                              ; altsyncram_66b1                      ; work         ;
;                   |cmpr_u26:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                              ; cmpr_u26                             ; work         ;
;                   |cmpr_u26:wrfull_eq_comp|                                                                                          ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                               ; cmpr_u26                             ; work         ;
;                   |dffpipe_gd9:ws_brp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                                    ; dffpipe_gd9                          ; work         ;
;                   |dffpipe_gd9:ws_bwp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                    ; dffpipe_gd9                          ; work         ;
;          |asyn_64_1:asyn_64_1|                                                                                                       ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 44 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 39 (0)             ; 33 (0)                        ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1                                                                                                                                                                                                                                                                                                                                                                                                                                                ; asyn_64_1                            ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 44 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 39 (0)             ; 33 (0)                        ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                        ; dcfifo                               ; work         ;
;                |dcfifo_r9o1:auto_generated|                                                                                          ; 34 (6)              ; 0 (0)        ; 0 (0)    ; 44 (17)     ; 69 (21)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (1)                          ; 39 (14)            ; 33 (5)                        ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                             ; dcfifo_r9o1                          ; work         ;
;                   |a_graycounter_6gc:wrptr_g1p|                                                                                      ; 11 (11)             ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 10 (10)                       ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                 ; a_graycounter_6gc                    ; work         ;
;                   |a_graycounter_a27:rdptr_g1p|                                                                                      ; 12 (12)             ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 1 (1)              ; 10 (10)                       ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_a27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                 ; a_graycounter_a27                    ; work         ;
;                   |alt_synch_pipe_4ol:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 3 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                  ; alt_synch_pipe_4ol                   ; work         ;
;                      |dffpipe_nd9:dffpipe6|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 3 (3)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp|dffpipe_nd9:dffpipe6                                                                                                                                                                                                                                                                                                                                             ; dffpipe_nd9                          ; work         ;
;                   |alt_synch_pipe_5ol:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (0)             ; 2 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                  ; alt_synch_pipe_5ol                   ; work         ;
;                      |dffpipe_od9:dffpipe9|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (12)            ; 2 (2)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9                                                                                                                                                                                                                                                                                                                                             ; dffpipe_od9                          ; work         ;
;                   |altsyncram_ava1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram_ava1                      ; work         ;
;                   |cmpr_s26:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                    ; cmpr_s26                             ; work         ;
;                   |cmpr_s26:wrfull_eq_comp|                                                                                          ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |netFPGAmini|rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                     ; cmpr_s26                             ; work         ;
;    |rx_tx_1000:rx_tx3|                                                                                                               ; 380 (0)             ; 0 (0)        ; 0 (0)    ; 373 (0)     ; 550 (0)                   ; 0 (0)         ; 34624             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 114 (0)                        ; 285 (0)            ; 271 (0)                       ; |netFPGAmini|rx_tx_1000:rx_tx3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; rx_tx_1000                           ; work         ;
;       |gmii_139_1000:gmii_139|                                                                                                       ; 144 (144)           ; 0 (0)        ; 0 (0)    ; 161 (161)   ; 182 (182)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 71 (71)                        ; 117 (117)          ; 78 (78)                       ; |netFPGAmini|rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; gmii_139_1000                        ; work         ;
;       |rgmii_gmii:rgmii_gmii|                                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 20 (20)     ; 23 (23)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 18 (18)            ; 5 (5)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; rgmii_gmii                           ; work         ;
;          |ddio_in_1:ddio_in_ctl|                                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_in_1:ddio_in_ctl                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; ddio_in_1                            ; work         ;
;             |altddio_in:altddio_in_component|                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_in_1:ddio_in_ctl|altddio_in:altddio_in_component                                                                                                                                                                                                                                                                                                                                                                                                                   ; altddio_in                           ; work         ;
;                |ddio_in_d1e:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_in_1:ddio_in_ctl|altddio_in:altddio_in_component|ddio_in_d1e:auto_generated                                                                                                                                                                                                                                                                                                                                                                                        ; ddio_in_d1e                          ; work         ;
;          |ddio_in_4:ddio_in_data|                                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; ddio_in_4                            ; work         ;
;             |altddio_in:altddio_in_component|                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component                                                                                                                                                                                                                                                                                                                                                                                                                  ; altddio_in                           ; work         ;
;                |ddio_in_g1e:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated                                                                                                                                                                                                                                                                                                                                                                                       ; ddio_in_g1e                          ; work         ;
;          |ddio_out:ddio_out_data|                                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; ddio_out                             ; work         ;
;             |altddio_out:altddio_out_component|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                                ; altddio_out                          ; work         ;
;                |ddio_out_gmb:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_out:ddio_out_data|altddio_out:altddio_out_component|ddio_out_gmb:auto_generated                                                                                                                                                                                                                                                                                                                                                                                    ; ddio_out_gmb                         ; work         ;
;          |ddio_out_1:ddio_out_clk|                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; ddio_out_1                           ; work         ;
;             |altddio_out:altddio_out_component|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_clk|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                               ; altddio_out                          ; work         ;
;                |ddio_out_dmb:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_clk|altddio_out:altddio_out_component|ddio_out_dmb:auto_generated                                                                                                                                                                                                                                                                                                                                                                                   ; ddio_out_dmb                         ; work         ;
;          |ddio_out_1:ddio_out_ctl|                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_ctl                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; ddio_out_1                           ; work         ;
;             |altddio_out:altddio_out_component|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_ctl|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                               ; altddio_out                          ; work         ;
;                |ddio_out_dmb:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_out_1:ddio_out_ctl|altddio_out:altddio_out_component|ddio_out_dmb:auto_generated                                                                                                                                                                                                                                                                                                                                                                                   ; ddio_out_dmb                         ; work         ;
;       |tx139_gmii_1000:tx139_gmii|                                                                                                   ; 236 (138)           ; 0 (0)        ; 0 (0)    ; 211 (110)   ; 345 (173)                 ; 0 (0)         ; 34624             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 43 (26)                        ; 150 (63)           ; 195 (112)                     ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; tx139_gmii_1000                      ; work         ;
;          |asyn_256_139:asyn_256_139|                                                                                                 ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 69 (0)      ; 103 (0)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (0)                         ; 49 (0)             ; 54 (0)                        ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139                                                                                                                                                                                                                                                                                                                                                                                                                                          ; asyn_256_139                         ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 64 (0)              ; 0 (0)        ; 0 (0)    ; 69 (0)      ; 103 (0)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (0)                         ; 49 (0)             ; 54 (0)                        ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                  ; dcfifo                               ; work         ;
;                |dcfifo_opn1:auto_generated|                                                                                          ; 64 (12)             ; 0 (0)        ; 0 (0)    ; 69 (29)     ; 103 (27)                  ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (7)                         ; 49 (21)            ; 54 (5)                        ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                       ; dcfifo_opn1                          ; work         ;
;                   |a_gray2bin_ddb:wrptr_g_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 5 (5)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                       ; a_gray2bin_ddb                       ; work         ;
;                   |a_gray2bin_ddb:ws_dgrp_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                       ; a_gray2bin_ddb                       ; work         ;
;                   |a_graycounter_8gc:wrptr_g1p|                                                                                      ; 13 (13)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 13 (13)                       ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                           ; a_graycounter_8gc                    ; work         ;
;                   |a_graycounter_c27:rdptr_g1p|                                                                                      ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 14 (14)                       ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_c27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                           ; a_graycounter_c27                    ; work         ;
;                   |alt_synch_pipe_2ol:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (0)             ; 4 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                            ; alt_synch_pipe_2ol                   ; work         ;
;                      |dffpipe_jd9:dffpipe6|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (14)            ; 4 (4)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                                                                                                                       ; dffpipe_jd9                          ; work         ;
;                   |alt_synch_pipe_3ol:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (0)             ; 5 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                            ; alt_synch_pipe_3ol                   ; work         ;
;                      |dffpipe_kd9:dffpipe9|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (13)            ; 5 (5)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                                                                                                                       ; dffpipe_kd9                          ; work         ;
;                   |altsyncram_66b1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram                                                                                                                                                                                                                                                                                                                                                              ; altsyncram_66b1                      ; work         ;
;                   |cmpr_u26:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 2 (2)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                              ; cmpr_u26                             ; work         ;
;                   |cmpr_u26:wrfull_eq_comp|                                                                                          ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                               ; cmpr_u26                             ; work         ;
;                   |dffpipe_gd9:ws_brp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 7 (7)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                                    ; dffpipe_gd9                          ; work         ;
;                   |dffpipe_gd9:ws_bwp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                    ; dffpipe_gd9                          ; work         ;
;          |asyn_64_1:asyn_64_1|                                                                                                       ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 41 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 38 (0)             ; 33 (0)                        ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1                                                                                                                                                                                                                                                                                                                                                                                                                                                ; asyn_64_1                            ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 34 (0)              ; 0 (0)        ; 0 (0)    ; 41 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 38 (0)             ; 33 (0)                        ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                        ; dcfifo                               ; work         ;
;                |dcfifo_r9o1:auto_generated|                                                                                          ; 34 (6)              ; 0 (0)        ; 0 (0)    ; 41 (19)     ; 69 (21)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (1)                          ; 38 (12)            ; 33 (7)                        ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                             ; dcfifo_r9o1                          ; work         ;
;                   |a_graycounter_6gc:wrptr_g1p|                                                                                      ; 11 (11)             ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 11 (11)                       ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                 ; a_graycounter_6gc                    ; work         ;
;                   |a_graycounter_a27:rdptr_g1p|                                                                                      ; 12 (12)             ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 1 (1)              ; 9 (9)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_a27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                 ; a_graycounter_a27                    ; work         ;
;                   |alt_synch_pipe_4ol:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (0)             ; 1 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                  ; alt_synch_pipe_4ol                   ; work         ;
;                      |dffpipe_nd9:dffpipe6|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (13)            ; 1 (1)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp|dffpipe_nd9:dffpipe6                                                                                                                                                                                                                                                                                                                                             ; dffpipe_nd9                          ; work         ;
;                   |alt_synch_pipe_5ol:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (0)       ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 3 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                  ; alt_synch_pipe_5ol                   ; work         ;
;                      |dffpipe_od9:dffpipe9|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 3 (3)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9                                                                                                                                                                                                                                                                                                                                             ; dffpipe_od9                          ; work         ;
;                   |altsyncram_ava1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram_ava1                      ; work         ;
;                   |cmpr_s26:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                    ; cmpr_s26                             ; work         ;
;                   |cmpr_s26:wrfull_eq_comp|                                                                                          ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |netFPGAmini|rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                     ; cmpr_s26                             ; work         ;
;    |sfp_rx_tx_1000:sfp_rx_tx_4|                                                                                                      ; 744 (0)             ; 0 (0)        ; 0 (0)    ; 692 (0)     ; 864 (0)                   ; 0 (0)         ; 34624             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 307 (0)                        ; 427 (0)            ; 438 (0)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sfp_rx_tx_1000                       ; work         ;
;       |act_led:act_led|                                                                                                              ; 53 (53)             ; 0 (0)        ; 0 (0)    ; 30 (30)     ; 28 (28)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 26 (26)                        ; 1 (1)              ; 27 (27)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|act_led:act_led                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; act_led                              ; work         ;
;       |gmii_139_1000:gmii_139|                                                                                                       ; 143 (143)           ; 0 (0)        ; 0 (0)    ; 185 (185)   ; 182 (182)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 93 (93)                        ; 133 (133)          ; 51 (51)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; gmii_139_1000                        ; work         ;
;       |sfp2gmii:sfp2gmii|                                                                                                            ; 326 (0)             ; 0 (0)        ; 0 (0)    ; 260 (0)     ; 309 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 136 (0)                        ; 117 (0)            ; 192 (0)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; sfp2gmii                             ; work         ;
;          |altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|                                                                      ; 326 (1)             ; 0 (0)        ; 0 (0)    ; 260 (2)     ; 309 (1)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 136 (0)                        ; 117 (1)            ; 192 (1)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_tse_pcs_pma_gige              ; work         ;
;             |altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|                                                        ; 20 (20)             ; 0 (0)        ; 0 (0)    ; 27 (27)     ; 31 (31)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (12)                        ; 22 (22)            ; 10 (10)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync                                                                                                                                                                                                                                                                                                                                               ; altera_tse_gxb_aligned_rxsync        ; work         ;
;             |altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst                                                                                                                                                                                                                                                                                                                                                         ; altera_tse_gxb_gige_inst             ; work         ;
;                |altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|                                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige                                                                                                                                                                                                                                                                                                     ; altera_tse_alt4gxb_gige              ; work         ;
;                   |altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component                                                                                                                                                                                                                 ; altera_tse_alt4gxb_gige_alt4gxb_4fh9 ; work         ;
;             |altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|                                             ; 305 (0)             ; 0 (0)        ; 0 (0)    ; 242 (0)     ; 277 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 124 (0)                        ; 94 (0)             ; 184 (0)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst                                                                                                                                                                                                                                                                                                                                    ; altera_tse_top_1000_base_x_strx_gx   ; work         ;
;                |altera_tse_pcs_control:U_REG|                                                                                        ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG                                                                                                                                                                                                                                                                                                       ; altera_tse_pcs_control               ; work         ;
;                   |altera_tse_mdio_reg:U_REG|                                                                                        ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG                                                                                                                                                                                                                                                                             ; altera_tse_mdio_reg                  ; work         ;
;                |altera_tse_top_pcs_strx_gx:U_PCS|                                                                                    ; 304 (0)             ; 0 (0)        ; 0 (0)    ; 241 (0)     ; 276 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 124 (0)                        ; 94 (0)             ; 183 (0)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS                                                                                                                                                                                                                                                                                                   ; altera_tse_top_pcs_strx_gx           ; work         ;
;                   |altera_tse_rx_encapsulation_strx_gx:U_RCAPS|                                                                      ; 96 (96)             ; 0 (0)        ; 0 (0)    ; 97 (97)     ; 80 (80)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 58 (58)                        ; 34 (34)            ; 46 (46)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS                                                                                                                                                                                                                                                       ; altera_tse_rx_encapsulation_strx_gx  ; work         ;
;                   |altera_tse_top_autoneg:U_AUTONEG|                                                                                 ; 128 (126)           ; 0 (0)        ; 0 (0)    ; 94 (94)     ; 112 (103)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 38 (38)                        ; 28 (22)            ; 90 (88)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG                                                                                                                                                                                                                                                                  ; altera_tse_top_autoneg               ; work         ;
;                      |altera_std_synchronizer:U_SYNC_1|                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                 ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_2|                                                                              ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                                 ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_3|                                                                              ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_3                                                                                                                                                                                                                                 ; altera_std_synchronizer              ; work         ;
;                   |altera_tse_tx_encapsulation:U_TCAPS|                                                                              ; 80 (67)             ; 0 (0)        ; 0 (0)    ; 63 (44)     ; 84 (24)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 28 (28)                        ; 32 (0)             ; 52 (39)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS                                                                                                                                                                                                                                                               ; altera_tse_tx_encapsulation          ; work         ;
;                      |altera_std_synchronizer:U_SYNC_1|                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                              ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_2|                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                              ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_4|                                                                              ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_4                                                                                                                                                                                                                              ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_5|                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_5                                                                                                                                                                                                                              ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer_bundle:U_SYNC_3|                                                                       ; 12 (0)              ; 0 (0)        ; 0 (0)    ; 41 (0)      ; 48 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 25 (0)             ; 23 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                                                                                       ; altera_std_synchronizer_bundle       ; work         ;
;                         |altera_std_synchronizer:sync[0].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[10].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[11].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[11].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[12].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[12].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[13].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[13].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[14].u|                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[14].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[15].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[15].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[1].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[2].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[3].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[4].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[5].u|                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[6].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[7].u|                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[8].u|                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[9].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;       |tx139_gmii_1000:tx139_gmii|                                                                                                   ; 222 (122)           ; 0 (0)        ; 0 (0)    ; 219 (114)   ; 345 (173)                 ; 0 (0)         ; 34624             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 52 (34)                        ; 176 (86)           ; 170 (88)                      ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; tx139_gmii_1000                      ; work         ;
;          |asyn_256_139:asyn_256_139|                                                                                                 ; 65 (0)              ; 0 (0)        ; 0 (0)    ; 67 (0)      ; 103 (0)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 50 (0)             ; 54 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139                                                                                                                                                                                                                                                                                                                                                                                                                                 ; asyn_256_139                         ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 65 (0)              ; 0 (0)        ; 0 (0)    ; 67 (0)      ; 103 (0)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 50 (0)             ; 54 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                         ; dcfifo                               ; work         ;
;                |dcfifo_opn1:auto_generated|                                                                                          ; 65 (12)             ; 0 (0)        ; 0 (0)    ; 67 (28)     ; 103 (27)                  ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (7)                         ; 50 (21)            ; 54 (6)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                              ; dcfifo_opn1                          ; work         ;
;                   |a_gray2bin_ddb:wrptr_g_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 5 (5)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                              ; a_gray2bin_ddb                       ; work         ;
;                   |a_gray2bin_ddb:ws_dgrp_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                              ; a_gray2bin_ddb                       ; work         ;
;                   |a_graycounter_8gc:wrptr_g1p|                                                                                      ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 16 (16)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                  ; a_graycounter_8gc                    ; work         ;
;                   |a_graycounter_c27:rdptr_g1p|                                                                                      ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 14 (14)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_c27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                  ; a_graycounter_c27                    ; work         ;
;                   |alt_synch_pipe_2ol:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (0)             ; 4 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                   ; alt_synch_pipe_2ol                   ; work         ;
;                      |dffpipe_jd9:dffpipe6|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (14)            ; 4 (4)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                                                                                                              ; dffpipe_jd9                          ; work         ;
;                   |alt_synch_pipe_3ol:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (0)             ; 5 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                   ; alt_synch_pipe_3ol                   ; work         ;
;                      |dffpipe_kd9:dffpipe9|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (13)            ; 5 (5)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                                                                                                              ; dffpipe_kd9                          ; work         ;
;                   |altsyncram_66b1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram                                                                                                                                                                                                                                                                                                                                                     ; altsyncram_66b1                      ; work         ;
;                   |cmpr_u26:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                     ; cmpr_u26                             ; work         ;
;                   |cmpr_u26:wrfull_eq_comp|                                                                                          ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                      ; cmpr_u26                             ; work         ;
;                   |dffpipe_gd9:ws_brp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_gd9                          ; work         ;
;                   |dffpipe_gd9:ws_bwp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 6 (6)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_gd9                          ; work         ;
;          |asyn_64_1:asyn_64_1|                                                                                                       ; 35 (0)              ; 0 (0)        ; 0 (0)    ; 42 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 40 (0)             ; 32 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; asyn_64_1                            ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 35 (0)              ; 0 (0)        ; 0 (0)    ; 42 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 40 (0)             ; 32 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                               ; dcfifo                               ; work         ;
;                |dcfifo_r9o1:auto_generated|                                                                                          ; 35 (6)              ; 0 (0)        ; 0 (0)    ; 42 (15)     ; 69 (21)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (2)                          ; 40 (12)            ; 32 (4)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                    ; dcfifo_r9o1                          ; work         ;
;                   |a_graycounter_6gc:wrptr_g1p|                                                                                      ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 2 (2)              ; 9 (9)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                        ; a_graycounter_6gc                    ; work         ;
;                   |a_graycounter_a27:rdptr_g1p|                                                                                      ; 11 (11)             ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 10 (10)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_a27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                        ; a_graycounter_a27                    ; work         ;
;                   |alt_synch_pipe_4ol:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (0)       ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 3 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                         ; alt_synch_pipe_4ol                   ; work         ;
;                      |dffpipe_nd9:dffpipe6|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 3 (3)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp|dffpipe_nd9:dffpipe6                                                                                                                                                                                                                                                                                                                                    ; dffpipe_nd9                          ; work         ;
;                   |alt_synch_pipe_5ol:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 13 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (0)             ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                         ; alt_synch_pipe_5ol                   ; work         ;
;                      |dffpipe_od9:dffpipe9|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 13 (13)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (14)            ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9                                                                                                                                                                                                                                                                                                                                    ; dffpipe_od9                          ; work         ;
;                   |altsyncram_ava1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram                                                                                                                                                                                                                                                                                                                                                           ; altsyncram_ava1                      ; work         ;
;                   |cmpr_s26:rdempty_eq_comp|                                                                                         ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                           ; cmpr_s26                             ; work         ;
;                   |cmpr_s26:wrfull_eq_comp|                                                                                          ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                            ; cmpr_s26                             ; work         ;
;    |sfp_rx_tx_1000:sfp_rx_tx_5|                                                                                                      ; 745 (0)             ; 0 (0)        ; 0 (0)    ; 683 (0)     ; 864 (0)                   ; 0 (0)         ; 34624             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 295 (0)                        ; 401 (0)            ; 463 (0)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sfp_rx_tx_1000                       ; work         ;
;       |act_led:act_led|                                                                                                              ; 53 (53)             ; 0 (0)        ; 0 (0)    ; 30 (30)     ; 28 (28)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 26 (26)                        ; 1 (1)              ; 27 (27)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|act_led:act_led                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; act_led                              ; work         ;
;       |gmii_139_1000:gmii_139|                                                                                                       ; 143 (143)           ; 0 (0)        ; 0 (0)    ; 183 (183)   ; 182 (182)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 95 (95)                        ; 123 (123)          ; 61 (61)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; gmii_139_1000                        ; work         ;
;       |sfp2gmii:sfp2gmii|                                                                                                            ; 327 (0)             ; 0 (0)        ; 0 (0)    ; 261 (0)     ; 309 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 136 (0)                        ; 116 (0)            ; 193 (0)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; sfp2gmii                             ; work         ;
;          |altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|                                                                      ; 327 (1)             ; 0 (0)        ; 0 (0)    ; 261 (2)     ; 309 (1)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 136 (1)                        ; 116 (1)            ; 193 (0)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_tse_pcs_pma_gige              ; work         ;
;             |altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|                                                        ; 21 (21)             ; 0 (0)        ; 0 (0)    ; 28 (28)     ; 31 (31)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 18 (18)            ; 13 (13)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync                                                                                                                                                                                                                                                                                                                                               ; altera_tse_gxb_aligned_rxsync        ; work         ;
;             |altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst                                                                                                                                                                                                                                                                                                                                                         ; altera_tse_gxb_gige_inst             ; work         ;
;                |altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|                                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige                                                                                                                                                                                                                                                                                                     ; altera_tse_alt4gxb_gige              ; work         ;
;                   |altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component                                                                                                                                                                                                                 ; altera_tse_alt4gxb_gige_alt4gxb_4fh9 ; work         ;
;             |altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|                                             ; 305 (0)             ; 0 (0)        ; 0 (0)    ; 243 (0)     ; 277 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 127 (0)                        ; 97 (0)             ; 180 (0)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst                                                                                                                                                                                                                                                                                                                                    ; altera_tse_top_1000_base_x_strx_gx   ; work         ;
;                |altera_tse_pcs_control:U_REG|                                                                                        ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG                                                                                                                                                                                                                                                                                                       ; altera_tse_pcs_control               ; work         ;
;                   |altera_tse_mdio_reg:U_REG|                                                                                        ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG                                                                                                                                                                                                                                                                             ; altera_tse_mdio_reg                  ; work         ;
;                |altera_tse_top_pcs_strx_gx:U_PCS|                                                                                    ; 304 (0)             ; 0 (0)        ; 0 (0)    ; 242 (0)     ; 276 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 127 (0)                        ; 97 (0)             ; 179 (0)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS                                                                                                                                                                                                                                                                                                   ; altera_tse_top_pcs_strx_gx           ; work         ;
;                   |altera_tse_rx_encapsulation_strx_gx:U_RCAPS|                                                                      ; 96 (96)             ; 0 (0)        ; 0 (0)    ; 95 (95)     ; 80 (80)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 61 (61)                        ; 37 (37)            ; 43 (43)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS                                                                                                                                                                                                                                                       ; altera_tse_rx_encapsulation_strx_gx  ; work         ;
;                   |altera_tse_top_autoneg:U_AUTONEG|                                                                                 ; 128 (126)           ; 0 (0)        ; 0 (0)    ; 99 (94)     ; 112 (103)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 40 (39)                        ; 30 (26)            ; 88 (87)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG                                                                                                                                                                                                                                                                  ; altera_tse_top_autoneg               ; work         ;
;                      |altera_std_synchronizer:U_SYNC_1|                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                 ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_2|                                                                              ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                                 ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_3|                                                                              ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_3                                                                                                                                                                                                                                 ; altera_std_synchronizer              ; work         ;
;                   |altera_tse_tx_encapsulation:U_TCAPS|                                                                              ; 80 (67)             ; 0 (0)        ; 0 (0)    ; 62 (49)     ; 84 (24)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 26 (25)                        ; 30 (0)             ; 54 (42)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS                                                                                                                                                                                                                                                               ; altera_tse_tx_encapsulation          ; work         ;
;                      |altera_std_synchronizer:U_SYNC_1|                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                              ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_2|                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                              ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_4|                                                                              ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_4                                                                                                                                                                                                                              ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_5|                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_5                                                                                                                                                                                                                              ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer_bundle:U_SYNC_3|                                                                       ; 12 (0)              ; 0 (0)        ; 0 (0)    ; 38 (0)      ; 48 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 22 (0)             ; 26 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                                                                                       ; altera_std_synchronizer_bundle       ; work         ;
;                         |altera_std_synchronizer:sync[0].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[10].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[11].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[11].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[12].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[12].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[13].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[13].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[14].u|                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[14].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[15].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[15].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[1].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[2].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[3].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[4].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[5].u|                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[6].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[7].u|                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[8].u|                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[9].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;       |tx139_gmii_1000:tx139_gmii|                                                                                                   ; 222 (122)           ; 0 (0)        ; 0 (0)    ; 215 (106)   ; 345 (173)                 ; 0 (0)         ; 34624             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 38 (21)                        ; 161 (73)           ; 184 (101)                     ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; tx139_gmii_1000                      ; work         ;
;          |asyn_256_139:asyn_256_139|                                                                                                 ; 65 (0)              ; 0 (0)        ; 0 (0)    ; 66 (0)      ; 103 (0)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 11 (0)                         ; 46 (0)             ; 57 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139                                                                                                                                                                                                                                                                                                                                                                                                                                 ; asyn_256_139                         ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 65 (0)              ; 0 (0)        ; 0 (0)    ; 66 (0)      ; 103 (0)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 11 (0)                         ; 46 (0)             ; 57 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                         ; dcfifo                               ; work         ;
;                |dcfifo_opn1:auto_generated|                                                                                          ; 65 (12)             ; 0 (0)        ; 0 (0)    ; 66 (27)     ; 103 (27)                  ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 11 (7)                         ; 46 (19)            ; 57 (6)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                              ; dcfifo_opn1                          ; work         ;
;                   |a_gray2bin_ddb:wrptr_g_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                              ; a_gray2bin_ddb                       ; work         ;
;                   |a_gray2bin_ddb:ws_dgrp_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                              ; a_gray2bin_ddb                       ; work         ;
;                   |a_graycounter_8gc:wrptr_g1p|                                                                                      ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 14 (14)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 15 (15)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                  ; a_graycounter_8gc                    ; work         ;
;                   |a_graycounter_c27:rdptr_g1p|                                                                                      ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 14 (14)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 15 (15)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_c27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                  ; a_graycounter_c27                    ; work         ;
;                   |alt_synch_pipe_2ol:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 12 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (0)             ; 5 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                   ; alt_synch_pipe_2ol                   ; work         ;
;                      |dffpipe_jd9:dffpipe6|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (13)            ; 5 (5)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                                                                                                              ; dffpipe_jd9                          ; work         ;
;                   |alt_synch_pipe_3ol:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (0)             ; 5 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                   ; alt_synch_pipe_3ol                   ; work         ;
;                      |dffpipe_kd9:dffpipe9|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (13)            ; 5 (5)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                                                                                                              ; dffpipe_kd9                          ; work         ;
;                   |altsyncram_66b1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram                                                                                                                                                                                                                                                                                                                                                     ; altsyncram_66b1                      ; work         ;
;                   |cmpr_u26:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                     ; cmpr_u26                             ; work         ;
;                   |cmpr_u26:wrfull_eq_comp|                                                                                          ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                      ; cmpr_u26                             ; work         ;
;                   |dffpipe_gd9:ws_brp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_gd9                          ; work         ;
;                   |dffpipe_gd9:ws_bwp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_gd9                          ; work         ;
;          |asyn_64_1:asyn_64_1|                                                                                                       ; 35 (0)              ; 0 (0)        ; 0 (0)    ; 45 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 42 (0)             ; 32 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; asyn_64_1                            ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 35 (0)              ; 0 (0)        ; 0 (0)    ; 45 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 42 (0)             ; 32 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                               ; dcfifo                               ; work         ;
;                |dcfifo_r9o1:auto_generated|                                                                                          ; 35 (6)              ; 0 (0)        ; 0 (0)    ; 45 (20)     ; 69 (21)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (2)                          ; 42 (16)            ; 32 (5)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                    ; dcfifo_r9o1                          ; work         ;
;                   |a_graycounter_6gc:wrptr_g1p|                                                                                      ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 14 (14)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 2 (2)              ; 11 (11)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                        ; a_graycounter_6gc                    ; work         ;
;                   |a_graycounter_a27:rdptr_g1p|                                                                                      ; 11 (11)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 10 (10)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_a27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                        ; a_graycounter_a27                    ; work         ;
;                   |alt_synch_pipe_4ol:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (0)             ; 1 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                         ; alt_synch_pipe_4ol                   ; work         ;
;                      |dffpipe_nd9:dffpipe6|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (13)            ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp|dffpipe_nd9:dffpipe6                                                                                                                                                                                                                                                                                                                                    ; dffpipe_nd9                          ; work         ;
;                   |alt_synch_pipe_5ol:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 3 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                         ; alt_synch_pipe_5ol                   ; work         ;
;                      |dffpipe_od9:dffpipe9|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 3 (3)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9                                                                                                                                                                                                                                                                                                                                    ; dffpipe_od9                          ; work         ;
;                   |altsyncram_ava1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram                                                                                                                                                                                                                                                                                                                                                           ; altsyncram_ava1                      ; work         ;
;                   |cmpr_s26:rdempty_eq_comp|                                                                                         ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                           ; cmpr_s26                             ; work         ;
;                   |cmpr_s26:wrfull_eq_comp|                                                                                          ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                            ; cmpr_s26                             ; work         ;
;    |sfp_rx_tx_1000:sfp_rx_tx_6|                                                                                                      ; 746 (0)             ; 0 (0)        ; 0 (0)    ; 685 (0)     ; 864 (0)                   ; 0 (0)         ; 34624             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 297 (0)                        ; 413 (0)            ; 452 (0)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sfp_rx_tx_1000                       ; work         ;
;       |act_led:act_led|                                                                                                              ; 53 (53)             ; 0 (0)        ; 0 (0)    ; 30 (30)     ; 28 (28)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 26 (26)                        ; 1 (1)              ; 27 (27)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|act_led:act_led                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; act_led                              ; work         ;
;       |gmii_139_1000:gmii_139|                                                                                                       ; 143 (143)           ; 0 (0)        ; 0 (0)    ; 177 (177)   ; 182 (182)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 93 (93)                        ; 133 (133)          ; 51 (51)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; gmii_139_1000                        ; work         ;
;       |sfp2gmii:sfp2gmii|                                                                                                            ; 328 (0)             ; 0 (0)        ; 0 (0)    ; 261 (0)     ; 309 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 130 (0)                        ; 110 (0)            ; 200 (0)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; sfp2gmii                             ; work         ;
;          |altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|                                                                      ; 328 (1)             ; 0 (0)        ; 0 (0)    ; 261 (2)     ; 309 (1)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 130 (1)                        ; 110 (1)            ; 200 (0)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_tse_pcs_pma_gige              ; work         ;
;             |altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|                                                        ; 21 (21)             ; 0 (0)        ; 0 (0)    ; 24 (24)     ; 31 (31)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 14 (14)            ; 17 (17)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync                                                                                                                                                                                                                                                                                                                                               ; altera_tse_gxb_aligned_rxsync        ; work         ;
;             |altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst                                                                                                                                                                                                                                                                                                                                                         ; altera_tse_gxb_gige_inst             ; work         ;
;                |altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|                                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige                                                                                                                                                                                                                                                                                                     ; altera_tse_alt4gxb_gige              ; work         ;
;                   |altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component                                                                                                                                                                                                                 ; altera_tse_alt4gxb_gige_alt4gxb_4fh9 ; work         ;
;             |altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|                                             ; 306 (0)             ; 0 (0)        ; 0 (0)    ; 242 (0)     ; 277 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 125 (0)                        ; 95 (0)             ; 183 (0)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst                                                                                                                                                                                                                                                                                                                                    ; altera_tse_top_1000_base_x_strx_gx   ; work         ;
;                |altera_tse_pcs_control:U_REG|                                                                                        ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG                                                                                                                                                                                                                                                                                                       ; altera_tse_pcs_control               ; work         ;
;                   |altera_tse_mdio_reg:U_REG|                                                                                        ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG                                                                                                                                                                                                                                                                             ; altera_tse_mdio_reg                  ; work         ;
;                |altera_tse_top_pcs_strx_gx:U_PCS|                                                                                    ; 305 (0)             ; 0 (0)        ; 0 (0)    ; 241 (0)     ; 276 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 125 (0)                        ; 95 (0)             ; 182 (0)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS                                                                                                                                                                                                                                                                                                   ; altera_tse_top_pcs_strx_gx           ; work         ;
;                   |altera_tse_rx_encapsulation_strx_gx:U_RCAPS|                                                                      ; 96 (96)             ; 0 (0)        ; 0 (0)    ; 92 (92)     ; 80 (80)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 55 (55)                        ; 29 (29)            ; 51 (51)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS                                                                                                                                                                                                                                                       ; altera_tse_rx_encapsulation_strx_gx  ; work         ;
;                   |altera_tse_top_autoneg:U_AUTONEG|                                                                                 ; 128 (126)           ; 0 (0)        ; 0 (0)    ; 93 (89)     ; 112 (103)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 38 (37)                        ; 30 (26)            ; 90 (89)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG                                                                                                                                                                                                                                                                  ; altera_tse_top_autoneg               ; work         ;
;                      |altera_std_synchronizer:U_SYNC_1|                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                 ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_2|                                                                              ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                                 ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_3|                                                                              ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_3                                                                                                                                                                                                                                 ; altera_std_synchronizer              ; work         ;
;                   |altera_tse_tx_encapsulation:U_TCAPS|                                                                              ; 81 (68)             ; 0 (0)        ; 0 (0)    ; 66 (44)     ; 84 (24)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 32 (31)                        ; 36 (0)             ; 49 (37)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS                                                                                                                                                                                                                                                               ; altera_tse_tx_encapsulation          ; work         ;
;                      |altera_std_synchronizer:U_SYNC_1|                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                              ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_2|                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                              ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_4|                                                                              ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_4                                                                                                                                                                                                                              ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_5|                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_5                                                                                                                                                                                                                              ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer_bundle:U_SYNC_3|                                                                       ; 12 (0)              ; 0 (0)        ; 0 (0)    ; 38 (0)      ; 48 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 30 (0)             ; 18 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                                                                                       ; altera_std_synchronizer_bundle       ; work         ;
;                         |altera_std_synchronizer:sync[0].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[10].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[11].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[11].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[12].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[12].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[13].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 3 (3)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[13].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[14].u|                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[14].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[15].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[15].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[1].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[2].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[3].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[4].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[5].u|                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[6].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[7].u|                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[8].u|                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[9].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;       |tx139_gmii_1000:tx139_gmii|                                                                                                   ; 222 (122)           ; 0 (0)        ; 0 (0)    ; 223 (117)   ; 345 (173)                 ; 0 (0)         ; 34624             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 48 (31)                        ; 169 (79)           ; 176 (93)                      ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; tx139_gmii_1000                      ; work         ;
;          |asyn_256_139:asyn_256_139|                                                                                                 ; 65 (0)              ; 0 (0)        ; 0 (0)    ; 66 (0)      ; 103 (0)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 49 (0)             ; 54 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139                                                                                                                                                                                                                                                                                                                                                                                                                                 ; asyn_256_139                         ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 65 (0)              ; 0 (0)        ; 0 (0)    ; 66 (0)      ; 103 (0)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 49 (0)             ; 54 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                         ; dcfifo                               ; work         ;
;                |dcfifo_opn1:auto_generated|                                                                                          ; 65 (12)             ; 0 (0)        ; 0 (0)    ; 66 (26)     ; 103 (27)                  ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (7)                         ; 49 (20)            ; 54 (5)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                              ; dcfifo_opn1                          ; work         ;
;                   |a_gray2bin_ddb:wrptr_g_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 5 (5)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                              ; a_gray2bin_ddb                       ; work         ;
;                   |a_gray2bin_ddb:ws_dgrp_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                              ; a_gray2bin_ddb                       ; work         ;
;                   |a_graycounter_8gc:wrptr_g1p|                                                                                      ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 14 (14)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 16 (16)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                  ; a_graycounter_8gc                    ; work         ;
;                   |a_graycounter_c27:rdptr_g1p|                                                                                      ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 14 (14)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_c27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                  ; a_graycounter_c27                    ; work         ;
;                   |alt_synch_pipe_2ol:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 15 (0)             ; 3 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                   ; alt_synch_pipe_2ol                   ; work         ;
;                      |dffpipe_jd9:dffpipe6|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 15 (15)            ; 3 (3)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                                                                                                              ; dffpipe_jd9                          ; work         ;
;                   |alt_synch_pipe_3ol:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (0)             ; 5 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                   ; alt_synch_pipe_3ol                   ; work         ;
;                      |dffpipe_kd9:dffpipe9|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (13)            ; 5 (5)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                                                                                                              ; dffpipe_kd9                          ; work         ;
;                   |altsyncram_66b1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram                                                                                                                                                                                                                                                                                                                                                     ; altsyncram_66b1                      ; work         ;
;                   |cmpr_u26:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                     ; cmpr_u26                             ; work         ;
;                   |cmpr_u26:wrfull_eq_comp|                                                                                          ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                      ; cmpr_u26                             ; work         ;
;                   |dffpipe_gd9:ws_brp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_gd9                          ; work         ;
;                   |dffpipe_gd9:ws_bwp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 7 (7)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_gd9                          ; work         ;
;          |asyn_64_1:asyn_64_1|                                                                                                       ; 35 (0)              ; 0 (0)        ; 0 (0)    ; 42 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 41 (0)             ; 31 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; asyn_64_1                            ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 35 (0)              ; 0 (0)        ; 0 (0)    ; 42 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 41 (0)             ; 31 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                               ; dcfifo                               ; work         ;
;                |dcfifo_r9o1:auto_generated|                                                                                          ; 35 (6)              ; 0 (0)        ; 0 (0)    ; 42 (17)     ; 69 (21)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (2)                          ; 41 (14)            ; 31 (4)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                    ; dcfifo_r9o1                          ; work         ;
;                   |a_graycounter_6gc:wrptr_g1p|                                                                                      ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 10 (10)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                        ; a_graycounter_6gc                    ; work         ;
;                   |a_graycounter_a27:rdptr_g1p|                                                                                      ; 11 (11)             ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 1 (1)              ; 9 (9)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_a27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                        ; a_graycounter_a27                    ; work         ;
;                   |alt_synch_pipe_4ol:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (0)             ; 2 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                         ; alt_synch_pipe_4ol                   ; work         ;
;                      |dffpipe_nd9:dffpipe6|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (12)            ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp|dffpipe_nd9:dffpipe6                                                                                                                                                                                                                                                                                                                                    ; dffpipe_nd9                          ; work         ;
;                   |alt_synch_pipe_5ol:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (0)             ; 2 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                         ; alt_synch_pipe_5ol                   ; work         ;
;                      |dffpipe_od9:dffpipe9|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (12)            ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9                                                                                                                                                                                                                                                                                                                                    ; dffpipe_od9                          ; work         ;
;                   |altsyncram_ava1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram                                                                                                                                                                                                                                                                                                                                                           ; altsyncram_ava1                      ; work         ;
;                   |cmpr_s26:rdempty_eq_comp|                                                                                         ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                           ; cmpr_s26                             ; work         ;
;                   |cmpr_s26:wrfull_eq_comp|                                                                                          ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                            ; cmpr_s26                             ; work         ;
;    |sfp_rx_tx_1000:sfp_rx_tx_7|                                                                                                      ; 746 (0)             ; 0 (0)        ; 0 (0)    ; 670 (0)     ; 866 (0)                   ; 0 (0)         ; 34624             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 290 (0)                        ; 411 (0)            ; 459 (0)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sfp_rx_tx_1000                       ; work         ;
;       |act_led:act_led|                                                                                                              ; 53 (53)             ; 0 (0)        ; 0 (0)    ; 30 (30)     ; 28 (28)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 26 (26)                        ; 1 (1)              ; 27 (27)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|act_led:act_led                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; act_led                              ; work         ;
;       |gmii_139_1000:gmii_139|                                                                                                       ; 143 (143)           ; 0 (0)        ; 0 (0)    ; 171 (171)   ; 182 (182)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 93 (93)                        ; 134 (134)          ; 50 (50)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; gmii_139_1000                        ; work         ;
;       |sfp2gmii:sfp2gmii|                                                                                                            ; 328 (0)             ; 0 (0)        ; 0 (0)    ; 254 (0)     ; 311 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 123 (0)                        ; 105 (0)            ; 208 (0)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; sfp2gmii                             ; work         ;
;          |altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|                                                                      ; 328 (2)             ; 0 (0)        ; 0 (0)    ; 254 (3)     ; 311 (3)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 123 (1)                        ; 105 (2)            ; 208 (1)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_tse_pcs_pma_gige              ; work         ;
;             |altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|                                                        ; 21 (21)             ; 0 (0)        ; 0 (0)    ; 27 (27)     ; 31 (31)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 15 (15)            ; 16 (16)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync                                                                                                                                                                                                                                                                                                                                               ; altera_tse_gxb_aligned_rxsync        ; work         ;
;             |altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst                                                                                                                                                                                                                                                                                                                                                         ; altera_tse_gxb_gige_inst             ; work         ;
;                |altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|                                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige                                                                                                                                                                                                                                                                                                     ; altera_tse_alt4gxb_gige              ; work         ;
;                   |altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component                                                                                                                                                                                                                 ; altera_tse_alt4gxb_gige_alt4gxb_4fh9 ; work         ;
;             |altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|                                             ; 305 (0)             ; 0 (0)        ; 0 (0)    ; 236 (0)     ; 277 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 114 (0)                        ; 88 (0)             ; 193 (0)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst                                                                                                                                                                                                                                                                                                                                    ; altera_tse_top_1000_base_x_strx_gx   ; work         ;
;                |altera_tse_pcs_control:U_REG|                                                                                        ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG                                                                                                                                                                                                                                                                                                       ; altera_tse_pcs_control               ; work         ;
;                   |altera_tse_mdio_reg:U_REG|                                                                                        ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG                                                                                                                                                                                                                                                                             ; altera_tse_mdio_reg                  ; work         ;
;                |altera_tse_top_pcs_strx_gx:U_PCS|                                                                                    ; 304 (0)             ; 0 (0)        ; 0 (0)    ; 235 (0)     ; 276 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 114 (0)                        ; 88 (0)             ; 192 (0)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS                                                                                                                                                                                                                                                                                                   ; altera_tse_top_pcs_strx_gx           ; work         ;
;                   |altera_tse_rx_encapsulation_strx_gx:U_RCAPS|                                                                      ; 96 (96)             ; 0 (0)        ; 0 (0)    ; 98 (98)     ; 80 (80)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 54 (54)                        ; 33 (33)            ; 50 (50)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS                                                                                                                                                                                                                                                       ; altera_tse_rx_encapsulation_strx_gx  ; work         ;
;                   |altera_tse_top_autoneg:U_AUTONEG|                                                                                 ; 128 (126)           ; 0 (0)        ; 0 (0)    ; 94 (91)     ; 112 (103)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 37 (37)                        ; 28 (23)            ; 91 (89)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG                                                                                                                                                                                                                                                                  ; altera_tse_top_autoneg               ; work         ;
;                      |altera_std_synchronizer:U_SYNC_1|                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                 ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_2|                                                                              ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                                 ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_3|                                                                              ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_3                                                                                                                                                                                                                                 ; altera_std_synchronizer              ; work         ;
;                   |altera_tse_tx_encapsulation:U_TCAPS|                                                                              ; 80 (67)             ; 0 (0)        ; 0 (0)    ; 57 (44)     ; 84 (24)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 23 (23)                        ; 27 (0)             ; 57 (44)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS                                                                                                                                                                                                                                                               ; altera_tse_tx_encapsulation          ; work         ;
;                      |altera_std_synchronizer:U_SYNC_1|                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                              ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_2|                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                              ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_4|                                                                              ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_4                                                                                                                                                                                                                              ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer:U_SYNC_5|                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_5                                                                                                                                                                                                                              ; altera_std_synchronizer              ; work         ;
;                      |altera_std_synchronizer_bundle:U_SYNC_3|                                                                       ; 12 (0)              ; 0 (0)        ; 0 (0)    ; 39 (0)      ; 48 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 20 (0)             ; 28 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                                                                                       ; altera_std_synchronizer_bundle       ; work         ;
;                         |altera_std_synchronizer:sync[0].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[10].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[11].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[11].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[12].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[12].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[13].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[13].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[14].u|                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[14].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[15].u|                                                                         ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[15].u                                                                                                                                                                                    ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[1].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[2].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[3].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[4].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[5].u|                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[6].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[7].u|                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[8].u|                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;                         |altera_std_synchronizer:sync[9].u|                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u                                                                                                                                                                                     ; altera_std_synchronizer              ; work         ;
;       |tx139_gmii_1000:tx139_gmii|                                                                                                   ; 222 (122)           ; 0 (0)        ; 0 (0)    ; 220 (114)   ; 345 (173)                 ; 0 (0)         ; 34624             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 48 (28)                        ; 171 (79)           ; 176 (94)                      ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; tx139_gmii_1000                      ; work         ;
;          |asyn_256_139:asyn_256_139|                                                                                                 ; 65 (0)              ; 0 (0)        ; 0 (0)    ; 65 (0)      ; 103 (0)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 14 (0)                         ; 50 (0)             ; 53 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139                                                                                                                                                                                                                                                                                                                                                                                                                                 ; asyn_256_139                         ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 65 (0)              ; 0 (0)        ; 0 (0)    ; 65 (0)      ; 103 (0)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 14 (0)                         ; 50 (0)             ; 53 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                         ; dcfifo                               ; work         ;
;                |dcfifo_opn1:auto_generated|                                                                                          ; 65 (12)             ; 0 (0)        ; 0 (0)    ; 65 (27)     ; 103 (27)                  ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 14 (8)                         ; 50 (22)            ; 53 (4)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated                                                                                                                                                                                                                                                                                                                                                                              ; dcfifo_opn1                          ; work         ;
;                   |a_gray2bin_ddb:wrptr_g_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 5 (5)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                              ; a_gray2bin_ddb                       ; work         ;
;                   |a_gray2bin_ddb:ws_dgrp_gray2bin|                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_gray2bin_ddb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                              ; a_gray2bin_ddb                       ; work         ;
;                   |a_graycounter_8gc:wrptr_g1p|                                                                                      ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 14 (14)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                  ; a_graycounter_8gc                    ; work         ;
;                   |a_graycounter_c27:rdptr_g1p|                                                                                      ; 16 (16)             ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 15 (15)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_c27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                  ; a_graycounter_c27                    ; work         ;
;                   |alt_synch_pipe_2ol:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (0)             ; 6 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                   ; alt_synch_pipe_2ol                   ; work         ;
;                      |dffpipe_jd9:dffpipe6|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (12)            ; 6 (6)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                                                                                                                                                                                                                              ; dffpipe_jd9                          ; work         ;
;                   |alt_synch_pipe_3ol:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 18 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (0)             ; 4 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                   ; alt_synch_pipe_3ol                   ; work         ;
;                      |dffpipe_kd9:dffpipe9|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (14)            ; 4 (4)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9                                                                                                                                                                                                                                                                                                                              ; dffpipe_kd9                          ; work         ;
;                   |altsyncram_66b1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram                                                                                                                                                                                                                                                                                                                                                     ; altsyncram_66b1                      ; work         ;
;                   |cmpr_u26:rdempty_eq_comp|                                                                                         ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                     ; cmpr_u26                             ; work         ;
;                   |cmpr_u26:wrfull_eq_comp|                                                                                          ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|cmpr_u26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                      ; cmpr_u26                             ; work         ;
;                   |dffpipe_gd9:ws_brp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_gd9                          ; work         ;
;                   |dffpipe_gd9:ws_bwp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 7 (7)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                           ; dffpipe_gd9                          ; work         ;
;          |asyn_64_1:asyn_64_1|                                                                                                       ; 35 (0)              ; 0 (0)        ; 0 (0)    ; 48 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 42 (0)             ; 32 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; asyn_64_1                            ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                ; 35 (0)              ; 0 (0)        ; 0 (0)    ; 48 (0)      ; 69 (0)                    ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 42 (0)             ; 32 (0)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                               ; dcfifo                               ; work         ;
;                |dcfifo_r9o1:auto_generated|                                                                                          ; 35 (6)              ; 0 (0)        ; 0 (0)    ; 48 (19)     ; 69 (21)                   ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (1)                          ; 42 (13)            ; 32 (7)                        ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                    ; dcfifo_r9o1                          ; work         ;
;                   |a_graycounter_6gc:wrptr_g1p|                                                                                      ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 2 (2)              ; 8 (8)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                        ; a_graycounter_6gc                    ; work         ;
;                   |a_graycounter_a27:rdptr_g1p|                                                                                      ; 11 (11)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 10 (10)                       ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_a27:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                        ; a_graycounter_a27                    ; work         ;
;                   |alt_synch_pipe_4ol:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (0)       ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (0)             ; 2 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp                                                                                                                                                                                                                                                                                                                                                         ; alt_synch_pipe_4ol                   ; work         ;
;                      |dffpipe_nd9:dffpipe6|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (12)            ; 2 (2)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_4ol:rs_dgwp|dffpipe_nd9:dffpipe6                                                                                                                                                                                                                                                                                                                                    ; dffpipe_nd9                          ; work         ;
;                   |alt_synch_pipe_5ol:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 14 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (0)             ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp                                                                                                                                                                                                                                                                                                                                                         ; alt_synch_pipe_5ol                   ; work         ;
;                      |dffpipe_od9:dffpipe9|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 14 (14)            ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9                                                                                                                                                                                                                                                                                                                                    ; dffpipe_od9                          ; work         ;
;                   |altsyncram_ava1:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram                                                                                                                                                                                                                                                                                                                                                           ; altsyncram_ava1                      ; work         ;
;                   |cmpr_s26:rdempty_eq_comp|                                                                                         ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                           ; cmpr_s26                             ; work         ;
;                   |cmpr_s26:wrfull_eq_comp|                                                                                          ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 3 (3)                         ; |netFPGAmini|sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|cmpr_s26:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                            ; cmpr_s26                             ; work         ;
;    |tx_gen:tx_gen|                                                                                                                   ; 1717 (518)          ; 0 (0)        ; 0 (0)    ; 1774 (966)  ; 2065 (1313)               ; 0 (0)         ; 35136             ; 5    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 856 (335)                      ; 1202 (1121)        ; 867 (188)                     ; |netFPGAmini|tx_gen:tx_gen                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; tx_gen                               ; work         ;
;       |crc_gen:crc_gen|                                                                                                              ; 1117 (0)            ; 0 (0)        ; 0 (0)    ; 761 (0)     ; 682 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 507 (0)                        ; 79 (0)             ; 612 (0)                       ; |netFPGAmini|tx_gen:tx_gen|crc_gen:crc_gen                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; crc_gen                              ; work         ;
;          |crc_gen_altcrc:crc_gen_altcrc_inst|                                                                                        ; 1117 (161)          ; 0 (0)        ; 0 (0)    ; 761 (115)   ; 682 (32)                  ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 507 (123)                      ; 79 (32)            ; 612 (38)                      ; |netFPGAmini|tx_gen:tx_gen|crc_gen:crc_gen|crc_gen_altcrc:crc_gen_altcrc_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ; crc_gen_altcrc                       ; work         ;
;             |crc_gen_altcrceop:crc_gen_altcrceop_0|                                                                                  ; 336 (336)           ; 0 (0)        ; 0 (0)    ; 247 (247)   ; 140 (140)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 233 (233)                      ; 8 (8)              ; 137 (137)                     ; |netFPGAmini|tx_gen:tx_gen|crc_gen:crc_gen|crc_gen_altcrc:crc_gen_altcrc_inst|crc_gen_altcrceop:crc_gen_altcrceop_0                                                                                                                                                                                                                                                                                                                                                                                                          ; crc_gen_altcrceop                    ; work         ;
;             |crc_gen_altcrcfeedbck:crc_gen_altcrcfeedbck_0|                                                                          ; 88 (0)              ; 0 (0)        ; 0 (0)    ; 72 (0)      ; 64 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 27 (0)                         ; 0 (0)              ; 64 (0)                        ; |netFPGAmini|tx_gen:tx_gen|crc_gen:crc_gen|crc_gen_altcrc:crc_gen_altcrc_inst|crc_gen_altcrcfeedbck:crc_gen_altcrcfeedbck_0                                                                                                                                                                                                                                                                                                                                                                                                  ; crc_gen_altcrcfeedbck                ; work         ;
;                |crc_gen_altcrcfeedbckExpr:crc_gen_altcrcfeedbckpipe|                                                                 ; 88 (88)             ; 0 (0)        ; 0 (0)    ; 72 (72)     ; 64 (64)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 27 (27)                        ; 0 (0)              ; 64 (64)                       ; |netFPGAmini|tx_gen:tx_gen|crc_gen:crc_gen|crc_gen_altcrc:crc_gen_altcrc_inst|crc_gen_altcrcfeedbck:crc_gen_altcrcfeedbck_0|crc_gen_altcrcfeedbckExpr:crc_gen_altcrcfeedbckpipe                                                                                                                                                                                                                                                                                                                                              ; crc_gen_altcrcfeedbckExpr            ; work         ;
;             |crc_gen_altcrcfeedfwd:crc_gen_altcrcfeedfwd_0|                                                                          ; 331 (0)             ; 0 (0)        ; 0 (0)    ; 258 (5)     ; 239 (7)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 98 (0)                         ; 7 (6)              ; 236 (1)                       ; |netFPGAmini|tx_gen:tx_gen|crc_gen:crc_gen|crc_gen_altcrc:crc_gen_altcrc_inst|crc_gen_altcrcfeedfwd:crc_gen_altcrcfeedfwd_0                                                                                                                                                                                                                                                                                                                                                                                                  ; crc_gen_altcrcfeedfwd                ; work         ;
;                |crc_gen_altcrcfeedfwdExpr:crc_gen_altcrcfeedfwdpipe|                                                                 ; 331 (331)           ; 0 (0)        ; 0 (0)    ; 254 (254)   ; 232 (232)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 98 (98)                        ; 1 (1)              ; 235 (235)                     ; |netFPGAmini|tx_gen:tx_gen|crc_gen:crc_gen|crc_gen_altcrc:crc_gen_altcrc_inst|crc_gen_altcrcfeedfwd:crc_gen_altcrcfeedfwd_0|crc_gen_altcrcfeedfwdExpr:crc_gen_altcrcfeedfwdpipe                                                                                                                                                                                                                                                                                                                                              ; crc_gen_altcrcfeedfwdExpr            ; work         ;
;             |crc_gen_altcrcipb:crc_gen_altcrcipb_0|                                                                                  ; 113 (113)           ; 0 (0)        ; 0 (0)    ; 129 (129)   ; 135 (135)                 ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 29 (29)            ; 111 (111)                     ; |netFPGAmini|tx_gen:tx_gen|crc_gen:crc_gen|crc_gen_altcrc:crc_gen_altcrc_inst|crc_gen_altcrcipb:crc_gen_altcrcipb_0                                                                                                                                                                                                                                                                                                                                                                                                          ; crc_gen_altcrcipb                    ; work         ;
;             |crc_gen_altcrcscale:crc_gen_altcrcscale_0|                                                                              ; 88 (0)              ; 0 (0)        ; 0 (0)    ; 61 (0)      ; 72 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 19 (0)                         ; 3 (0)              ; 69 (0)                        ; |netFPGAmini|tx_gen:tx_gen|crc_gen:crc_gen|crc_gen_altcrc:crc_gen_altcrc_inst|crc_gen_altcrcscale:crc_gen_altcrcscale_0                                                                                                                                                                                                                                                                                                                                                                                                      ; crc_gen_altcrcscale                  ; work         ;
;                |crc_gen_altcrcscaleExpr:crc_gen_altcrcscalepipe|                                                                     ; 88 (88)             ; 0 (0)        ; 0 (0)    ; 61 (61)     ; 72 (72)                   ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 19 (19)                        ; 3 (3)              ; 69 (69)                       ; |netFPGAmini|tx_gen:tx_gen|crc_gen:crc_gen|crc_gen_altcrc:crc_gen_altcrc_inst|crc_gen_altcrcscale:crc_gen_altcrcscale_0|crc_gen_altcrcscaleExpr:crc_gen_altcrcscalepipe                                                                                                                                                                                                                                                                                                                                                      ; crc_gen_altcrcscaleExpr              ; work         ;
;       |level2_256_139:level2_256_139|                                                                                                ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)      ; 39 (0)                    ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (0)                          ; 1 (0)              ; 38 (0)                        ; |netFPGAmini|tx_gen:tx_gen|level2_256_139:level2_256_139                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; level2_256_139                       ; work         ;
;          |scfifo:scfifo_component|                                                                                                   ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)      ; 39 (0)                    ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (0)                          ; 1 (0)              ; 38 (0)                        ; |netFPGAmini|tx_gen:tx_gen|level2_256_139:level2_256_139|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                             ; scfifo                               ; work         ;
;             |scfifo_i791:auto_generated|                                                                                             ; 46 (0)              ; 0 (0)        ; 0 (0)    ; 29 (0)      ; 39 (0)                    ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (0)                          ; 1 (0)              ; 38 (0)                        ; |netFPGAmini|tx_gen:tx_gen|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                  ; scfifo_i791                          ; work         ;
;                |a_dpfifo_pd91:dpfifo|                                                                                                ; 46 (23)             ; 0 (0)        ; 0 (0)    ; 29 (17)     ; 39 (16)                   ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 1 (1)              ; 38 (15)                       ; |netFPGAmini|tx_gen:tx_gen|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo                                                                                                                                                                                                                                                                                                                                                                                             ; a_dpfifo_pd91                        ; work         ;
;                   |altsyncram_urn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 34560             ; 4    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|tx_gen:tx_gen|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|altsyncram_urn1:FIFOram                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram_urn1                      ; work         ;
;                   |cntr_hkb:rd_ptr_msb|                                                                                              ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |netFPGAmini|tx_gen:tx_gen|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|cntr_hkb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                         ; cntr_hkb                             ; work         ;
;                   |cntr_ikb:wr_ptr|                                                                                                  ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|tx_gen:tx_gen|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|cntr_ikb:wr_ptr                                                                                                                                                                                                                                                                                                                                                                             ; cntr_ikb                             ; work         ;
;                   |cntr_uk7:usedw_counter|                                                                                           ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |netFPGAmini|tx_gen:tx_gen|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|cntr_uk7:usedw_counter                                                                                                                                                                                                                                                                                                                                                                      ; cntr_uk7                             ; work         ;
;       |level2_64_19:level2_64_19|                                                                                                    ; 36 (0)              ; 0 (0)        ; 0 (0)    ; 21 (0)      ; 31 (0)                    ; 0 (0)         ; 576               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 1 (0)              ; 30 (0)                        ; |netFPGAmini|tx_gen:tx_gen|level2_64_19:level2_64_19                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; level2_64_19                         ; work         ;
;          |scfifo:scfifo_component|                                                                                                   ; 36 (0)              ; 0 (0)        ; 0 (0)    ; 21 (0)      ; 31 (0)                    ; 0 (0)         ; 576               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 1 (0)              ; 30 (0)                        ; |netFPGAmini|tx_gen:tx_gen|level2_64_19:level2_64_19|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; scfifo                               ; work         ;
;             |scfifo_h491:auto_generated|                                                                                             ; 36 (0)              ; 0 (0)        ; 0 (0)    ; 21 (0)      ; 31 (0)                    ; 0 (0)         ; 576               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 1 (0)              ; 30 (0)                        ; |netFPGAmini|tx_gen:tx_gen|level2_64_19:level2_64_19|scfifo:scfifo_component|scfifo_h491:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                      ; scfifo_h491                          ; work         ;
;                |a_dpfifo_oa91:dpfifo|                                                                                                ; 36 (19)             ; 0 (0)        ; 0 (0)    ; 21 (12)     ; 31 (14)                   ; 0 (0)         ; 576               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 1 (1)              ; 30 (13)                       ; |netFPGAmini|tx_gen:tx_gen|level2_64_19:level2_64_19|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                 ; a_dpfifo_oa91                        ; work         ;
;                   |altsyncram_eln1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 576               ; 1    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |netFPGAmini|tx_gen:tx_gen|level2_64_19:level2_64_19|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_eln1:FIFOram                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram_eln1                      ; work         ;
;                   |cntr_fkb:rd_ptr_msb|                                                                                              ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 5 (5)                         ; |netFPGAmini|tx_gen:tx_gen|level2_64_19:level2_64_19|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|cntr_fkb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                             ; cntr_fkb                             ; work         ;
;                   |cntr_gkb:wr_ptr|                                                                                                  ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|tx_gen:tx_gen|level2_64_19:level2_64_19|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|cntr_gkb:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                 ; cntr_gkb                             ; work         ;
;                   |cntr_sk7:usedw_counter|                                                                                           ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |netFPGAmini|tx_gen:tx_gen|level2_64_19:level2_64_19|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|cntr_sk7:usedw_counter                                                                                                                                                                                                                                                                                                                                                                          ; cntr_sk7                             ; work         ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+----------+-------------+---------------------------+---------------+-------------------+------+--------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                                                                                            ;
+---------------------+----------+---------------+---------------+------------------------------------------------------------------+----------------------------------------------+------------+-----------+-----------+-----------+------------+
; Name                ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Input Pin to Input Register(or DDIO High Capture Register) Delay ; Input Pin to DDIO Low Capture Register Delay ; TCO        ; TCOE      ; DQS bus   ; NDQS bus  ; DQS output ;
+---------------------+----------+---------------+---------------+------------------------------------------------------------------+----------------------------------------------+------------+-----------+-----------+-----------+------------+
; sysclk_100m         ; Input    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; vsc8224_clkout_125m ; Input    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; vsc8224_rstn        ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; vsc_smi_mdc         ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; rgm0_tx_clk         ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm0_tx_ctl         ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm0_tx_data[0]     ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm0_tx_data[1]     ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm0_tx_data[2]     ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm0_tx_data[3]     ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm1_tx_clk         ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm1_tx_ctl         ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm1_tx_data[0]     ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm1_tx_data[1]     ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm1_tx_data[2]     ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm1_tx_data[3]     ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm2_tx_clk         ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm2_tx_ctl         ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm2_tx_data[0]     ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm2_tx_data[1]     ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm2_tx_data[2]     ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm2_tx_data[3]     ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm3_tx_clk         ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm3_tx_ctl         ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm3_tx_data[0]     ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm3_tx_data[1]     ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm3_tx_data[2]     ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; rgm3_tx_data[3]     ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 83 ps  ; --        ; --        ; --        ; --         ;
; ddr2_addr[0]        ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_addr[1]        ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_addr[2]        ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_addr[3]        ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_addr[4]        ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_addr[5]        ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_addr[6]        ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_addr[7]        ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_addr[8]        ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_addr[9]        ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_addr[10]       ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_addr[11]       ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_addr[12]       ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_addr[13]       ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; ddr2_addr[14]       ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; ddr2_addr[15]       ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; ddr2_bank_addr[0]   ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_bank_addr[1]   ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_bank_addr[2]   ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; ddr2_ras_n          ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_cas_n          ; Output   ; --            ; --            ; --                                                               ; --                                           ; (1) 105 ps ; --        ; --        ; --        ; --         ;
; ddr2_we_n           ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_cs_n           ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_cke            ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; ddr2_odt            ; Output   ; --            ; --            ; --                                                               ; --                                           ; (2) 192 ps ; --        ; --        ; --        ; --         ;
; sfp0_txd            ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp1_txd            ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp2_txd            ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp3_txd            ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; l_link_sfp0         ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; r_act_sfp0          ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; l_link_sfp1         ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; r_act_sfp1          ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; l_link_sfp2         ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; r_act_sfp2          ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; l_link_sfp3         ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; r_act_sfp3          ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_fault0          ; Input    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_los0            ; Input    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_present0        ; Input    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_dis0            ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_scl0            ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_fault1          ; Input    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_los1            ; Input    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_present1        ; Input    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_dis1            ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_scl1            ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_fault2          ; Input    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_los2            ; Input    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_present2        ; Input    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_dis2            ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_scl2            ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_fault3          ; Input    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_los3            ; Input    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_present3        ; Input    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_dis3            ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_scl3            ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; l_debug[0]          ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; l_debug[1]          ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; l_debug[2]          ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; l_debug[3]          ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; l_debug[4]          ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; l_debug[5]          ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; l_debug[6]          ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; l_debug[7]          ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; l_user_led          ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; vsc_smi_mdio        ; Bidir    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; ddr2_ck             ; Bidir    ; --            ; --            ; (0) 290 ps                                                       ; (0) 290 ps                                   ; (1) 105 ps ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; ddr2_ck_n           ; Bidir    ; --            ; --            ; --                                                               ; --                                           ; (1) 105 ps ; --        ; --        ; --        ; --         ;
; ddr2_dq[0]          ; Bidir    ; --            ; --            ; (16) 795 ps                                                      ; (16) 795 ps                                  ; (1) 105 ps ; (0) 96 ps ; (0) 57 ps ; (0) 57 ps ; --         ;
; ddr2_dq[1]          ; Bidir    ; --            ; --            ; (16) 795 ps                                                      ; (16) 795 ps                                  ; (1) 105 ps ; (0) 96 ps ; (0) 57 ps ; (0) 57 ps ; --         ;
; ddr2_dq[2]          ; Bidir    ; --            ; --            ; (16) 795 ps                                                      ; (16) 795 ps                                  ; (1) 105 ps ; (0) 96 ps ; (0) 57 ps ; (0) 57 ps ; --         ;
; ddr2_dq[3]          ; Bidir    ; --            ; --            ; (16) 795 ps                                                      ; (16) 795 ps                                  ; (1) 105 ps ; (0) 96 ps ; (0) 57 ps ; (0) 57 ps ; --         ;
; ddr2_dq[4]          ; Bidir    ; --            ; --            ; (16) 795 ps                                                      ; (16) 795 ps                                  ; (1) 105 ps ; (0) 96 ps ; (0) 57 ps ; (0) 57 ps ; --         ;
; ddr2_dq[5]          ; Bidir    ; --            ; --            ; (16) 795 ps                                                      ; (16) 795 ps                                  ; (1) 105 ps ; (0) 96 ps ; (0) 57 ps ; (0) 57 ps ; --         ;
; ddr2_dq[6]          ; Bidir    ; --            ; --            ; (16) 795 ps                                                      ; (16) 795 ps                                  ; (1) 105 ps ; (0) 96 ps ; (0) 57 ps ; (0) 57 ps ; --         ;
; ddr2_dq[7]          ; Bidir    ; --            ; --            ; (16) 795 ps                                                      ; (16) 795 ps                                  ; (1) 105 ps ; (0) 96 ps ; (0) 57 ps ; (0) 57 ps ; --         ;
; ddr2_dq[8]          ; Bidir    ; --            ; --            ; (16) 795 ps                                                      ; (16) 795 ps                                  ; (1) 105 ps ; (0) 96 ps ; (0) 57 ps ; (0) 57 ps ; --         ;
; ddr2_dq[9]          ; Bidir    ; --            ; --            ; (16) 795 ps                                                      ; (16) 795 ps                                  ; (1) 105 ps ; (0) 96 ps ; (0) 57 ps ; (0) 57 ps ; --         ;
; ddr2_dq[10]         ; Bidir    ; --            ; --            ; (16) 795 ps                                                      ; (16) 795 ps                                  ; (1) 105 ps ; (0) 96 ps ; (0) 57 ps ; (0) 57 ps ; --         ;
; ddr2_dq[11]         ; Bidir    ; --            ; --            ; (16) 795 ps                                                      ; (16) 795 ps                                  ; (1) 105 ps ; (0) 96 ps ; (0) 57 ps ; (0) 57 ps ; --         ;
; ddr2_dq[12]         ; Bidir    ; --            ; --            ; (16) 795 ps                                                      ; (16) 795 ps                                  ; (1) 105 ps ; (0) 96 ps ; (0) 57 ps ; (0) 57 ps ; --         ;
; ddr2_dq[13]         ; Bidir    ; --            ; --            ; (16) 795 ps                                                      ; (16) 795 ps                                  ; (1) 105 ps ; (0) 96 ps ; (0) 57 ps ; (0) 57 ps ; --         ;
; ddr2_dq[14]         ; Bidir    ; --            ; --            ; (16) 795 ps                                                      ; (16) 795 ps                                  ; (1) 105 ps ; (0) 96 ps ; (0) 57 ps ; (0) 57 ps ; --         ;
; ddr2_dq[15]         ; Bidir    ; --            ; --            ; (16) 795 ps                                                      ; (16) 795 ps                                  ; (1) 105 ps ; (0) 96 ps ; (0) 57 ps ; (0) 57 ps ; --         ;
; ddr2_dqs[0]         ; Bidir    ; --            ; --            ; --                                                               ; --                                           ; (1) 105 ps ; (0) 96 ps ; --        ; --        ; (0)        ;
; ddr2_dqs[1]         ; Bidir    ; --            ; --            ; --                                                               ; --                                           ; (1) 105 ps ; (0) 96 ps ; --        ; --        ; (0)        ;
; ddr2_dqs_n[0]       ; Bidir    ; (0) 499 ps    ; --            ; --                                                               ; --                                           ; (1) 105 ps ; (0) 96 ps ; --        ; --        ; (0)        ;
; ddr2_dqs_n[1]       ; Bidir    ; (0) 499 ps    ; --            ; --                                                               ; --                                           ; (1) 105 ps ; (0) 96 ps ; --        ; --        ; (0)        ;
; ddr2_dm[0]          ; Bidir    ; --            ; --            ; --                                                               ; --                                           ; (1) 105 ps ; --        ; --        ; --        ; --         ;
; ddr2_dm[1]          ; Bidir    ; --            ; --            ; --                                                               ; --                                           ; (1) 105 ps ; --        ; --        ; --        ; --         ;
; sfp_sda0            ; Bidir    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_sda1            ; Bidir    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_sda2            ; Bidir    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_sda3            ; Bidir    ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sysclk_125m         ; Input    ; (0) 426 ps    ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; fpga_resetn         ; Input    ; (0) 426 ps    ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp3_rxd            ; Input    ; (0) 499 ps    ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp2_rxd            ; Input    ; (0) 499 ps    ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp1_rxd            ; Input    ; (0) 499 ps    ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp0_rxd            ; Input    ; (0) 499 ps    ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_clk0            ; Input    ; (0) 499 ps    ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; rgm3_rx_clk         ; Input    ; (0) 426 ps    ; (0) 426 ps    ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; rgm2_rx_clk         ; Input    ; (0) 426 ps    ; (0) 426 ps    ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; rgm1_rx_clk         ; Input    ; (0) 426 ps    ; (0) 426 ps    ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; rgm0_rx_clk         ; Input    ; (0) 426 ps    ; (0) 426 ps    ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; rgm3_rx_ctl         ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm3_rx_data[3]     ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm3_rx_data[2]     ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm3_rx_data[1]     ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm3_rx_data[0]     ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm2_rx_ctl         ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm2_rx_data[3]     ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm2_rx_data[2]     ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm2_rx_data[1]     ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm2_rx_data[0]     ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm1_rx_ctl         ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm1_rx_data[3]     ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm1_rx_data[2]     ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm1_rx_data[1]     ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm1_rx_data[0]     ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm0_rx_ctl         ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm0_rx_data[3]     ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm0_rx_data[2]     ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm0_rx_data[1]     ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; rgm0_rx_data[0]     ; Input    ; --            ; --            ; (0) 266 ps                                                       ; (0) 266 ps                                   ; --         ; --        ; (0) 57 ps ; (0) 57 ps ; --         ;
; sfp0_txd(n)         ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp1_txd(n)         ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp2_txd(n)         ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp3_txd(n)         ; Output   ; --            ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp3_rxd(n)         ; Input    ; (0) 499 ps    ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp2_rxd(n)         ; Input    ; (0) 499 ps    ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp1_rxd(n)         ; Input    ; (0) 499 ps    ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp0_rxd(n)         ; Input    ; (0) 499 ps    ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
; sfp_clk0(n)         ; Input    ; (0) 499 ps    ; --            ; --                                                               ; --                                           ; --         ; --        ; --        ; --        ; --         ;
+---------------------+----------+---------------+---------------+------------------------------------------------------------------+----------------------------------------------+------------+-----------+-----------+-----------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                           ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; sysclk_100m                                                                                                                                                                   ;                   ;         ;
; vsc8224_clkout_125m                                                                                                                                                           ;                   ;         ;
; sfp_fault0                                                                                                                                                                    ;                   ;         ;
; sfp_los0                                                                                                                                                                      ;                   ;         ;
; sfp_present0                                                                                                                                                                  ;                   ;         ;
; sfp_fault1                                                                                                                                                                    ;                   ;         ;
; sfp_los1                                                                                                                                                                      ;                   ;         ;
; sfp_present1                                                                                                                                                                  ;                   ;         ;
; sfp_fault2                                                                                                                                                                    ;                   ;         ;
; sfp_los2                                                                                                                                                                      ;                   ;         ;
; sfp_present2                                                                                                                                                                  ;                   ;         ;
; sfp_fault3                                                                                                                                                                    ;                   ;         ;
; sfp_los3                                                                                                                                                                      ;                   ;         ;
; sfp_present3                                                                                                                                                                  ;                   ;         ;
; vsc_smi_mdio                                                                                                                                                                  ;                   ;         ;
; ddr2_ck                                                                                                                                                                       ;                   ;         ;
; ddr2_ck_n                                                                                                                                                                     ;                   ;         ;
; ddr2_dq[0]                                                                                                                                                                    ;                   ;         ;
; ddr2_dq[1]                                                                                                                                                                    ;                   ;         ;
; ddr2_dq[2]                                                                                                                                                                    ;                   ;         ;
; ddr2_dq[3]                                                                                                                                                                    ;                   ;         ;
; ddr2_dq[4]                                                                                                                                                                    ;                   ;         ;
; ddr2_dq[5]                                                                                                                                                                    ;                   ;         ;
; ddr2_dq[6]                                                                                                                                                                    ;                   ;         ;
; ddr2_dq[7]                                                                                                                                                                    ;                   ;         ;
; ddr2_dq[8]                                                                                                                                                                    ;                   ;         ;
; ddr2_dq[9]                                                                                                                                                                    ;                   ;         ;
; ddr2_dq[10]                                                                                                                                                                   ;                   ;         ;
; ddr2_dq[11]                                                                                                                                                                   ;                   ;         ;
; ddr2_dq[12]                                                                                                                                                                   ;                   ;         ;
; ddr2_dq[13]                                                                                                                                                                   ;                   ;         ;
; ddr2_dq[14]                                                                                                                                                                   ;                   ;         ;
; ddr2_dq[15]                                                                                                                                                                   ;                   ;         ;
; ddr2_dqs[0]                                                                                                                                                                   ;                   ;         ;
; ddr2_dqs[1]                                                                                                                                                                   ;                   ;         ;
; ddr2_dqs_n[0]                                                                                                                                                                 ;                   ;         ;
; ddr2_dqs_n[1]                                                                                                                                                                 ;                   ;         ;
; ddr2_dm[0]                                                                                                                                                                    ;                   ;         ;
; ddr2_dm[1]                                                                                                                                                                    ;                   ;         ;
; sfp_sda0                                                                                                                                                                      ;                   ;         ;
; sfp_sda1                                                                                                                                                                      ;                   ;         ;
; sfp_sda2                                                                                                                                                                      ;                   ;         ;
; sfp_sda3                                                                                                                                                                      ;                   ;         ;
; sysclk_125m                                                                                                                                                                   ;                   ;         ;
; fpga_resetn                                                                                                                                                                   ;                   ;         ;
; sfp3_rxd                                                                                                                                                                      ;                   ;         ;
; sfp2_rxd                                                                                                                                                                      ;                   ;         ;
; sfp1_rxd                                                                                                                                                                      ;                   ;         ;
; sfp0_rxd                                                                                                                                                                      ;                   ;         ;
; sfp_clk0                                                                                                                                                                      ;                   ;         ;
; rgm3_rx_clk                                                                                                                                                                   ;                   ;         ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[8]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[7]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[6]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[5]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[4]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[3]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[2]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[1]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[0]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a0                                      ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a9                                      ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a10                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a17                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[8]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[7]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[6]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[5]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[4]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[3]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[2]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[1]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[0]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ram_block11a0                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data_valid                                                                                                                ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated|ddio_ina[3]                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated|ddio_ina[2]                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated|ddio_ina[1]                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated|ddio_ina[0]                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|ddio_in_1:ddio_in_ctl|altddio_in:altddio_in_component|ddio_in_d1e:auto_generated|ddio_ina[0]                                   ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[23]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[21]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[18]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[19]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[19]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[0]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[22]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[29]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[22]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[25]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[14]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[11]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[14]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[28]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[9]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[3]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[18]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[24]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[1]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[1]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[5]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[3]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[5]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[26]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[26]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[29]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[29]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[13]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[3]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[23]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[20]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[20]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[4]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[13]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[0]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[15]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[15]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[25]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[10]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[27]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[1]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[6]                                                                                                                              ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[30]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[22]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[12]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[11]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[28]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[19]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[7]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[21]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[16]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[23]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[13]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[8]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[8]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[31]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[17]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[30]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[16]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[24]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[28]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[26]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[31]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[6]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[6]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[24]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[8]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[10]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[30]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[17]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[5]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[20]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[31]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[21]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[4]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[9]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[15]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[17]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[9]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[2]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[27]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[14]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[27]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[4]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[12]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[0]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[18]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[11]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg3[16]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[2]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[12]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[2]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[7]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg3[10]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[7]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg3[25]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[2]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[21]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[2]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[9]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[9]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[6]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[10]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[10]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[18]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[18]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[18]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[21]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[21]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[26]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[28]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[17]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[17]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[26]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[17]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[26]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[25]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[25]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[25]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[4]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[28]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[29]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[28]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[24]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[24]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[24]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[4]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[4]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[16]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[16]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[29]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[29]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[16]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[22]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[22]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[22]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[11]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[30]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[11]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[5]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[11]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[19]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[14]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[12]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[0]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[14]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[19]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[19]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[27]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[14]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[5]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[5]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[27]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[27]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[3]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[0]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[0]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[3]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[12]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[12]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[30]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[7]                                                                                                                                  ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[7]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[7]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[15]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[6]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[13]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[6]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[15]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[8]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[15]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[23]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[1]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[23]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[20]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[20]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[23]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[13]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[13]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[8]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[8]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[3]                                                                                                                                  ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[1]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[31]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[1]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[31]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive3[31]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[9]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[2]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[20]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream3[10]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard3[30]                                                                                                                               ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|counter[0]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|counter[3]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|counter[4]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|counter[1]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|counter[8]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|counter[2]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|counter[9]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|counter[6]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|counter[10]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|counter[7]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|counter[5]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[137]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[134]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[135]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[136]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|pkt_valid_wrreq                                                                                                               ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[1]                                                                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[1]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[6]                                                                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[6]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[4]                                                                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[4]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[5]                                                                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[5]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[2]                                                                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[2]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[3]                                                                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[3]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[0]                                                                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[0]                       ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|pkt_valid                                                                                                                     ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|GMII_RX_DV_TO_CORE                                                                                                             ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.byte11                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.byte10                                                                                                          ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.byte9                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.byte8                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.byte7                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.byte6                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.byte5                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.byte16                                                                                                          ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.byte15                                                                                                          ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.byte14                                                                                                          ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.byte13                                                                                                          ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.byte12                                                                                                          ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.byte4                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.byte3                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.byte2                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.preamble                                                                                                        ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.byte1                                                                                                           ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a3                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[3]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a0                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[0]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a1                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[1]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a8                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[8]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a6                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[6]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a7                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[7]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a4                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[4]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a5                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[5]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a2                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[2]                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.idle                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.discard                                                                                                         ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a1                                           ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[1]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a6                                           ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[6]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a4                                           ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[4]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a5                                           ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[5]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a2                                           ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[2]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a3                                           ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[3]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a0                                           ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[0]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[1]                                                               ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[6]                                                               ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[4]                                                               ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[5]                                                               ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[2]                                                               ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[3]                                                               ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[0]                                                               ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|rgmii_rx_ctl_rising_r                                                                                                          ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[7]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[6]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[5]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[4]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[3]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[2]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[1]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[0]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|counter_preamble[3]                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|counter_preamble[2]                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|counter_preamble[1]                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|counter_preamble[0]                                                                                                           ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[6]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[6]                                              ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[5]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[5]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[4]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[4]                                              ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[3]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[3]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[2]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[2]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[1]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[1]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[0]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[0]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[7]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[7]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|parity9                                        ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[2]                                                         ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[3]                                                         ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[0]                                                         ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[1]                                                         ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[8]                                                         ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[6]                                                         ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[7]                                                         ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[4]                                                         ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[5]                                                         ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[132]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[133]                                                                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|parity9                                              ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|rgmii_rxd_rising_r[3]                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|rgmii_rxd_rising_r[2]                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|rgmii_rxd_rising_r[1]                                                                                                          ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|rgmii_gmii:rgmii_gmii|rgmii_rxd_rising_r[0]                                                                                                          ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|sub_parity10a[1]                               ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|sub_parity10a[0]                               ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[72]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[52]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[53]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[81]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[54]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[55]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[56]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[57]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[73]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[74]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[75]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[76]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[77]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[16]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[15]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[58]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[14]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[78]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[13]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[12]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[11]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[10]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[51]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[59]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[60]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[50]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[61]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[63]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[62]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[19]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[9]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[20]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[21]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[22]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[23]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[24]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[25]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[26]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[27]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[28]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[29]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[98]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[30]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[31]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[32]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[33]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[34]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[35]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[36]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[37]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[38]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[39]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[40]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[41]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[42]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[43]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[44]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[45]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[46]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[47]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[48]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[49]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[18]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[127]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[126]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[125]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[124]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[123]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[122]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[121]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[120]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[17]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[118]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[117]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[116]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[115]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[114]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[113]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[112]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[111]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[110]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[109]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[108]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[107]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[106]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[105]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[104]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[103]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[102]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[101]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[100]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[99]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[97]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[96]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[95]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[94]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[93]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[92]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[91]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[119]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[89]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[88]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[87]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[86]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[85]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[84]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[83]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[82]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[79]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[8]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[64]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[65]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[7]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[66]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[6]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[67]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[68]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[69]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[70]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[71]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[5]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[4]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[3]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[2]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[1]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[80]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[0]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[90]                                                                                                                  ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|sub_parity10a[1]                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|sub_parity10a[0]                                     ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|data_reg[0]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|data_reg[4]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|data_reg[5]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|data_reg[1]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|data_reg[6]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|data_reg[7]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|data_reg[2]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|data_reg[3]                                                                                                                   ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|rx_clear3                                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|port_pream                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|port_receive                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|port_discard                                                                                                                  ; 0                 ; 0       ;
; rgm2_rx_clk                                                                                                                                                                   ;                   ;         ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[8]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[7]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[6]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[5]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[4]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[3]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[2]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[1]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[0]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a0                                      ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a9                                      ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a10                                     ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a17                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[8]                 ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[7]                 ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[6]                 ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[5]                 ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[4]                 ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[3]                 ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[2]                 ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[1]                 ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[0]                 ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ram_block11a0                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data_valid                                                                                                                ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated|ddio_ina[3]                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated|ddio_ina[2]                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated|ddio_ina[1]                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated|ddio_ina[0]                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|ddio_in_1:ddio_in_ctl|altddio_in:altddio_in_component|ddio_in_d1e:auto_generated|ddio_ina[0]                                   ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[24]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[10]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[13]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[13]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[1]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[10]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[10]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[4]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[18]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[13]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[18]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[18]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[26]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[4]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[5]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[5]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[26]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[26]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[6]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[6]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[6]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[14]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[14]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[14]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[22]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[5]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[4]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[22]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[22]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[25]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[25]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[30]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[24]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[25]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[17]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[17]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[30]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[30]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[24]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[11]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[28]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[3]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[3]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[11]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[11]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[19]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[8]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[12]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[19]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[19]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[27]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[1]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[1]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[20]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[20]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[0]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[0]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[27]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[27]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[7]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[3]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[28]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[28]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[9]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[20]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[7]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[16]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[7]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[12]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[12]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[15]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[16]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[9]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[16]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[9]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[0]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[15]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[15]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[23]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[29]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[29]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[29]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[23]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[23]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[8]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[31]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[8]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[21]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[17]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[31]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[31]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[21]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[2]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg2[21]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg2[2]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg2[2]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[3]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[23]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[23]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[13]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[13]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[6]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[9]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[4]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[27]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[1]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[30]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[7]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[7]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[21]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[17]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[28]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[6]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[17]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[17]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[30]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[30]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[14]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[9]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[14]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[21]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[21]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[9]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[26]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[28]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[3]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[2]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[16]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[19]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[10]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[29]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[20]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[10]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[31]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[2]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[26]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[16]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[15]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[25]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[15]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[29]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[29]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[25]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[11]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[1]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[5]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[24]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[24]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[19]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[24]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[0]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[18]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[4]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[7]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[20]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[18]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[4]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[12]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[18]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[22]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[28]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[22]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[0]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[0]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[1]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[15]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[5]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[5]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[31]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[11]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[23]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[3]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[8]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[12]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[6]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[22]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[26]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[14]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[25]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[12]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[13]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[19]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[16]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[8]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[8]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[27]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[11]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[10]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard2[31]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[2]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive2[27]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream2[20]                                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|counter[9]                                                                                                                    ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|counter[8]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|counter[7]                                                                                                                    ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|counter[5]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|counter[4]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|counter[3]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|counter[2]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|counter[1]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|counter[6]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|counter[0]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|counter[10]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[137]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[134]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[135]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[136]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|pkt_valid_wrreq                                                                                                               ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[1]                                                                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[1]                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[6]                                                                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[6]                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[4]                                                                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[4]                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[5]                                                                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[5]                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[2]                                                                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[2]                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[3]                                                                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[3]                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[0]                                                                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[0]                       ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|pkt_valid                                                                                                                     ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|GMII_RX_DV_TO_CORE                                                                                                             ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.byte11                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.byte10                                                                                                          ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.byte9                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.byte8                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.byte7                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.byte6                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.byte5                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.byte16                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.byte15                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.byte14                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.byte13                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.byte12                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.byte4                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.byte3                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.byte2                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.preamble                                                                                                        ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.byte1                                                                                                           ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a3                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[3]                 ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a0                                     ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[0]                 ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a1                                     ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[1]                 ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a8                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[8]                 ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a6                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[6]                 ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a7                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[7]                 ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a4                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[4]                 ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a5                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[5]                 ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a2                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[2]                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.idle                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.discard                                                                                                         ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a1                                           ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[1]                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a6                                           ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[6]                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a4                                           ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[4]                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a5                                           ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[5]                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a2                                           ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[2]                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a3                                           ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[3]                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a0                                           ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[0]                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[1]                                                               ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[6]                                                               ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[4]                                                               ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[5]                                                               ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[2]                                                               ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[3]                                                               ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[0]                                                               ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|rgmii_rx_ctl_rising_r                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[7]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[6]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[5]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[4]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[3]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[2]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[1]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[0]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|counter_preamble[3]                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|counter_preamble[2]                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|counter_preamble[1]                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|counter_preamble[0]                                                                                                           ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[6]                                              ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[6]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[5]                                              ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[5]                                              ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[4]                                              ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[4]                                              ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[3]                                              ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[3]                                              ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[2]                                              ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[2]                                              ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[1]                                              ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[1]                                              ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[0]                                              ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[0]                                              ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[7]                                              ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[7]                                              ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|parity9                                        ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[2]                                                         ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[3]                                                         ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[0]                                                         ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[1]                                                         ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[8]                                                         ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[6]                                                         ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[7]                                                         ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[4]                                                         ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[5]                                                         ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[132]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[133]                                                                                                                 ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|parity9                                              ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|rgmii_rxd_rising_r[3]                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|rgmii_rxd_rising_r[2]                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|rgmii_rxd_rising_r[1]                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|rgmii_gmii:rgmii_gmii|rgmii_rxd_rising_r[0]                                                                                                          ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|sub_parity10a[1]                               ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|sub_parity10a[0]                               ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[72]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[52]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[53]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[81]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[54]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[55]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[56]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[57]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[73]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[74]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[75]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[76]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[77]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[16]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[15]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[58]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[14]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[78]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[13]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[12]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[11]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[10]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[51]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[59]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[60]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[50]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[61]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[63]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[62]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[19]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[9]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[20]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[21]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[22]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[23]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[24]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[25]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[26]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[27]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[28]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[29]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[98]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[30]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[31]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[32]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[33]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[34]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[35]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[36]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[37]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[38]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[39]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[40]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[41]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[42]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[43]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[44]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[45]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[46]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[47]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[48]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[49]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[18]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[127]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[126]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[125]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[124]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[123]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[122]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[121]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[120]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[17]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[118]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[117]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[116]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[115]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[114]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[113]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[112]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[111]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[110]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[109]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[108]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[107]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[106]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[105]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[104]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[103]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[102]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[101]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[100]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[99]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[97]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[96]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[95]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[94]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[93]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[92]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[91]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[119]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[89]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[88]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[87]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[86]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[85]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[84]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[83]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[82]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[79]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[8]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[64]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[65]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[7]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[66]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[6]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[67]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[68]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[69]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[70]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[71]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[5]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[4]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[3]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[2]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[1]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[80]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[0]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[90]                                                                                                                  ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|sub_parity10a[1]                                     ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|sub_parity10a[0]                                     ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|data_reg[0]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|data_reg[4]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|data_reg[5]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|data_reg[1]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|data_reg[6]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|data_reg[7]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|data_reg[2]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|data_reg[3]                                                                                                                   ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|rx_clear2                                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|port_pream                                                                                                                    ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|port_receive                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|port_discard                                                                                                                  ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a2~DUPLICATE                                 ; 0                 ; 0       ;
; rgm1_rx_clk                                                                                                                                                                   ;                   ;         ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[8]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[7]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[6]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[5]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[4]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[3]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[2]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[1]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[0]                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a0                                      ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a9                                      ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a10                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a17                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[8]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[7]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[6]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[5]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[4]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[3]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[2]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[1]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[0]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ram_block11a0                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data_valid                                                                                                                ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated|ddio_ina[3]                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated|ddio_ina[2]                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated|ddio_ina[1]                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated|ddio_ina[0]                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|ddio_in_1:ddio_in_ctl|altddio_in:altddio_in_component|ddio_in_d1e:auto_generated|ddio_ina[0]                                   ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[10]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[15]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[11]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[11]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[8]                                                                                                                              ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[25]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[18]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[20]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[30]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[19]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[19]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[26]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[21]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[25]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[25]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[20]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[0]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[21]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[27]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[15]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[13]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[15]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[7]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[7]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[24]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[31]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[31]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[26]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[26]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[14]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[4]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[4]                                                                                                                              ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[18]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[18]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[29]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[29]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[10]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[2]                                                                                                                              ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[5]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[5]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[14]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[23]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[6]                                                                                                                              ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[2]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[22]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[22]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[16]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[16]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[2]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[13]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[0]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[20]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[6]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[28]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[28]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[4]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[12]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[22]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[7]                                                                                                                              ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[10]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[12]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[21]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[16]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[1]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[23]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[1]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[3]                                                                                                                              ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[29]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[23]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[0]                                                                                                                              ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[9]                                                                                                                              ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[14]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[24]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[6]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[19]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[1]                                                                                                                              ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[12]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[3]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[11]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[8]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[8]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[9]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[9]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[28]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[5]                                                                                                                              ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[3]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[13]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[24]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[31]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg1[17]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[30]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[27]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[27]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[30]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg1[17]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg1[17]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[1]                                                                                                                                  ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[27]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[27]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[31]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[23]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[3]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[23]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[15]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[10]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[10]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[31]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[2]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[6]                                                                                                                                  ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[31]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[10]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[2]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[27]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[18]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[18]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[4]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[4]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[18]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[12]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[14]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[26]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[19]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[12]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[12]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[19]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[20]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[7]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[17]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[0]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[20]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[20]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[7]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[28]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[30]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[19]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[28]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[28]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[5]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[3]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[11]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[11]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[5]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[5]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[3]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[15]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[15]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[13]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[2]                                                                                                                                  ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[13]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[13]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[21]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[9]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[21]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[21]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[26]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[29]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[26]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[22]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[14]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[14]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[22]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[11]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[29]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[29]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[30]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[17]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[17]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[4]                                                                                                                                  ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[1]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[24]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[24]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[1]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[25]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[25]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[0]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[0]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[24]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[16]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[23]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[8]                                                                                                                                  ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[16]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[22]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[9]                                                                                                                                  ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[9]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[25]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[30]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[6]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[16]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard1[8]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[8]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive1[6]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream1[7]                                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|counter[1]                                                                                                                    ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|counter[0]                                                                                                                    ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|counter[10]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|counter[9]                                                                                                                    ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|counter[8]                                                                                                                    ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|counter[7]                                                                                                                    ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|counter[6]                                                                                                                    ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|counter[5]                                                                                                                    ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|counter[4]                                                                                                                    ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|counter[3]                                                                                                                    ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|counter[2]                                                                                                                    ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[137]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[134]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[135]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[136]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|pkt_valid_wrreq                                                                                                               ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[1]                                                                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[1]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[6]                                                                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[6]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[4]                                                                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[4]                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[5]                                                                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[5]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[2]                                                                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[2]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[3]                                                                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[3]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|wrptr_g[0]                                                                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe11a[0]                       ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|pkt_valid                                                                                                                     ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|GMII_RX_DV_TO_CORE                                                                                                             ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.byte11                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.byte10                                                                                                          ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.byte9                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.byte8                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.byte7                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.byte6                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.byte5                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.byte16                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.byte15                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.byte14                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.byte13                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.byte12                                                                                                          ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.byte4                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.byte3                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.byte2                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.preamble                                                                                                        ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.byte1                                                                                                           ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a3                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[3]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a0                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[0]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a1                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[1]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a8                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[8]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a6                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[6]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a7                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[7]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a4                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[4]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a5                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[5]                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a2                                     ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[2]                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.idle                                                                                                            ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.discard                                                                                                         ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a1                                           ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[1]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a6                                           ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[6]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a4                                           ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[4]                       ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a5                                           ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[5]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a2                                           ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[2]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a3                                           ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[3]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a0                                           ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|alt_synch_pipe_5ol:ws_dgrp|dffpipe_od9:dffpipe9|dffe10a[0]                       ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[1]                                                               ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[6]                                                               ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[4]                                                               ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[5]                                                               ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[2]                                                               ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[3]                                                               ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|delayed_wrptr_g[0]                                                               ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|rgmii_rx_ctl_rising_r                                                                                                          ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[7]                                                                                                            ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[6]                                                                                                            ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[5]                                                                                                            ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[4]                                                                                                            ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[3]                                                                                                            ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[2]                                                                                                            ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[1]                                                                                                            ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[0]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|counter_preamble[3]                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|counter_preamble[2]                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|counter_preamble[1]                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|counter_preamble[0]                                                                                                           ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[6]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[6]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[5]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[5]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[4]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[4]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[3]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[3]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[2]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[2]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[1]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[1]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[0]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[0]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[7]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[7]                                              ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|parity9                                        ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[2]                                                         ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[3]                                                         ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[0]                                                         ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[1]                                                         ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[8]                                                         ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[6]                                                         ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[7]                                                         ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[4]                                                         ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[5]                                                         ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[132]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[133]                                                                                                                 ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|parity9                                              ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|rgmii_rxd_rising_r[3]                                                                                                          ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|rgmii_rxd_rising_r[2]                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|rgmii_rxd_rising_r[1]                                                                                                          ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|rgmii_gmii:rgmii_gmii|rgmii_rxd_rising_r[0]                                                                                                          ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|sub_parity10a[1]                               ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|sub_parity10a[0]                               ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[72]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[52]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[53]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[81]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[54]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[55]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[56]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[57]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[73]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[74]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[75]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[76]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[77]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[16]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[15]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[58]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[14]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[78]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[13]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[12]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[11]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[10]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[51]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[59]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[60]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[50]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[61]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[63]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[62]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[19]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[9]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[20]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[21]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[22]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[23]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[24]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[25]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[26]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[27]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[28]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[29]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[98]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[30]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[31]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[32]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[33]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[34]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[35]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[36]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[37]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[38]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[39]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[40]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[41]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[42]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[43]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[44]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[45]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[46]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[47]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[48]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[49]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[18]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[127]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[126]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[125]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[124]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[123]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[122]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[121]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[120]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[17]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[118]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[117]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[116]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[115]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[114]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[113]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[112]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[111]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[110]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[109]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[108]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[107]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[106]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[105]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[104]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[103]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[102]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[101]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[100]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[99]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[97]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[96]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[95]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[94]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[93]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[92]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[91]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[119]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[89]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[88]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[87]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[86]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[85]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[84]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[83]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[82]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[79]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[8]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[64]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[65]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[7]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[66]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[6]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[67]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[68]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[69]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[70]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[71]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[5]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[4]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[3]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[2]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[1]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[80]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[0]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[90]                                                                                                                  ; 1                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|sub_parity10a[1]                                     ; 0                 ; 0       ;
;      - rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|sub_parity10a[0]                                     ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|data_reg[0]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|data_reg[4]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|data_reg[5]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|data_reg[1]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|data_reg[6]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|data_reg[7]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|data_reg[2]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|data_reg[3]                                                                                                                   ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|rx_clear1                                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|port_pream                                                                                                                    ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|port_receive                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|port_discard                                                                                                                  ; 1                 ; 0       ;
; rgm0_rx_clk                                                                                                                                                                   ;                   ;         ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[8]                                                 ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[7]                                                 ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[6]                                                 ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[5]                                                 ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[4]                                                 ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[3]                                                 ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[2]                                                 ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[1]                                                 ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|wrptr_g[0]                                                 ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a0                      ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a16                     ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a32                     ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a45                     ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[8] ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[7] ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[6] ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[5] ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[4] ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[3] ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[2] ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[1] ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe11a[0] ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|altsyncram_ava1:fifo_ram|ram_block11a0                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data_valid                                                                                                                ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated|ddio_ina[3]                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated|ddio_ina[2]                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated|ddio_ina[1]                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_in_4:ddio_in_data|altddio_in:altddio_in_component|ddio_in_g1e:auto_generated|ddio_ina[0]                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|ddio_in_1:ddio_in_ctl|altddio_in:altddio_in_component|ddio_in_d1e:auto_generated|ddio_ina[0]                                   ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[28]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[14]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[7]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[30]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[4]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[7]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[11]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[6]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[30]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[3]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[6]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[13]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[2]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[6]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[0]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[26]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[26]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[2]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[15]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[15]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[29]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[29]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[23]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[5]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[29]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[5]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[10]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[18]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[21]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[8]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[21]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[23]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[23]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[31]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[11]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[11]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[17]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[17]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[16]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[21]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[16]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[19]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[26]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[20]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[20]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[25]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[18]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[24]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[24]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[12]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[18]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[30]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[31]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[31]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[2]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[1]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[0]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[16]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[3]                                                                                                                              ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[0]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[1]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[1]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[9]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[8]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[19]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[19]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[8]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[9]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[22]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[22]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[9]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[17]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[3]                                                                                                                            ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[27]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[10]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[24]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[25]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[25]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[27]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[27]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[5]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[22]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[7]                                                                                                                              ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[10]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[14]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[28]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[28]                                                                                                                           ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[20]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[13]                                                                                                                             ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[14]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[12]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard_reg0[12]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[15]                                                                                                                             ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[4]                                                                                                                            ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream_reg0[4]                                                                                                                              ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive_reg0[13]                                                                                                                           ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[4]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[31]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[6]                                                                                                                                  ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[4]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[24]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[24]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[4]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[12]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[12]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[12]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[13]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[20]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[20]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[20]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[28]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[28]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[28]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[25]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[25]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[5]                                                                                                                                  ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[24]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[5]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[5]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[13]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[13]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[16]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[16]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[21]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[21]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[21]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[29]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[29]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[29]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[0]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[1]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[0]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[0]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[8]                                                                                                                                  ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[16]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[1]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[8]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[3]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[25]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[17]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[17]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[22]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[11]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[14]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[14]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[22]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[3]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[11]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[11]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[19]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[22]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[30]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[17]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[2]                                                                                                                                  ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[19]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[26]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[14]                                                                                                                                 ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[19]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[26]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[18]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[18]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[27]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[6]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[27]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[27]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[6]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[9]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[7]                                                                                                                                  ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[9]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[9]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[7]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[7]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[18]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[30]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[15]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[30]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[8]                                                                                                                                ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[10]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[10]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[15]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[15]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[23]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[26]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[10]                                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[31]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[1]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|pream0[3]                                                                                                                                  ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[31]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[23]                                                                                                                               ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[23]                                                                                                                               ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|receive0[2]                                                                                                                                ; 1                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|discard0[2]                                                                                                                                ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|counter[3]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|counter[10]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|counter[9]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|counter[8]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|counter[7]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|counter[6]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|counter[5]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|counter[2]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|counter[1]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|counter[0]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|counter[4]                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[137]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[124]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[125]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[126]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[127]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[112]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[113]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[114]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[115]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[116]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[117]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[118]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[119]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[120]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[121]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[122]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[123]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[57]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[63]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[60]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[62]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[61]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[56]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[55]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[54]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[53]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[52]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[51]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[50]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[49]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[48]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[111]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[47]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[110]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[46]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[109]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[45]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[108]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[44]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[107]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[43]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[106]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[42]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[105]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[41]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[104]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[40]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[59]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[58]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[103]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[39]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[102]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[38]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[101]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[37]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[100]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[36]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[99]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[35]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[98]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[34]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[97]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[33]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[96]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[32]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[69]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[70]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[71]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[64]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[65]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[66]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[67]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[68]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[85]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[91]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[92]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[93]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[94]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[95]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[80]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[81]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[82]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[83]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[84]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[86]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[87]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[88]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[89]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[90]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[136]                                                                                                                 ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|pkt_valid_wrreq                                                                                                               ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|wrptr_g[1]                                                       ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_ld9:dffpipe15|dffe17a[1]      ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|wrptr_g[6]                                                       ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_ld9:dffpipe15|dffe17a[6]      ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|wrptr_g[4]                                                       ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_ld9:dffpipe15|dffe17a[4]      ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|wrptr_g[5]                                                       ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_ld9:dffpipe15|dffe17a[5]      ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|wrptr_g[2]                                                       ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_ld9:dffpipe15|dffe17a[2]      ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|wrptr_g[3]                                                       ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_ld9:dffpipe15|dffe17a[3]      ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|wrptr_g[0]                                                       ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_ld9:dffpipe15|dffe17a[0]      ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|pkt_valid                                                                                                                     ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|GMII_RX_DV_TO_CORE                                                                                                             ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.byte11                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.byte10                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.byte9                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.byte8                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.byte7                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.byte6                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.byte5                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.byte16                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.byte15                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.byte14                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.byte13                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.byte12                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.byte4                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.byte3                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.byte2                                                                                                           ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.preamble                                                                                                        ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.byte1                                                                                                           ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a3                     ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[3] ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a0                     ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[0] ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a1                     ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[1] ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a8                     ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[8] ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a6                     ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[6] ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a7                     ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[7] ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a4                     ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[4] ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a5                     ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[5] ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|counter8a2                     ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a[2] ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|data_reg[4]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|data_reg[5]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|data_reg[6]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|data_reg[7]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|data_reg[0]                                                                                                                   ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|data_reg[1]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|data_reg[2]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|data_reg[3]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[3]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[2]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[1]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[0]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[15]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[14]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[13]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[12]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[11]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[10]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[9]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[8]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[7]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[6]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[5]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[4]                                                                                                                   ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[25]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[31]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[28]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[30]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[29]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[24]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[23]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[22]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[21]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[20]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[19]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[18]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[17]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[16]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[79]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[78]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[77]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[76]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[75]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[74]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[73]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[72]                                                                                                                  ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[27]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[26]                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[134]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[135]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.idle                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.discard                                                                                                         ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|delayed_wrptr_g[1]                                               ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|delayed_wrptr_g[6]                                               ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|delayed_wrptr_g[4]                                               ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|delayed_wrptr_g[5]                                               ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|delayed_wrptr_g[2]                                               ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|delayed_wrptr_g[3]                                               ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|delayed_wrptr_g[0]                                               ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a1                           ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_ld9:dffpipe15|dffe16a[1]      ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a6                           ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_ld9:dffpipe15|dffe16a[6]      ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a4                           ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_ld9:dffpipe15|dffe16a[4]      ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a5                           ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_ld9:dffpipe15|dffe16a[5]      ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a2                           ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_ld9:dffpipe15|dffe16a[2]      ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a3                           ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_ld9:dffpipe15|dffe16a[3]      ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a0                           ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_ld9:dffpipe15|dffe16a[0]      ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|rgmii_rx_ctl_rising_r                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[7]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[6]                                                                                                            ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[5]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[4]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[3]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[2]                                                                                                            ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[1]                                                                                                            ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|GMII_RXD_TO_CORE[0]                                                                                                            ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|counter_preamble[3]                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|counter_preamble[2]                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|counter_preamble[1]                                                                                                           ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|counter_preamble[0]                                                                                                           ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[6]                              ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[6]                              ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[5]                              ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[5]                              ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[4]                              ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[4]                              ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[3]                              ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[3]                              ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[2]                              ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[2]                              ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[1]                              ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[1]                              ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[0]                              ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[0]                              ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[7]                              ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[7]                              ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|parity9                        ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[2]                                         ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[3]                                         ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[0]                                         ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[1]                                         ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[8]                                         ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[6]                                         ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[7]                                         ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[4]                                         ; 1                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|delayed_wrptr_g[5]                                         ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|a_graycounter_6gc:wrptr_g1p|parity9                              ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|rgmii_rxd_rising_r[3]                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|rgmii_rxd_rising_r[2]                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|rgmii_rxd_rising_r[1]                                                                                                          ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|rgmii_gmii:rgmii_gmii|rgmii_rxd_rising_r[0]                                                                                                          ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|sub_parity10a[1]               ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|a_graycounter_8gc:wrptr_g1p|sub_parity10a[0]               ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|a_graycounter_6gc:wrptr_g1p|sub_parity10a[1]                     ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|a_graycounter_6gc:wrptr_g1p|sub_parity10a[0]                     ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[132]                                                                                                                 ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[133]                                                                                                                 ; 0                 ; 0       ;
;      - cdp_local_bus:cdp_local_bus|rx_clear0                                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|port_pream                                                                                                                    ; 1                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|port_receive                                                                                                                  ; 0                 ; 0       ;
;      - rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|port_discard                                                                                                                  ; 0                 ; 0       ;
;      - nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a2~DUPLICATE                 ; 1                 ; 0       ;
; rgm3_rx_ctl                                                                                                                                                                   ;                   ;         ;
; rgm3_rx_data[3]                                                                                                                                                               ;                   ;         ;
; rgm3_rx_data[2]                                                                                                                                                               ;                   ;         ;
; rgm3_rx_data[1]                                                                                                                                                               ;                   ;         ;
; rgm3_rx_data[0]                                                                                                                                                               ;                   ;         ;
; rgm2_rx_ctl                                                                                                                                                                   ;                   ;         ;
; rgm2_rx_data[3]                                                                                                                                                               ;                   ;         ;
; rgm2_rx_data[2]                                                                                                                                                               ;                   ;         ;
; rgm2_rx_data[1]                                                                                                                                                               ;                   ;         ;
; rgm2_rx_data[0]                                                                                                                                                               ;                   ;         ;
; rgm1_rx_ctl                                                                                                                                                                   ;                   ;         ;
; rgm1_rx_data[3]                                                                                                                                                               ;                   ;         ;
; rgm1_rx_data[2]                                                                                                                                                               ;                   ;         ;
; rgm1_rx_data[1]                                                                                                                                                               ;                   ;         ;
; rgm1_rx_data[0]                                                                                                                                                               ;                   ;         ;
; rgm0_rx_ctl                                                                                                                                                                   ;                   ;         ;
; rgm0_rx_data[3]                                                                                                                                                               ;                   ;         ;
; rgm0_rx_data[2]                                                                                                                                                               ;                   ;         ;
; rgm0_rx_data[1]                                                                                                                                                               ;                   ;         ;
; rgm0_rx_data[0]                                                                                                                                                               ;                   ;         ;
; sfp3_rxd(n)                                                                                                                                                                   ;                   ;         ;
; sfp2_rxd(n)                                                                                                                                                                   ;                   ;         ;
; sfp1_rxd(n)                                                                                                                                                                   ;                   ;         ;
; sfp0_rxd(n)                                                                                                                                                                   ;                   ;         ;
; sfp_clk0(n)                                                                                                                                                                   ;                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Location                  ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|Equal0~0                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y35_N22       ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|Equal7~0                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y37_N10       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|WideOr10~0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y36_N12       ; 30      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|WideOr13~0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X29_Y36_N12      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|burst[15]~1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X32_Y36_N28       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_parse_state.idle_s                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X30_Y36_N23            ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_parse_state.parse_s                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X30_Y34_N17            ; 46      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_parse_state.read_cs_s                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X35_Y37_N39            ; 38      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_parse_state.write_data_s                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X35_Y37_N17            ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_rdout[8]~0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y35_N26       ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|command_rd                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X31_Y36_N29            ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|data_out[25]~1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y37_N8        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|head_tail_flag[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X29_Y36_N16      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|head_tail_flag~0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y37_N22       ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|length_to_gen[32]~2                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X31_Y33_N0       ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|length_to_gen_wr                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X34_Y36_N39            ; 27      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|op_addr[25]~0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X32_Y37_N4        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_length_data[20]~3                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y34_N32       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_length_data[28]~2                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y35_N16       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_length_data[9]~4                                                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X29_Y35_N12      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_length_fifo:pkt_length_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated|a_dpfifo_94a1:dpfifo|_~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X31_Y34_N6       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_length_fifo:pkt_length_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated|a_dpfifo_94a1:dpfifo|_~5                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X31_Y34_N0       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_length_fifo:pkt_length_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated|a_dpfifo_94a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X31_Y34_N10      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_length_wrreq                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X29_Y34_N33            ; 27      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_to_gen[34]~0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y36_N14      ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_to_gen_state.gen_idle_s                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X31_Y33_N5             ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_to_gen_state.gen_wr_rdresult_s                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X34_Y36_N9             ; 58      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_to_gen_wr                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X34_Y33_N31            ; 30      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|rd_result_cnt[8]~0                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X34_Y36_N4       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_cnt0[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X31_Y33_N10      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_cnt[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X32_Y34_N34       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_data[20]~0                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X38_Y43_N26       ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_data[4]~1                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y29_N36       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated|a_dpfifo_ik91:dpfifo|_~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X38_Y42_N30       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated|a_dpfifo_ik91:dpfifo|_~4                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X37_Y42_N8       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated|a_dpfifo_ik91:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X37_Y42_N38      ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_head_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated|a_dpfifo_ik91:dpfifo|_~0                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X37_Y41_N14      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_head_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated|a_dpfifo_ik91:dpfifo|_~4                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X37_Y40_N38      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_head_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated|a_dpfifo_ik91:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X37_Y40_N16      ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_head_data[24]~1                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y37_N2       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_head_data[8]~5                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X32_Y37_N30       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_head_wrreq                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X32_Y37_N9             ; 30      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_wrreq                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X34_Y37_N31            ; 30      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|sequence_rd                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X30_Y36_N5             ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|timer[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X29_Y36_N2       ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|wait_cnt[1]~4                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y37_N36       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|PROXY_IP[16]~0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X20_Y33_N28       ; 80      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|S_MAC[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X24_Y33_N34       ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|command_data[25]~1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X23_Y36_N38      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|command_wr                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X24_Y37_N33            ; 24      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|datapath_pkt[61]~0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y33_N38       ; 139     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_256_139:fifo_256_139_manage_rx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|_~7                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X16_Y39_N36      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_256_139:fifo_256_139_manage_rx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|_~8                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X9_Y41_N20       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_256_139:fifo_256_139_manage_rx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X9_Y41_N28       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_256_139:fifo_256_139_manage_rx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X9_Y41_N8        ; 25      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_64_1:fifo_64_1_manage_rx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo|_~4                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X14_Y39_N14      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_64_1:fifo_64_1_manage_rx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo|_~6                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X14_Y39_N6       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_64_1:fifo_64_1_manage_rx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo|valid_rreq                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X14_Y39_N38      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_64_1:fifo_64_1_manage_rx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X14_Y39_N36      ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|packet_length[15]~2                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X24_Y37_N16       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|packet_length[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y30_N18       ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|pkt_reg[138]~0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X20_Y33_N24       ; 99      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|sequence_d[12]~1                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y35_N12      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|sequence_wr                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X22_Y37_N19            ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|state.command_type_s                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X22_Y37_N33            ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|ack_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X35_Y27_N5             ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|ack_valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X35_Y27_N31            ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_256_139:fifo_256_139_manage_tx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|_~8                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y24_N20       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_256_139:fifo_256_139_manage_tx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|_~9                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y23_N38       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_256_139:fifo_256_139_manage_tx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X30_Y23_N24       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_256_139:fifo_256_139_manage_tx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y23_N20       ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_64_1:fifo_64_1_manage_tx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo|_~4                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X27_Y22_N20       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_64_1:fifo_64_1_manage_tx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo|_~6                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X27_Y22_N36       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_64_1:fifo_64_1_manage_tx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo|valid_rreq                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y22_N22       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_64_1:fifo_64_1_manage_tx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y22_N16       ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|state.pass_data_s                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X34_Y27_N1             ; 146     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_pkt[100]~4                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X37_Y26_N38      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_pkt[138]~3                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X37_Y26_N6       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_pkt[36]~6                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X38_Y26_N0        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_pkt[4]~7                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X38_Y26_N22       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_pkt[68]~5                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X38_Y26_N24       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|ack_pkt[4]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X32_Y30_N36       ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|ack_valid_wr                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X30_Y29_N7             ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|ack_wr                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X34_Y30_N13            ; 27      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|check_sum[18]~3                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X37_Y31_N12      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|check_sum[1]~4                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X37_Y31_N10      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|check_sum_data[4]~1                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X37_Y30_N30      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|crc32_gen:My_CRC32_GEN|crc32_gen_altcrc:crc32_gen_altcrc_inst|crc32_gen_altcrcfeedbck:crc32_gen_altcrcfeedbck_0|crc32_gen_altcrcfeedbckExpr:crc32_gen_altcrcfeedbckpipe|always0~0                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y15_N18       ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|crc32_gen:My_CRC32_GEN|crc32_gen_altcrc:crc32_gen_altcrc_inst|crc32_gen_altcrcfeedfwd:crc32_gen_altcrcfeedfwd_0|enaOut                                                                                                                                                                                                                                                                                                                                       ; FF_X40_Y15_N13            ; 100     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|crc32_gen:My_CRC32_GEN|crc32_gen_altcrc:crc32_gen_altcrc_inst|crc32_gen_altcrcfeedfwd:crc32_gen_altcrcfeedfwd_0|eopOut                                                                                                                                                                                                                                                                                                                                       ; FF_X43_Y14_N39            ; 69      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|crc_source_data[16]~1                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X37_Y30_N10      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|gen_pkt_state.idle_s                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X34_Y30_N19            ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|ip_checksum[15]~1                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X32_Y31_N30       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|ip_checksum_result[12]~0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y31_N28       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|length_gen_fifo:length_gen_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated|a_dpfifo_94a1:dpfifo|_~0                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y34_N4       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|length_gen_fifo:length_gen_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated|a_dpfifo_94a1:dpfifo|_~5                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y30_N26      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|length_gen_fifo:length_gen_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated|a_dpfifo_94a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y30_N36      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|packet_length[11]~0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y31_N34       ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|packet_length[11]~1                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y30_N30      ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|pad_data_counter[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y29_N24      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|pkt_gen_fifo:pkt_gen_fifo|scfifo:scfifo_component|scfifo_t0a1:auto_generated|a_dpfifo_47a1:dpfifo|_~1                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y33_N10       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|pkt_gen_fifo:pkt_gen_fifo|scfifo:scfifo_component|scfifo_t0a1:auto_generated|a_dpfifo_47a1:dpfifo|_~6                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y33_N6        ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|pkt_gen_fifo:pkt_gen_fifo|scfifo:scfifo_component|scfifo_t0a1:auto_generated|a_dpfifo_47a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y33_N18       ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|Selector142~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X53_Y35_N20       ; 129     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|UM2DDR_COMMAND0[31]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X47_Y39_N24       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|UM2DDR_COMMAND1[19]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X46_Y35_N32      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|UM2DDR_WDATA0[31]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X47_Y39_N38       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|UM2DDR_WDATA1[31]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X47_Y39_N36       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|UM2DDR_WDATA2[31]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X47_Y39_N20       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|UM2DDR_WDATA3[31]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X47_Y39_N22       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|UM_ID4[31]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X47_Y39_N16       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|UM_ID5[31]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X47_Y39_N28       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|UM_ID6[31]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X47_Y39_N30       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|UM_ID7[31]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X47_Y39_N26       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|UM_RAM0[31]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X47_Y39_N8        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|UM_RAM1[31]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X47_Y39_N6        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|UM_RAM2[31]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X47_Y39_N4        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|UM_RAM3[31]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X47_Y39_N10       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|UM_RAM4[31]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X47_Y39_N0        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|UM_RAM5[31]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X47_Y39_N2        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|UM_RAM6[31]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X47_Y39_N18       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|UM_RAM7[31]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X47_Y41_N26       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X22_Y16_N26       ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|input2output_128_139:CDP2UM_DATA_FIFO|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|_~15                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X23_Y20_N14      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|input2output_128_139:CDP2UM_DATA_FIFO|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|_~16                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X23_Y17_N36      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|input2output_128_139:CDP2UM_DATA_FIFO|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y20_N32       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|input2output_128_139:CDP2UM_DATA_FIFO|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X23_Y20_N12      ; 25      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; UM:UM|localbus_ack_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X46_Y38_N23            ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; UM:UM|localbus_addr[25]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X46_Y38_N10      ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|localbus_data_in[31]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X46_Y38_N18      ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|localbus_data_out[12]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X47_Y38_N30       ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UM:UM|localbus_state.localbus_ack                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X46_Y38_N3             ; 37      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UM:UM|localbus_state.localbus_read                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X46_Y38_N17            ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|um2cdp_rule[3]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y16_N6        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|um2cdp_state.pass_through_idle                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X24_Y20_N15            ; 143     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UM:UM|um2ddr_command[33]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X49_Y32_N22      ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UM:UM|um2ddr_state.um2ddr_data_read                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X44_Y20_N39            ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|clear[17]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y41_N14      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|clear_flag                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X34_Y41_N25            ; 526     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|counter[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y41_N34      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|current_state.judge_clear                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X34_Y44_N17            ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|data_out[4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y44_N24      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|data_reg[31]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y41_N20      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|error0[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y33_N4        ; 256     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|pream4[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y26_N0        ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|pream5[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y26_N12       ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|pream6[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y40_N20       ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|receive0[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X19_Y47_N0       ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|receive1[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X32_Y45_N28       ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|receive2[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y44_N26       ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|receive3[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X23_Y41_N30      ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|rx_clear0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X11_Y52_N37            ; 193     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|rx_clear1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X30_Y52_N7             ; 193     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|rx_clear2                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X34_Y40_N21            ; 193     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|rx_clear3                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X24_Y28_N7             ; 193     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|rx_clear4                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X24_Y26_N1             ; 257     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|rx_clear5                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X24_Y26_N13            ; 257     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|rx_clear6                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X24_Y40_N3             ; 257     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|rx_clear7                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X29_Y44_N19            ; 257     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|send0[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y37_N30       ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|send7[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y43_N34       ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cdp_local_bus:cdp_local_bus|tx_clear0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X34_Y41_N23            ; 257     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[5]~1                                                                                                                                                                   ; MLABCELL_X49_Y31_N28      ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[2]~1                                                                                                                                                                       ; MLABCELL_X46_Y31_N20      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|copy~0                                                                                                                                                                              ; MLABCELL_X49_Y31_N32      ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|generating                                                                                                                                                                          ; FF_X49_Y29_N17            ; 36      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|queue_full~2                                                                                                                                                                        ; LABCELL_X47_Y30_N26       ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_tfaw_cmd_cnt~0                                                                                                                                                            ; LABCELL_X53_Y22_N38       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[10]~2                                                                                                                                     ; LABCELL_X50_Y24_N32       ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|fifo_put~0                                                                                                   ; LABCELL_X53_Y18_N0        ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_0ka1:auto_generated|a_dpfifo_9v91:dpfifo|_~5                ; LABCELL_X53_Y18_N18       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_0ka1:auto_generated|a_dpfifo_9v91:dpfifo|_~6                ; LABCELL_X47_Y19_N10       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_0ka1:auto_generated|a_dpfifo_9v91:dpfifo|pulse_ram_output~2 ; LABCELL_X47_Y19_N32       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|fifo_put                                                                                                                                    ; MLABCELL_X54_Y17_N38      ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_5ka1:auto_generated|a_dpfifo_ev91:dpfifo|_~4                                               ; MLABCELL_X54_Y17_N20      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_5ka1:auto_generated|a_dpfifo_ev91:dpfifo|_~5                                               ; MLABCELL_X54_Y17_N30      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_5ka1:auto_generated|a_dpfifo_ev91:dpfifo|pulse_ram_output~2                                ; MLABCELL_X54_Y17_N34      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][0]~50                                                                                              ; LABCELL_X50_Y15_N0        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][2]~55                                                                                              ; MLABCELL_X52_Y15_N6       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][0]~60                                                                                              ; LABCELL_X50_Y15_N2        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][0]~65                                                                                              ; LABCELL_X50_Y15_N24       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][0]~71                                                                                              ; LABCELL_X50_Y15_N26       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][3]~76                                                                                              ; LABCELL_X53_Y18_N20       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][0]~1                                                                                                ; MLABCELL_X52_Y16_N36      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[2][0]~10                                                                                               ; MLABCELL_X49_Y17_N32      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[3][2]~15                                                                                               ; MLABCELL_X49_Y17_N34      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[4][3]~20                                                                                               ; LABCELL_X50_Y17_N20       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[5][2]~25                                                                                               ; LABCELL_X50_Y17_N22       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[6][3]~30                                                                                               ; MLABCELL_X52_Y17_N16      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[7][0]~35                                                                                               ; MLABCELL_X52_Y17_N18      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[8][3]~40                                                                                               ; MLABCELL_X52_Y17_N12      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[9][1]~45                                                                                               ; MLABCELL_X52_Y15_N4       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[14]~4                                                                                           ; MLABCELL_X49_Y16_N36      ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][0]~4                                                                                                      ; MLABCELL_X49_Y18_N0       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[10][1]~54                                                                                                    ; LABCELL_X45_Y19_N24       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[11][0]~60                                                                                                    ; LABCELL_X45_Y19_N32       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[12][2]~64                                                                                                    ; LABCELL_X45_Y19_N22       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[13][3]~69                                                                                                    ; LABCELL_X47_Y15_N18       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[14][2]~74                                                                                                    ; LABCELL_X47_Y15_N32       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[15][3]~79                                                                                                    ; LABCELL_X47_Y15_N14       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[1][2]~9                                                                                                      ; LABCELL_X45_Y18_N30       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[2][2]~14                                                                                                     ; LABCELL_X45_Y18_N36       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[3][3]~19                                                                                                     ; MLABCELL_X46_Y18_N28      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[4][3]~25                                                                                                     ; LABCELL_X45_Y19_N34       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[5][1]~29                                                                                                     ; MLABCELL_X46_Y19_N34      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[6][0]~34                                                                                                     ; MLABCELL_X46_Y19_N16      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[7][2]~39                                                                                                     ; MLABCELL_X46_Y18_N20      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[8][2]~44                                                                                                     ; MLABCELL_X46_Y18_N38      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[9][3]~49                                                                                                     ; LABCELL_X47_Y19_N24       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[3]~0                                                                                                                                                              ; MLABCELL_X52_Y18_N14      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_read_data_valid_r                                                                                                                                                      ; FF_X47_Y17_N31            ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|rdata_burst_complete                                                                                                                                                          ; LABCELL_X55_Y17_N20       ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|Equal17~1                                                                                                                                                               ; LABCELL_X50_Y21_N22       ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|Equal15~1                                                                                                                                                                         ; LABCELL_X58_Y24_N30       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|Equal8~1                                                                                                                                                                          ; LABCELL_X58_Y24_N4        ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|always20~0                                                                                                                                                                        ; LABCELL_X55_Y24_N28       ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[7]~2                                                                                                                                   ; LABCELL_X58_Y18_N32       ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_refresh_req[0]                                                                                                                                                                 ; FF_X53_Y24_N9             ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|init_req[0]                                                                                                                                                                       ; FF_X55_Y24_N1             ; 26      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[0]~0                                                                                                                              ; LABCELL_X55_Y25_N30       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][3]~21                                                                                                                                                                          ; MLABCELL_X46_Y29_N22      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][1]~29                                                                                                                                                                          ; LABCELL_X50_Y28_N34       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][4]~13                                                                                                                                                                          ; MLABCELL_X52_Y28_N38      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][2]~4                                                                                                                                                                           ; MLABCELL_X44_Y27_N28      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~2                                                                                                                                                                               ; MLABCELL_X52_Y26_N12      ; 69      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~3                                                                                                                                                                               ; LABCELL_X50_Y25_N30       ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~1                                                                                                                                                                               ; MLABCELL_X52_Y26_N4       ; 69      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~0                                                                                                                                                                               ; MLABCELL_X52_Y26_N16      ; 67      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[3]~0                                                                                                     ; MLABCELL_X49_Y26_N32      ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[3]~1                                                                                                     ; MLABCELL_X46_Y26_N38      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][2]~1                                                                         ; LABCELL_X45_Y26_N8        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[1][3]~6                                                                         ; LABCELL_X45_Y26_N16       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[2][3]~11                                                                        ; MLABCELL_X44_Y26_N22      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[3][0]~16                                                                        ; MLABCELL_X44_Y26_N4       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[4][1]~21                                                                        ; LABCELL_X43_Y25_N32       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[5][0]~26                                                                        ; LABCELL_X43_Y25_N30       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[6][0]~32                                                                        ; LABCELL_X45_Y24_N32       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[7][0]~36                                                                        ; LABCELL_X45_Y22_N38       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~0                                                                                                             ; MLABCELL_X49_Y22_N4       ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~1                                                                                                             ; LABCELL_X47_Y22_N14       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~0                                                                                                             ; MLABCELL_X49_Y22_N24      ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~1                                                                                                             ; LABCELL_X47_Y24_N6        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~0                                                                                                             ; MLABCELL_X49_Y22_N18      ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~1                                                                                                             ; MLABCELL_X46_Y24_N8       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~0                                                                                                             ; MLABCELL_X49_Y22_N28      ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~1                                                                                                             ; MLABCELL_X46_Y24_N10      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~0                                                                                                              ; MLABCELL_X49_Y22_N38      ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~1                                                                                                              ; MLABCELL_X49_Y24_N8       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~0                                                                                                              ; MLABCELL_X49_Y22_N36      ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~1                                                                                                              ; MLABCELL_X49_Y24_N10      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~0                                                                                                              ; MLABCELL_X49_Y22_N6       ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~1                                                                                                              ; LABCELL_X47_Y24_N28       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~0                                                                                                              ; MLABCELL_X49_Y22_N30      ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~1                                                                                                              ; LABCELL_X47_Y24_N4        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter[5]~0                                                                                              ; MLABCELL_X49_Y22_N12      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][5]~0                                                                                           ; MLABCELL_X42_Y23_N16      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][4]~1                                                                                           ; LABCELL_X45_Y24_N20       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[0][2]~2                                                                                        ; MLABCELL_X42_Y22_N4       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[1][3]~3                                                                                        ; MLABCELL_X46_Y23_N26      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[2][0]~4                                                                                        ; LABCELL_X43_Y21_N4        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[4][3]~0                                                                                        ; LABCELL_X47_Y22_N24       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[5][3]~1                                                                                        ; LABCELL_X47_Y24_N10       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[7][0]~5                                                                                        ; MLABCELL_X46_Y22_N18      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_accepted                                                                                                 ; MLABCELL_X49_Y30_N14      ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][0]~4                                                                                                                  ; MLABCELL_X46_Y26_N30      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[2][2]~9                                                                                                                  ; MLABCELL_X46_Y25_N12      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[3][0]~14                                                                                                                 ; MLABCELL_X46_Y25_N30      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[4][2]~19                                                                                                                 ; MLABCELL_X42_Y25_N2       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][2]~23                                                                                                                 ; MLABCELL_X42_Y25_N28      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[6][2]~27                                                                                                                 ; MLABCELL_X42_Y25_N36      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[7][2]~30                                                                                                                 ; MLABCELL_X46_Y26_N6       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[7]~0                                                                                                              ; MLABCELL_X46_Y24_N34      ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[7]~1                                                                                                              ; MLABCELL_X46_Y24_N38      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][1]~2                                                                                                                        ; MLABCELL_X44_Y18_N38      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[1][2]~7                                                                                                                        ; LABCELL_X47_Y25_N4        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[2][0]~10                                                                                                                       ; LABCELL_X45_Y25_N2        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[3][0]~14                                                                                                                       ; MLABCELL_X44_Y18_N30      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[4][1]~18                                                                                                                       ; LABCELL_X45_Y25_N30       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[5][0]~22                                                                                                                       ; LABCELL_X45_Y25_N16       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[6][2]~27                                                                                                                       ; LABCELL_X47_Y25_N36       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[7][2]~29                                                                                                                       ; LABCELL_X47_Y25_N0        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|avl_ready~2                                                                                                                                                                                                                                                ; MLABCELL_X49_Y30_N16      ; 252     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst|itf_wr_if_ready~0                                                                                                                                                                                                                                          ; LABCELL_X47_Y30_N14       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|always3~0                                                                                                                                                                                                                                                         ; MLABCELL_X54_Y3_N24       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|clk_div_reset_ams_n_r                                                                                                                                                                                                                                             ; FF_X26_Y1_N37             ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|comb~0                                                                                                                                                                                                                                                            ; MLABCELL_X49_Y10_N38      ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|_~0                                                                                                                                                                  ; MLABCELL_X57_Y1_N30       ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[1]                                                                                                                                                               ; PLL_3                     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[1]                                                                                                                                                               ; PLL_3                     ; 3424    ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[3]                                                                                                                                                               ; PLL_3                     ; 38      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[4]                                                                                                                                                               ; PLL_3                     ; 86      ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[5]                                                                                                                                                               ; PLL_3                     ; 27      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|cntr_hud:phasestep_counter|cout_actual                                                                                                                               ; MLABCELL_X57_Y3_N24       ; 2       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|cntr_nce:pll_internal_phasestep|cout_actual                                                                                                                          ; MLABCELL_X57_Y1_N28       ; 3       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|locked                                                                                                                                                               ; MLABCELL_X57_Y1_N32       ; 1       ; Async. load                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|phasedone_state                                                                                                                                                      ; FF_X57_Y1_N13             ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|pll1~LOCKED                                                                                                                                                          ; PLL_3                     ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|pll_internal_phasestep_reg                                                                                                                                           ; FF_X58_Y1_N1              ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x|ams_pipe[1]                                                                                                                                                                                                     ; FF_X49_Y10_N27            ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]                                                                                                                                                                                                   ; FF_X55_Y9_N29             ; 24      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_reset_pipe:poa_clk_pipe|ams_pipe[1]                                                                                                                                                                                                       ; FF_X49_Y10_N35            ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|ams_pipe[1]                                                                                                                                                                                             ; FF_X49_Y10_N19            ; 20      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_reset_pipe:resync_clk_2x_pipe|ams_pipe[1]                                                                                                                                                                                                 ; FF_X49_Y10_N39            ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_reset_pipe:write_clk_pipe|ams_pipe[3]                                                                                                                                                                                                     ; FF_X55_Y9_N27             ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|global_pre_clear                                                                                                                                                                                                                                                  ; FF_X26_Y1_N9              ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n                                                                                                                                                                                                                                              ; MLABCELL_X57_Y1_N18       ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|pll_phase_auto_calibrate_pulse                                                                                                                                                                                                                                    ; LABCELL_X55_Y3_N30        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                                                                                                                                                        ; FF_X26_Y1_N13             ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                                                                                                                                                                                ; FF_X49_Y10_N23            ; 2556    ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|scan_clk                                                                                                                                                                                                                                                          ; FF_X26_Y1_N21             ; 24      ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_0_oe_ff_inst                                                                                                                                                                                             ; DDIOOECELL_X59_Y21_N4     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_1_oe_ff_inst                                                                                                                                                                                             ; DDIOOECELL_X59_Y18_N66    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_2_oe_ff_inst                                                                                                                                                                                             ; DDIOOECELL_X59_Y18_N35    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_3_oe_ff_inst                                                                                                                                                                                             ; DDIOOECELL_X59_Y18_N97    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_4_oe_ff_inst                                                                                                                                                                                             ; DDIOOECELL_X59_Y21_N97    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_5_oe_ff_inst                                                                                                                                                                                             ; DDIOOECELL_X59_Y16_N66    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_6_oe_ff_inst                                                                                                                                                                                             ; DDIOOECELL_X59_Y21_N66    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|bidir_dq_7_oe_ff_inst                                                                                                                                                                                             ; DDIOOECELL_X59_Y16_N35    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|wire_dqs_0_enable_inst_dqsbusout                                                                                                                                                                                  ; DQSENABLE_X59_Y19_N40     ; 8       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|wire_dqs_0_oe_ddio_oe_inst_dataout                                                                                                                                                                                ; DDIOOECELL_X59_Y19_N35    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[0].dq_dqs|wire_dqsn_0_oe_ddio_oe_inst_dataout                                                                                                                                                                               ; DDIOOECELL_X59_Y19_N97    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_0_oe_ff_inst                                                                                                                                                                                             ; DDIOOECELL_X59_Y26_N66    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_1_oe_ff_inst                                                                                                                                                                                             ; DDIOOECELL_X59_Y23_N97    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_2_oe_ff_inst                                                                                                                                                                                             ; DDIOOECELL_X59_Y23_N66    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_3_oe_ff_inst                                                                                                                                                                                             ; DDIOOECELL_X59_Y23_N35    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_4_oe_ff_inst                                                                                                                                                                                             ; DDIOOECELL_X59_Y26_N97    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_5_oe_ff_inst                                                                                                                                                                                             ; DDIOOECELL_X59_Y26_N4     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_6_oe_ff_inst                                                                                                                                                                                             ; DDIOOECELL_X59_Y22_N66    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|bidir_dq_7_oe_ff_inst                                                                                                                                                                                             ; DDIOOECELL_X59_Y22_N97    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|wire_dqs_0_enable_inst_dqsbusout                                                                                                                                                                                  ; DQSENABLE_X59_Y25_N40     ; 8       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|wire_dqs_0_oe_ddio_oe_inst_dataout                                                                                                                                                                                ; DDIOOECELL_X59_Y25_N35    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_dp_io:dpio|ddr2_12_phy_alt_mem_phy_dq_dqs:dqs_group[1].dq_dqs|wire_dqsn_0_oe_ddio_oe_inst_dataout                                                                                                                                                                               ; DDIOOECELL_X59_Y25_N97    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[2]~1                                                                                                                                                                                                                                               ; MLABCELL_X54_Y12_N28      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_rdata_valid:rdv_pipe|always3~0                                                                                                                                                                                                                                                  ; MLABCELL_X57_Y9_N18       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_rdata_valid:rdv_pipe|ctl_rdata_valid[0]                                                                                                                                                                                                                                         ; FF_X57_Y9_N27             ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command_req                                                                                                                                                                               ; FF_X54_Y10_N25            ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|\ac_mux:seen_phy_init_complete                                                                                                                                                                                     ; FF_X55_Y16_N29            ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_admin:admin|ac_state~21                                                                                                                                                                    ; MLABCELL_X52_Y12_N22      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_admin:admin|finished_state                                                                                                                                                                 ; FF_X49_Y11_N31            ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_admin:admin|process_12~0                                                                                                                                                                   ; MLABCELL_X52_Y12_N16      ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_admin:admin|stage_counter[15]~3                                                                                                                                                            ; LABCELL_X50_Y13_N14       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[0]~0                                                                                                                                                       ; MLABCELL_X49_Y8_N28       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[0]~0                                                                                                                                                       ; MLABCELL_X49_Y8_N32       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_ctrl:ctrl|dll_lock_counter[4]~1                                                                                                                                                            ; LABCELL_X47_Y10_N14       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_ctrl:ctrl|process_16~0                                                                                                                                                                     ; MLABCELL_X52_Y5_N36       ; 10      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_ctrl:ctrl|state.s_operational                                                                                                                                                              ; FF_X47_Y9_N25             ; 31      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_ctrl:ctrl|state~29                                                                                                                                                                         ; LABCELL_X47_Y9_N6         ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[5]~2                                                                                                                                                             ; MLABCELL_X54_Y6_N38       ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_ctrl:ctrl|timeout_counter_enable~0                                                                                                                                                         ; MLABCELL_X49_Y9_N36       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[1]~1                                                                                                                                                         ; MLABCELL_X52_Y5_N24       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|Selector70~1                                                                                                                                                                     ; MLABCELL_X52_Y6_N28       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp                                                                                                                                   ; FF_X58_Y10_N35            ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[3]~1                                                                                                                                                         ; MLABCELL_X57_Y13_N0       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_count[5]~1                                                                                                                                                         ; MLABCELL_X57_Y13_N2       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_count[4]~0                                                                                                                                                  ; LABCELL_X53_Y10_N38       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_wd_lat[4]~0                                                                                                                                                 ; MLABCELL_X52_Y11_N20      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[2]~4                                                                                                                                                        ; MLABCELL_X54_Y8_N26       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_test_dq                                                                                                                                           ; FF_X53_Y6_N27             ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[5]~0                                                                                                                                                    ; LABCELL_X50_Y7_N10        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_remaining_samples[5]~0                                                                                                                                            ; MLABCELL_X49_Y7_N36       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[5]~2                                                                                                                                                ; LABCELL_X45_Y7_N28        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_drift                                                                                                                                        ; FF_X50_Y7_N21             ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_wait                                                                                                                                         ; FF_X50_Y7_N1              ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_mimic_sample                                                                                                                                      ; FF_X49_Y7_N29             ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|btp_addr_array~0                                                                                                                                                                 ; LABCELL_X58_Y13_N24       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|cdvw_proc~2                                                                                                                                                                      ; LABCELL_X53_Y8_N16        ; 109     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|find_centre_of_largest_data_valid_window~3                                                                                                                                       ; MLABCELL_X54_Y5_N28       ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[1]~3                                                                                                                                                  ; LABCELL_X55_Y4_N38        ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[1]~4                                                                                                                                                  ; MLABCELL_X54_Y4_N12       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[5]~3                                                                                                                                        ; MLABCELL_X54_Y5_N14       ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[5]~5                                                                                                                                        ; MLABCELL_X54_Y5_N38       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[2]~1                                                                                                                                          ; LABCELL_X55_Y5_N12        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_good_edge[1]~0                                                                                                                                              ; LABCELL_X55_Y5_N36        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_centre[5]~0                                                                                                                                        ; LABCELL_X55_Y7_N32        ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.valid_result                                                                                                                                               ; FF_X54_Y4_N29             ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[20]~1                                                                                                                                              ; MLABCELL_X54_Y5_N18       ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[76]~2                                                                                                                                              ; LABCELL_X53_Y5_N30        ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_adv_rd_lat                                                                                                                                                      ; FF_X53_Y10_N21            ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_track                                                                                                                                                           ; FF_X53_Y9_N33             ; 73      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[3]~0                                                                                                                                                              ; LABCELL_X53_Y8_N36        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|sig_mimic_delta~1                                                                                                                                                                ; LABCELL_X50_Y7_N34        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_result[0]~0                                                                                                                                                              ; MLABCELL_X52_Y6_N2        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|sig_trk_state~25                                                                                                                                                                 ; MLABCELL_X49_Y7_N12       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~22                                                                                                                                                                  ; LABCELL_X55_Y5_N34        ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~4                                                                                                                                                                   ; MLABCELL_X54_Y5_N30       ; 31      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[0]~1                                                                                                                                                   ; LABCELL_X58_Y16_N14       ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[0]~2                                                                                                                                                   ; MLABCELL_X57_Y16_N16      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[25]~0                                                                                                                                                                 ; MLABCELL_X57_Y16_N26      ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdata[8]~1                                                                                                                                                                  ; MLABCELL_X57_Y16_N30      ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[4]~2                                                                                                                                                        ; MLABCELL_X57_Y16_N36      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_1100_step                                                                                                                                                 ; FF_X54_Y16_N3             ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|ddr2_12_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_wlat                                                                                                                                                      ; FF_X57_Y14_N35            ; 16      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_12_phy_alt_mem_phy_seq:seq_inst|seq_wdp_ovride~0                                                                                                                                                                                                   ; MLABCELL_X54_Y14_N16      ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[0]                                                                                                                                                                                                                             ; FF_X57_Y22_N23            ; 5       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_input:ddr2_ctrl_input|Selector330~1                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X44_Y25_N16      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_input:ddr2_ctrl_input|Selector367~0                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X46_Y32_N20      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_input:ddr2_ctrl_input|Selector4~0                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X47_Y32_N8        ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_input:ddr2_ctrl_input|local_address[5]~1                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X47_Y31_N34       ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_input:ddr2_ctrl_input|local_size[0]~0                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X54_Y31_N2       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_input:ddr2_ctrl_input|local_wdata[2]~0                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X54_Y34_N14      ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_input:ddr2_ctrl_input|local_wdata[2]~3                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X52_Y32_N8       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_input:ddr2_ctrl_input|op_addr[7]~1                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X45_Y33_N32       ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_input:ddr2_ctrl_input|pkt_len[1]~5                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X49_Y32_N34      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_input:ddr2_ctrl_input|state.idle_s                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X45_Y28_N3             ; 286     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_input:ddr2_ctrl_input|state.wr_end_s                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X46_Y33_N33            ; 38      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_input:ddr2_ctrl_input|state.wr_start_s                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X55_Y31_N13            ; 241     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_data[127]~3                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y1_N38        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_data[31]~0                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X27_Y1_N6         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_data[63]~1                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X27_Y1_N32        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_data[95]~2                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X27_Y1_N8         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y16_N26       ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X44_Y16_N6       ; 30      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_data[0]~2                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y1_N0         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:ddr2um_valid_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X45_Y32_N32       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:ddr2um_valid_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                             ; MLABCELL_X44_Y31_N2       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                             ; MLABCELL_X37_Y1_N14       ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X38_Y1_N14        ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|write_depth_cnt[8]~0                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y1_N30        ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|write_depth_cnt[8]~1                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X44_Y10_N28      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fpga_resetn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_D11                   ; 30      ; Async. clear               ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; input_ctrl:input_ctrl|cdp2um_data[138]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y19_N8        ; 139     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; input_ctrl:input_ctrl|data_reg[138]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X20_Y18_N20       ; 139     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; input_ctrl:input_ctrl|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|_~7                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X19_Y19_N36      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; input_ctrl:input_ctrl|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|_~8                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X15_Y19_N38       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; input_ctrl:input_ctrl|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X15_Y19_N12       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; input_ctrl:input_ctrl|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X15_Y19_N4        ; 25      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; input_ctrl:input_ctrl|rx_64_1:rx_64_1|scfifo:scfifo_component|scfifo_and1:auto_generated|a_dpfifo_k1c1:dpfifo|_~5                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X2_Y19_N10        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; input_ctrl:input_ctrl|rx_64_1:rx_64_1|scfifo:scfifo_component|scfifo_and1:auto_generated|a_dpfifo_k1c1:dpfifo|_~6                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X4_Y19_N12       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; input_ctrl:input_ctrl|rx_64_1:rx_64_1|scfifo:scfifo_component|scfifo_and1:auto_generated|a_dpfifo_k1c1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X2_Y19_N24        ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; input_ctrl:input_ctrl|rx_64_1:rx_64_1|scfifo:scfifo_component|scfifo_and1:auto_generated|a_dpfifo_k1c1:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X4_Y19_N18       ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X12_Y51_N6        ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X14_Y51_N4       ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X5_Y51_N32        ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X4_Y54_N16       ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nmac_crc_check:nmac_crc_check_0|check_ip:check_ip0|check_ip_altcrc:check_ip_altcrc_inst|check_ip_altcrcfeedbck:check_ip_altcrcfeedbck_0|check_ip_altcrcfeedbckExpr:check_ip_altcrcfeedbckpipe|always0~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X7_Y45_N0         ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nmac_crc_check:nmac_crc_check_0|check_ip:check_ip0|check_ip_altcrc:check_ip_altcrc_inst|check_ip_altcrcfeedfwd:check_ip_altcrcfeedfwd_0|enaOut                                                                                                                                                                                                                                                                                                                                                             ; FF_X7_Y45_N27             ; 103     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nmac_crc_check:nmac_crc_check_0|check_ip:check_ip0|check_ip_altcrc:check_ip_altcrc_inst|check_ip_altcrcfeedfwd:check_ip_altcrcfeedfwd_0|eopOut                                                                                                                                                                                                                                                                                                                                                             ; FF_X6_Y45_N33             ; 74      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nmac_crc_check:nmac_crc_check_0|crc_data[80]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X10_Y49_N8        ; 139     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; output_ctrl:output_ctrl|Equal4~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X20_Y16_N34       ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; output_ctrl:output_ctrl|counter[7]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X20_Y16_N38       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; output_ctrl:output_ctrl|current_state.cut                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X19_Y16_N11            ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; output_ctrl:output_ctrl|cutter[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X19_Y16_N36      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; output_ctrl:output_ctrl|flag                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X21_Y16_N37            ; 143     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; output_ctrl:output_ctrl|input2output_128_139:input2output_128_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|_~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X24_Y21_N12       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; output_ctrl:output_ctrl|input2output_128_139:input2output_128_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|_~8                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y17_N36       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; output_ctrl:output_ctrl|input2output_128_139:input2output_128_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X23_Y19_N4       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; output_ctrl:output_ctrl|input2output_128_139:input2output_128_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y21_N38       ; 25      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; output_ctrl:output_ctrl|pkt_data[136]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y18_N10       ; 135     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; output_ctrl:output_ctrl|pkt_valid[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y16_N14      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; output_ctrl:output_ctrl|rule_32_30_fifo:rule_32_30|scfifo:scfifo_component|scfifo_v4a1:auto_generated|a_dpfifo_6ba1:dpfifo|_~1                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X21_Y15_N36      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; output_ctrl:output_ctrl|rule_32_30_fifo:rule_32_30|scfifo:scfifo_component|scfifo_v4a1:auto_generated|a_dpfifo_6ba1:dpfifo|_~6                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X19_Y15_N24      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; output_ctrl:output_ctrl|rule_32_30_fifo:rule_32_30|scfifo:scfifo_component|scfifo_v4a1:auto_generated|a_dpfifo_6ba1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y15_N6       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; output_ctrl:output_ctrl|rule_32_30_fifo:rule_32_30|scfifo:scfifo_component|scfifo_v4a1:auto_generated|a_dpfifo_6ba1:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y15_N14      ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; PLL_1                     ; 10935   ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; PLL_1                     ; 4       ; Clock                      ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[5]                                                                                                                                                                                                                                                                                                                                                                                                           ; PLL_1                     ; 1       ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; rgm0_rx_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_A16                   ; 502     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; rgm1_rx_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_B7                    ; 501     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; rgm2_rx_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_AA11                  ; 502     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; rgm3_rx_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_AA14                  ; 501     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|Selector141~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y23_N38      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1390|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y31_N8        ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1390|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X19_Y31_N38      ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X26_Y47_N0       ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X26_Y46_N4       ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y5_N14        ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X29_Y5_N24       ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X14_Y2_N34       ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y2_N0         ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1394|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y14_N6        ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1394|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X14_Y14_N18      ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1395|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X14_Y16_N0       ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1395|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X14_Y18_N14      ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1396|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X10_Y29_N22       ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1396|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X14_Y29_N4       ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1397|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X4_Y30_N24       ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1397|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X2_Y30_N2         ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_10|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y30_N28      ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_10|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y30_N32       ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X20_Y38_N32       ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X32_Y54_N8        ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X23_Y8_N32       ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y2_N16       ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y8_N6        ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X24_Y4_N26        ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_14|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X5_Y18_N34        ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_14|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X2_Y18_N22        ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_15|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y23_N14      ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_15|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X19_Y23_N2       ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_16|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y25_N6       ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_16|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X19_Y28_N38      ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_17|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X20_Y26_N32       ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_17|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X12_Y30_N16       ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|crc_check:my_crc_check|crc_check_altcrc:crc_check_altcrc_inst|crc_check_altcrcfeedbck:crc_check_altcrcfeedbck_0|crc_check_altcrcfeedbckExpr:crc_check_altcrcfeedbckpipe|always0~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X5_Y25_N30        ; 66      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|crc_check:my_crc_check|crc_check_altcrc:crc_check_altcrc_inst|crc_check_altcrcfeedfwd:crc_check_altcrcfeedfwd_0|enaOut                                                                                                                                                                                                                                                                                                                                                                       ; FF_X1_Y21_N35             ; 107     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_crc:rx_crc|crc_check:my_crc_check|crc_check_altcrc:crc_check_altcrc_inst|crc_check_altcrcfeedfwd:crc_check_altcrcfeedfwd_0|eopOut                                                                                                                                                                                                                                                                                                                                                                       ; FF_X4_Y22_N3              ; 73      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|counter[3]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X9_Y53_N18       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|counter_preamble[3]~3                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X10_Y55_N18       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[104]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X10_Y54_N18       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[112]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X7_Y55_N24        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[120]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X15_Y53_N0        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[137]~19                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X9_Y53_N6        ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[15]~21                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y52_N24       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[16]~23                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X15_Y53_N6        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[24]~22                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y55_N38       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[32]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y54_N6        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[47]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X14_Y53_N36      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[55]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X9_Y53_N10       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[56]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X12_Y48_N14       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[64]~13                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y54_N2        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[79]~24                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y55_N24       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[7]~20                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y53_N18       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[80]~14                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y55_N16       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[88]~15                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y55_N22       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|crc_data[96]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X7_Y53_N10        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.byte1                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X10_Y54_N31            ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|current_state.idle                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X10_Y54_N21            ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|gmii_139_1000:gmii_139|data_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X7_Y55_N4         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X37_Y25_N22      ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y25_N2        ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y26_N28       ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X29_Y24_N2       ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|data_reg[135]~3                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y26_N16       ; 135     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|gmii_txd[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X31_Y28_N6       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|counter[1]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y55_N2        ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|counter_preamble[0]~3                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y46_N6        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[106]~22                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X29_Y49_N34      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[119]~21                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X29_Y49_N30      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[121]~20                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X31_Y53_N24      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[137]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y55_N16       ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[15]~15                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y54_N6        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[16]~14                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y53_N18       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[2]~25                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X32_Y51_N38       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[31]~16                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X26_Y43_N22      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[35]~18                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X29_Y53_N2       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[43]~19                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X29_Y49_N8       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[50]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X31_Y51_N32      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[62]~13                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X31_Y53_N20      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[68]~24                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X31_Y49_N34      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[79]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X31_Y49_N30      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[81]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X31_Y53_N22      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[90]~23                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X31_Y50_N10      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|crc_data[96]~17                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y54_N10       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.byte1                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X30_Y54_N33            ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|current_state.idle                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X31_Y55_N19            ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|gmii_139_1000:gmii_139|data_reg[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y54_N24       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X32_Y12_N30       ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y14_N4       ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X38_Y15_N28       ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y16_N16      ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|data_reg[135]~1                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X38_Y15_N34       ; 135     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|gmii_txd[5]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X38_Y12_N0        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|counter[9]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y5_N22        ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|counter_preamble[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X32_Y4_N24        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[106]~22                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X32_Y2_N2         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[119]~21                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X29_Y4_N14       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[121]~20                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X32_Y2_N14        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[137]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X31_Y5_N26       ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[15]~15                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X32_Y3_N32        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[16]~14                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y1_N10        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[2]~25                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X32_Y4_N4         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[31]~16                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X29_Y1_N4        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[35]~18                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X29_Y1_N26       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[43]~19                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X32_Y2_N10        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[50]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y2_N24        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[62]~13                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X32_Y1_N34        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[68]~24                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X32_Y4_N34        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[79]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y3_N28        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[81]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y3_N30        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[90]~23                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y3_N12        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|crc_data[96]~17                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y3_N10        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.byte1                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X32_Y3_N1              ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|current_state.idle                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X31_Y1_N3              ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|gmii_139_1000:gmii_139|data_reg[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y3_N18        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X32_Y10_N38       ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X34_Y11_N34      ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X38_Y9_N4         ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X37_Y4_N12       ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|data_reg[135]~1                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X38_Y9_N8         ; 135     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|gmii_txd[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X38_Y7_N12        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|counter[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X19_Y2_N12       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|counter_preamble[0]~3                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y5_N28        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[106]~22                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y2_N12        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[119]~21                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y1_N30        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[121]~20                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X21_Y2_N28       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[137]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X19_Y2_N34       ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[15]~15                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y3_N28        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[16]~14                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y2_N28        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[2]~25                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X23_Y3_N14       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[31]~16                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y2_N20        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[35]~18                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y1_N32        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[43]~19                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y2_N24        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[50]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y2_N30       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[62]~13                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y1_N20        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[68]~24                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y3_N8        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[79]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X20_Y1_N8         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[81]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y3_N30        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[90]~23                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y3_N26        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|crc_data[96]~17                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X19_Y2_N24       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.byte1                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X23_Y3_N35             ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|current_state.idle                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X24_Y1_N13             ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|gmii_139_1000:gmii_139|data_reg[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y1_N22        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X29_Y8_N28       ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X26_Y7_N36       ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X23_Y7_N12       ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X19_Y7_N2        ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|data_reg[135]~1                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X23_Y7_N24       ; 135     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|gmii_txd[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X23_Y5_N38       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_U23                   ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sfp_clk0~input~INSERTED_REFCLK_DIVIDER                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; REFCLKDIVIDER_X0_Y10_N149 ; 7       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sfp_clk0~input~INSERTED_REFCLK_DIVIDER                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; REFCLKDIVIDER_X0_Y10_N149 ; 1       ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|act_led:act_led|count_led[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X5_Y7_N29              ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|act_led:act_led|current_state.second                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X5_Y7_N39              ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|counter[8]~2                                                                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X16_Y14_N6       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|counter_preamble[0]~3                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X12_Y12_N28       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|crc_data[106]~22                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X9_Y11_N24       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|crc_data[119]~21                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y14_N10       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|crc_data[121]~20                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X9_Y11_N22       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|crc_data[137]~9                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X16_Y14_N32      ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|crc_data[15]~15                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X9_Y11_N38       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|crc_data[16]~14                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X9_Y11_N36       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|crc_data[2]~25                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X11_Y13_N30      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|crc_data[31]~16                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X9_Y11_N26       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|crc_data[35]~18                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X9_Y11_N18       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|crc_data[43]~19                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X14_Y13_N28      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|crc_data[50]~11                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X11_Y13_N32      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|crc_data[62]~13                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y15_N8        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|crc_data[68]~24                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X9_Y11_N20       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|crc_data[79]~10                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X14_Y15_N28      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|crc_data[81]~12                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y15_N28       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|crc_data[90]~23                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X9_Y11_N10       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|crc_data[96]~17                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X9_Y11_N34       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|current_state.byte1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X12_Y12_N39            ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|current_state.idle                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X11_Y13_N37            ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|gmii_139_1000:gmii_139|data_reg[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y12_N30       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|PCS_reset                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X1_Y7_N14        ; 277     ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_sync_reg2                                                                                                                                                                                                                                                                                                                            ; FF_X7_Y7_N3               ; 25      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_rxcruresetout[0]                                                                                                                                                                                        ; CMU_X0_Y10_N139           ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_coreclk_in[0]                                                                                                                                                                                           ; TXPCS_X0_Y4_N140          ; 2206    ; Clock                      ; yes    ; Periphery Clock      ; PCLK16           ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|wire_cent_unit0_pllresetout[1]                                                                                                                                                                             ; CMU_X0_Y10_N139           ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|wire_cent_unit0_rxcruresetout[2]                                                                                                                                                                           ; CMU_X0_Y10_N139           ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|Selector7~1                                                                                                                                                                                                                                      ; MLABCELL_X6_Y5_N12        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|nextstate.STM_TYP_AN_CD~0                                                                                                                                                                                                                        ; LABCELL_X5_Y4_N16         ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_3|dreg[1]                                                                                                                                                                                                                    ; FF_X10_Y4_N39             ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_ability_out[14]~2                                                                                                                                                                                                                                        ; MLABCELL_X11_Y4_N28       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_ability_out~0                                                                                                                                                                                                                                            ; LABCELL_X10_Y4_N30        ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_sync_cnt[2]~0                                                                                                                                                                                                                                            ; MLABCELL_X9_Y4_N28        ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|link_timer[15]~1                                                                                                                                                                                                                                            ; LABCELL_X10_Y4_N26        ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|link_timer[15]~2                                                                                                                                                                                                                                            ; LABCELL_X10_Y4_N36        ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ability_reg[11]~0                                                                                                                                                                                                                                        ; MLABCELL_X9_Y4_N26        ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ability_reg[11]~1                                                                                                                                                                                                                                        ; MLABCELL_X9_Y4_N8         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_match_reg[3]~0                                                                                                                                                                                                                                           ; MLABCELL_X6_Y4_N24        ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|state.STM_TYP_AUTONEG_ENA                                                                                                                                                                                                                                   ; FF_X11_Y4_N13             ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_4|dreg[1]                                                                                                                                                                                                                 ; FF_X11_Y7_N21             ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|pma_digital_rst2                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X2_Y8_N25              ; 33      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X24_Y12_N6        ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X26_Y12_N36      ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y11_N8        ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X19_Y13_N4       ; 11      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|data_reg[135]~1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y11_N0        ; 135     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|gmii_txd[5]~0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y11_N34       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|act_led:act_led|count_led[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X2_Y13_N23             ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|act_led:act_led|current_state.second                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X2_Y13_N7              ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|counter[8]~2                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X10_Y18_N2        ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|counter_preamble[3]~3                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X5_Y14_N0         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|crc_data[106]~22                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X9_Y16_N12       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|crc_data[119]~21                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y16_N6         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|crc_data[121]~20                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X9_Y16_N14       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|crc_data[137]~9                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X10_Y18_N20       ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|crc_data[15]~15                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X9_Y16_N16       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|crc_data[16]~14                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X7_Y18_N36        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|crc_data[2]~25                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X7_Y18_N16        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|crc_data[31]~16                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X7_Y16_N14        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|crc_data[35]~18                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X9_Y16_N26       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|crc_data[43]~19                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X7_Y16_N30        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|crc_data[50]~11                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X14_Y17_N38      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|crc_data[62]~13                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y19_N28       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|crc_data[68]~24                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X9_Y16_N34       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|crc_data[79]~10                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X9_Y16_N36       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|crc_data[81]~12                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X9_Y16_N22       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|crc_data[90]~23                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X14_Y19_N28      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|crc_data[96]~17                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X9_Y16_N28       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|current_state.byte1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X5_Y14_N31             ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|current_state.idle                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X10_Y18_N11            ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|gmii_139_1000:gmii_139|data_reg[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X7_Y18_N12        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|PCS_reset                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X1_Y21_N6        ; 277     ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_sync_reg2                                                                                                                                                                                                                                                                                                                            ; FF_X2_Y15_N25             ; 25      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|Selector7~1                                                                                                                                                                                                                                      ; LABCELL_X2_Y15_N34        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|nextstate.STM_TYP_AN_CD~0                                                                                                                                                                                                                        ; LABCELL_X2_Y15_N6         ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_3|dreg[1]                                                                                                                                                                                                                    ; FF_X5_Y11_N15             ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_ability_out[5]~2                                                                                                                                                                                                                                         ; MLABCELL_X4_Y11_N20       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_ability_out~0                                                                                                                                                                                                                                            ; LABCELL_X5_Y11_N2         ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_sync_cnt[1]~0                                                                                                                                                                                                                                            ; LABCELL_X5_Y11_N18        ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|link_timer[12]~1                                                                                                                                                                                                                                            ; LABCELL_X5_Y11_N4         ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|link_timer[12]~2                                                                                                                                                                                                                                            ; LABCELL_X5_Y11_N12        ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ability_reg[3]~0                                                                                                                                                                                                                                         ; MLABCELL_X6_Y11_N0        ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ability_reg[3]~1                                                                                                                                                                                                                                         ; MLABCELL_X6_Y11_N20       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_match_reg[2]~0                                                                                                                                                                                                                                           ; LABCELL_X7_Y11_N16        ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|state.STM_TYP_AUTONEG_ENA                                                                                                                                                                                                                                   ; FF_X4_Y11_N9              ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_4|dreg[1]                                                                                                                                                                                                                 ; FF_X5_Y12_N15             ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|pma_digital_rst2                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X2_Y20_N35             ; 33      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X19_Y9_N10       ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X17_Y9_N4         ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X14_Y10_N4       ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X7_Y10_N30        ; 11      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|data_reg[135]~1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X14_Y10_N12      ; 135     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|gmii_txd[5]~0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X15_Y11_N30       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|act_led:act_led|count_led[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X10_Y32_N37            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|act_led:act_led|current_state.second                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X10_Y32_N7             ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|counter[7]~2                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X12_Y31_N4        ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|counter_preamble[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y32_N34       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|crc_data[106]~22                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X11_Y31_N16      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|crc_data[119]~21                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X16_Y29_N8       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|crc_data[121]~20                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y31_N4        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|crc_data[137]~9                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y31_N12       ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|crc_data[15]~15                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X11_Y31_N18      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|crc_data[16]~14                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y31_N26       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|crc_data[2]~25                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X9_Y31_N18       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|crc_data[31]~16                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y31_N36       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|crc_data[35]~18                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y31_N38       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|crc_data[43]~19                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X15_Y30_N22       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|crc_data[50]~11                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y31_N20       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|crc_data[62]~13                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X11_Y31_N32      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|crc_data[68]~24                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X9_Y31_N10       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|crc_data[79]~10                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X11_Y31_N36      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|crc_data[81]~12                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X11_Y31_N38      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|crc_data[90]~23                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X14_Y30_N4       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|crc_data[96]~17                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X11_Y31_N22      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|current_state.byte1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X14_Y31_N39            ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|current_state.idle                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X14_Y31_N35            ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|gmii_139_1000:gmii_139|data_reg[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X11_Y33_N6       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|PCS_reset                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X29_Y4_N16       ; 277     ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_sync_reg2                                                                                                                                                                                                                                                                                                                            ; FF_X11_Y40_N37            ; 25      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_rxcruresetout[0]                                                                                                                                                                                        ; CMU_X0_Y33_N139           ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_coreclk_in[0]                                                                                                                                                                                           ; TXPCS_X0_Y27_N140         ; 2206    ; Clock                      ; yes    ; Periphery Clock      ; PCLK7            ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|wire_cent_unit0_pllresetout[1]                                                                                                                                                                             ; CMU_X0_Y33_N139           ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|wire_cent_unit0_rxcruresetout[2]                                                                                                                                                                           ; CMU_X0_Y33_N139           ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|Selector7~1                                                                                                                                                                                                                                      ; MLABCELL_X11_Y39_N34      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|nextstate.STM_TYP_AN_CD~0                                                                                                                                                                                                                        ; MLABCELL_X11_Y39_N38      ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_3|dreg[1]                                                                                                                                                                                                                    ; FF_X10_Y43_N31            ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_ability_out[8]~2                                                                                                                                                                                                                                         ; LABCELL_X12_Y43_N24       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_ability_out~0                                                                                                                                                                                                                                            ; LABCELL_X10_Y43_N32       ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_sync_cnt[10]~0                                                                                                                                                                                                                                           ; LABCELL_X10_Y43_N22       ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|link_timer[20]~1                                                                                                                                                                                                                                            ; LABCELL_X10_Y43_N36       ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|link_timer[20]~2                                                                                                                                                                                                                                            ; LABCELL_X10_Y43_N28       ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ability_reg[4]~0                                                                                                                                                                                                                                         ; MLABCELL_X9_Y43_N24       ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ability_reg[4]~1                                                                                                                                                                                                                                         ; MLABCELL_X9_Y43_N22       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_match_reg[10]~0                                                                                                                                                                                                                                          ; LABCELL_X7_Y43_N18        ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|state.STM_TYP_AUTONEG_ENA                                                                                                                                                                                                                                   ; FF_X12_Y43_N37            ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_4|dreg[1]                                                                                                                                                                                                                 ; FF_X6_Y40_N25             ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|pma_digital_rst2                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X30_Y33_N25            ; 33      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y34_N28       ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X14_Y34_N0       ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X11_Y36_N8       ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y32_N20       ; 11      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|data_reg[135]~1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X11_Y36_N32      ; 135     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|gmii_txd[6]~0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X16_Y36_N12      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|act_led:act_led|count_led[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X4_Y34_N15             ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|act_led:act_led|current_state.second                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X4_Y34_N21             ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|counter[1]~2                                                                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X1_Y32_N12       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|counter_preamble[0]~3                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X4_Y33_N24       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|crc_data[106]~22                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y29_N22       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|crc_data[119]~21                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X4_Y29_N8        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|crc_data[121]~20                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y30_N28       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|crc_data[137]~9                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X1_Y32_N38       ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|crc_data[15]~15                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X6_Y30_N8        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|crc_data[16]~14                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X4_Y29_N38       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|crc_data[2]~25                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X5_Y32_N30        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|crc_data[31]~16                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X2_Y31_N36        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|crc_data[35]~18                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X6_Y29_N30       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|crc_data[43]~19                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X2_Y29_N12        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|crc_data[50]~11                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X2_Y31_N6         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|crc_data[62]~13                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X4_Y31_N28       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|crc_data[68]~24                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X2_Y29_N32        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|crc_data[79]~10                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X4_Y31_N26       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|crc_data[81]~12                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X2_Y32_N6         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|crc_data[90]~23                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X4_Y29_N34       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|crc_data[96]~17                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X2_Y32_N30        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|current_state.byte1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X1_Y32_N29             ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|current_state.idle                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X1_Y32_N5              ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|gmii_139_1000:gmii_139|data_reg[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X6_Y33_N22       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|PCS_reset                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X30_Y30_N24       ; 277     ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_aligned_rxsync:the_altera_tse_gxb_aligned_rxsync|alt_sync_reg2                                                                                                                                                                                                                                                                                                                            ; FF_X5_Y38_N39             ; 25      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|Selector7~1                                                                                                                                                                                                                                      ; LABCELL_X7_Y37_N0         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|nextstate.STM_TYP_AN_CD~0                                                                                                                                                                                                                        ; LABCELL_X10_Y37_N36       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_3|dreg[1]                                                                                                                                                                                                                    ; FF_X5_Y38_N33             ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_ability_out[5]~2                                                                                                                                                                                                                                         ; LABCELL_X2_Y38_N24        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_ability_out~0                                                                                                                                                                                                                                            ; LABCELL_X5_Y38_N24        ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_sync_cnt[8]~0                                                                                                                                                                                                                                            ; LABCELL_X5_Y38_N22        ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|link_timer[3]~1                                                                                                                                                                                                                                             ; LABCELL_X5_Y38_N30        ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|link_timer[3]~2                                                                                                                                                                                                                                             ; LABCELL_X5_Y38_N34        ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ability_reg[13]~0                                                                                                                                                                                                                                        ; MLABCELL_X6_Y38_N32       ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ability_reg[13]~1                                                                                                                                                                                                                                        ; MLABCELL_X6_Y38_N22       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_match_reg[9]~0                                                                                                                                                                                                                                           ; LABCELL_X7_Y38_N0         ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|state.STM_TYP_AUTONEG_ENA                                                                                                                                                                                                                                   ; FF_X2_Y38_N33             ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_tx_encapsulation:U_TCAPS|altera_std_synchronizer:U_SYNC_4|dreg[1]                                                                                                                                                                                                                 ; FF_X15_Y38_N13            ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|pma_digital_rst2                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X30_Y33_N31            ; 33      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X24_Y29_N8        ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X26_Y29_N16      ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y32_N20      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X23_Y28_N16      ; 11      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|data_reg[135]~1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y32_N24      ; 135     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|gmii_txd[5]~0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y33_N10       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_rstn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X27_Y1_N29             ; 816     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_rstn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X27_Y1_N29             ; 8427    ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sysclk_125m                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_C11                   ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sysclk_125m                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_C11                   ; 580     ; Clock                      ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; time_4s[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X44_Y9_N39             ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|Selector2239~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X38_Y20_N0        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|bit_and[4]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X23_Y16_N14      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_checksum_reg[10]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X38_Y20_N38       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen:crc_gen|crc_gen_altcrc:crc_gen_altcrc_inst|crc_gen_altcrceop:crc_gen_altcrceop_0|mtyBuff0[1]                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X38_Y40_N21            ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen:crc_gen|crc_gen_altcrc:crc_gen_altcrc_inst|crc_gen_altcrceop:crc_gen_altcrceop_0|mtyBuff2                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X40_Y27_N5             ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen:crc_gen|crc_gen_altcrc:crc_gen_altcrc_inst|crc_gen_altcrceop:crc_gen_altcrceop_0|mtyBuff[3]                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X44_Y43_N27            ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen:crc_gen|crc_gen_altcrc:crc_gen_altcrc_inst|crc_gen_altcrcfeedbck:crc_gen_altcrcfeedbck_0|crc_gen_altcrcfeedbckExpr:crc_gen_altcrcfeedbckpipe|always0~0                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X34_Y33_N34      ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen:crc_gen|crc_gen_altcrc:crc_gen_altcrc_inst|crc_gen_altcrcfeedfwd:crc_gen_altcrcfeedfwd_0|enaOut                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X38_Y37_N39            ; 106     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen:crc_gen|crc_gen_altcrc:crc_gen_altcrc_inst|crc_gen_altcrcfeedfwd:crc_gen_altcrcfeedfwd_0|eopOut                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X43_Y36_N11            ; 70      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data0[100]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y16_N38       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data0[108]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y16_N20       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data0[116]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y16_N8        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data0[124]~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y13_N30       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data0[12]~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y17_N2        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data0[135]~24                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y16_N34       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data0[136]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y16_N10       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data0[20]~22                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y17_N8        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data0[28]~23                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y18_N6       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data0[36]~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y18_N22      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data0[44]~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y18_N2       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data0[4]~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X32_Y17_N28       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data0[52]~18                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y18_N12      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data0[60]~25                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y16_N14       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data0[68]~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y18_N0       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data0[76]~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y17_N10       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data0[84]~14                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y16_N30       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data0[92]~26                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y16_N16       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[0]~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X37_Y18_N2       ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[100]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X26_Y15_N24      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[108]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y15_N12       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[116]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y15_N34       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[124]~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y13_N24       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[12]~51                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y17_N16      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[135]~159                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y15_N30       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[136]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y15_N32       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[20]~56                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y17_N32      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[22]~54                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y19_N30       ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[28]~60                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y17_N34      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[31]~58                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y16_N8        ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[33]~40                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y17_N30      ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[36]~42                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y17_N18      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[44]~34                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y17_N24      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[46]~32                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X37_Y19_N18      ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[4]~47                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y17_N14      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[52]~36                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X37_Y19_N0       ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[52]~38                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y17_N26      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[58]~29                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y20_N8        ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[60]~160                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y17_N20      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[68]~22                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y17_N36      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[69]~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X38_Y17_N26       ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[76]~26                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y17_N38      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[77]~24                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X38_Y19_N12       ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[84]~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y17_N10      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[8]~49                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y20_N30       ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data1[92]~161                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y17_N22      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data2[100]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y15_N20       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data2[108]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y17_N38       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data2[116]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X29_Y15_N2       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data2[124]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y16_N26       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data2[12]~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y18_N38       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data2[135]~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X29_Y15_N30      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data2[136]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X29_Y15_N0       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data2[20]~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y18_N20       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data2[28]~18                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y17_N8       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data2[36]~14                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y18_N36       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data2[44]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y18_N8        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data2[4]~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y18_N16       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data2[52]~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y17_N28      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data2[60]~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y16_N36       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data2[68]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y18_N30       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data2[76]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y18_N28       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data2[84]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y16_N28       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data2[92]~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y16_N38       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data3[100]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X26_Y15_N20      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data3[108]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X29_Y15_N10      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data3[116]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X29_Y15_N22      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data3[124]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X29_Y15_N8       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data3[12]~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y17_N4       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data3[135]~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X29_Y15_N28      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data3[136]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X29_Y15_N20      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data3[20]~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y17_N0        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data3[28]~18                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y17_N6       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data3[36]~14                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y17_N24      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data3[44]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y18_N14       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data3[4]~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X32_Y18_N12       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data3[52]~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y17_N26      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data3[60]~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y18_N30      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data3[68]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y18_N32       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data3[76]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y17_N28      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data3[84]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X31_Y17_N16      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data3[92]~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y17_N30      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data4[0]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X32_Y18_N18       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data4[104]~18                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y16_N2        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data4[112]~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y16_N14       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data4[120]~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X26_Y13_N36      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data4[135]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y16_N24       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data4[136]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y16_N12       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data4[16]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X32_Y18_N10       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data4[24]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X32_Y18_N30       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data4[32]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y18_N26       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data4[40]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y18_N36       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data4[48]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y18_N24       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data4[56]~22                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y18_N28       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data4[64]~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y18_N8        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data4[72]~14                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y18_N4        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data4[80]~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y18_N34       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data4[88]~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y18_N6        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data4[8]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X32_Y18_N38       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data4[96]~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X26_Y15_N22      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data5[0]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X31_Y18_N26      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data5[104]~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X31_Y19_N18      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data5[112]~18                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y15_N38       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data5[120]~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X26_Y13_N38      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data5[135]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y16_N32       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data5[136]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y15_N36       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data5[16]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y18_N32      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data5[24]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X31_Y18_N32      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data5[32]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X31_Y18_N34      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data5[40]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y18_N18      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data5[48]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y18_N36      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data5[56]~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y17_N26       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data5[64]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y18_N10      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data5[72]~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y17_N4        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data5[80]~14                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y18_N14      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data5[88]~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y18_N30      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data5[8]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X32_Y17_N22       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data5[96]~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y16_N36       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data6[0]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X31_Y17_N2       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data6[104]~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y15_N6        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data6[112]~18                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y15_N34       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data6[120]~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y16_N30       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data6[135]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y15_N18       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data6[136]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y15_N32       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data6[16]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X31_Y17_N12      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data6[24]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X31_Y17_N8       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data6[32]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X31_Y17_N10      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data6[40]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y17_N20      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data6[48]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y17_N22      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data6[56]~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y17_N38      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data6[64]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y17_N34      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data6[72]~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y17_N0       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data6[80]~14                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y17_N32      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data6[88]~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y17_N36      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data6[8]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X31_Y17_N14      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data6[96]~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X26_Y15_N28      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data7[0]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X32_Y18_N16       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data7[104]~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X32_Y17_N18       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data7[112]~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y15_N10       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data7[120]~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X26_Y22_N2       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data7[135]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y15_N28       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data7[136]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y15_N8        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data7[16]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X32_Y17_N24       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data7[24]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y17_N18      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data7[32]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y18_N20      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data7[40]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y18_N16      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data7[48]~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y18_N38      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data7[56]~23                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y18_N4       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data7[64]~14                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y18_N8       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data7[72]~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X32_Y17_N6        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data7[80]~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y18_N28      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data7[88]~22                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X31_Y19_N36      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data7[8]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X32_Y17_N20       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_data7[96]~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y15_N22       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_valid0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X23_Y16_N32      ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|crc_gen_valid0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X38_Y20_N34       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|current_state.copy                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X23_Y16_N21            ; 71      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|current_state.fifo_usedw1                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X23_Y16_N9             ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|current_state.wait_checksum                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X38_Y20_N9             ; 831     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|data_reg[135]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X23_Y16_N28      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|data_to_gen[42]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y19_N26      ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|flag_q_reg[18]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X23_Y15_N38      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|full_flag[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X23_Y16_N0       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|_~1                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y21_N8       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|_~8                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X38_Y21_N30       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X39_Y21_N4       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X39_Y21_N2       ; 25      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|level2_64_19:level2_64_19|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|_~5                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y13_N34       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|level2_64_19:level2_64_19|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|_~6                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X20_Y14_N18       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|level2_64_19:level2_64_19|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X20_Y14_N34       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|level2_64_19:level2_64_19|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X20_Y14_N36       ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; tx_gen:tx_gen|output_port_reg[7]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X23_Y16_N24      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                         ; Location                  ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[1] ; PLL_3                     ; 3424    ; 357                                  ; Global Clock         ; GCLK4            ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[3] ; PLL_3                     ; 38      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[4] ; PLL_3                     ; 86      ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[5] ; PLL_3                     ; 27      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|scan_clk                                                                                            ; FF_X26_Y1_N21             ; 24      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; fpga_resetn                                                                                                                                                                                                                                                                                                                                  ; PIN_D11                   ; 30      ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                             ; PLL_1                     ; 10935   ; 656                                  ; Global Clock         ; GCLK2            ; --                        ;
; pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                                                                             ; PLL_1                     ; 4       ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[5]                                                                                                                                                                                                                                             ; PLL_1                     ; 1       ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; sfp_clk0~input~INSERTED_REFCLK_DIVIDER                                                                                                                                                                                                                                                                                                       ; REFCLKDIVIDER_X0_Y10_N149 ; 1       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|PCS_reset                                                                                                                                                                                                                                  ; MLABCELL_X1_Y7_N14        ; 277     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_coreclk_in[0]                             ; TXPCS_X0_Y4_N140          ; 2206    ; 0                                    ; Periphery Clock      ; PCLK16           ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|PCS_reset                                                                                                                                                                                                                                  ; MLABCELL_X1_Y21_N6        ; 277     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|PCS_reset                                                                                                                                                                                                                                  ; MLABCELL_X29_Y4_N16       ; 277     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_coreclk_in[0]                             ; TXPCS_X0_Y27_N140         ; 2206    ; 0                                    ; Periphery Clock      ; PCLK7            ; --                        ;
; sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|PCS_reset                                                                                                                                                                                                                                  ; LABCELL_X30_Y30_N24       ; 277     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; sys_rstn                                                                                                                                                                                                                                                                                                                                     ; FF_X27_Y1_N29             ; 8427    ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; sysclk_125m                                                                                                                                                                                                                                                                                                                                  ; PIN_C11                   ; 580     ; 60                                   ; Global Clock         ; GCLK12           ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                        ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n ; 2556    ;
; tx_gen:tx_gen|current_state.wait_checksum                                                                                                                                                                                                                   ; 831     ;
; sys_rstn                                                                                                                                                                                                                                                    ; 817     ;
; cdp_local_bus:cdp_local_bus|clear_flag                                                                                                                                                                                                                      ; 526     ;
; rgm2_rx_clk~input                                                                                                                                                                                                                                           ; 502     ;
; rgm0_rx_clk~input                                                                                                                                                                                                                                           ; 502     ;
; rgm3_rx_clk~input                                                                                                                                                                                                                                           ; 501     ;
; rgm1_rx_clk~input                                                                                                                                                                                                                                           ; 501     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------------+------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Type      ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9K blocks ; MLAB cells ; MIF  ; Location                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------------+------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|com_valid_fifo:com_valid_fifo|dcfifo:dcfifo_component|dcfifo_clo1:auto_generated|altsyncram_u2b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                             ; AUTO      ; Simple Dual Port ; Single Clock ; 512          ; 17           ; 512          ; 17           ; yes                    ; no                      ; yes                    ; no                      ; 8704   ; 512                         ; 17                          ; 512                         ; 17                          ; 8704                ; 1          ; 0          ; None ; M9K_X28_Y35_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|data_fifo:com_fifo|dcfifo:dcfifo_component|dcfifo_tdt1:auto_generated|altsyncram_b1d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                        ; M9K block ; Simple Dual Port ; Single Clock ; 1024         ; 35           ; 1024         ; 35           ; yes                    ; no                      ; yes                    ; no                      ; 35840  ; 1024                        ; 35                          ; 1024                        ; 35                          ; 35840               ; 4          ; 0          ; None ; M9K_X28_Y37_N0, M9K_X28_Y38_N0, M9K_X33_Y36_N0, M9K_X28_Y36_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|pkt_length_fifo:pkt_length_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated|a_dpfifo_94a1:dpfifo|altsyncram_8on1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                       ; AUTO      ; Simple Dual Port ; Single Clock ; 512          ; 33           ; 512          ; 33           ; yes                    ; no                      ; yes                    ; yes                     ; 16896  ; 512                         ; 33                          ; 512                         ; 33                          ; 16896               ; 2          ; 0          ; None ; M9K_X28_Y33_N0, M9K_X28_Y34_N0                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated|a_dpfifo_ik91:dpfifo|altsyncram_otn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                               ; AUTO      ; Simple Dual Port ; Single Clock ; 1024         ; 34           ; 1024         ; 34           ; yes                    ; no                      ; yes                    ; yes                     ; 34816  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4          ; 0          ; None ; M9K_X36_Y40_N0, M9K_X36_Y41_N0, M9K_X36_Y42_N0, M9K_X36_Y43_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|result_fifo:result_head_fifo|scfifo:scfifo_component|scfifo_be91:auto_generated|a_dpfifo_ik91:dpfifo|altsyncram_otn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                          ; AUTO      ; Simple Dual Port ; Single Clock ; 1024         ; 34           ; 1024         ; 34           ; yes                    ; no                      ; yes                    ; yes                     ; 34816  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4          ; 0          ; None ; M9K_X33_Y40_N0, M9K_X33_Y38_N0, M9K_X36_Y38_N0, M9K_X36_Y39_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_256_139:fifo_256_139_manage_rx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|altsyncram_urn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                           ; AUTO      ; Simple Dual Port ; Single Clock ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; yes                     ; 35584  ; 256                         ; 139                         ; 256                         ; 139                         ; 35584               ; 4          ; 0          ; None ; M9K_X18_Y37_N0, M9K_X18_Y39_N0, M9K_X13_Y38_N0, M9K_X18_Y38_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_rx:manage_rx|fifo_64_1:fifo_64_1_manage_rx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo|altsyncram_81i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                 ; AUTO      ; Simple Dual Port ; Single Clock ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X13_Y39_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_256_139:fifo_256_139_manage_tx|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|altsyncram_urn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                           ; AUTO      ; Simple Dual Port ; Single Clock ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; yes                     ; 35584  ; 256                         ; 135                         ; 256                         ; 135                         ; 34560               ; 4          ; 0          ; None ; M9K_X33_Y23_N0, M9K_X36_Y23_N0, M9K_X36_Y24_N0, M9K_X33_Y24_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|fifo_64_1:fifo_64_1_manage_tx|scfifo:scfifo_component|scfifo_m591:auto_generated|a_dpfifo_tb91:dpfifo|altsyncram_81i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                 ; AUTO      ; Simple Dual Port ; Single Clock ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X28_Y23_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|manage_tx:manage_tx|tx_fifo:ack_fifo|dcfifo:dcfifo_component|dcfifo_vdt1:auto_generated|altsyncram_d1d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                  ; M9K block ; Simple Dual Port ; Single Clock ; 1024         ; 36           ; 1024         ; 36           ; yes                    ; no                      ; yes                    ; no                      ; 36864  ; 1024                        ; 34                          ; 1024                        ; 34                          ; 34816               ; 4          ; 0          ; None ; M9K_X33_Y27_N0, M9K_X36_Y28_N0, M9K_X36_Y27_N0, M9K_X33_Y28_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|length_gen_fifo:length_gen_fifo|scfifo:scfifo_component|scfifo_2u91:auto_generated|a_dpfifo_94a1:dpfifo|altsyncram_8on1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                   ; AUTO      ; Simple Dual Port ; Single Clock ; 512          ; 33           ; 512          ; 33           ; yes                    ; no                      ; yes                    ; yes                     ; 16896  ; 512                         ; 33                          ; 512                         ; 33                          ; 16896               ; 2          ; 0          ; None ; M9K_X33_Y33_N0, M9K_X33_Y32_N0                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; NET_MAGIC_CTRL:NET_MAGIC_CTRL|pkt_gen:pkt_gen|pkt_gen_fifo:pkt_gen_fifo|scfifo:scfifo_component|scfifo_t0a1:auto_generated|a_dpfifo_47a1:dpfifo|altsyncram_utn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                         ; AUTO      ; Simple Dual Port ; Single Clock ; 1024         ; 37           ; 1024         ; 37           ; yes                    ; no                      ; yes                    ; yes                     ; 37888  ; 1024                        ; 35                          ; 1024                        ; 35                          ; 35840               ; 4          ; 0          ; None ; M9K_X33_Y34_N0, M9K_X36_Y35_N0, M9K_X36_Y34_N0, M9K_X33_Y35_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; UM:UM|input2output_128_139:CDP2UM_DATA_FIFO|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|altsyncram_urn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                     ; AUTO      ; Simple Dual Port ; Single Clock ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; yes                     ; 35584  ; 256                         ; 139                         ; 256                         ; 139                         ; 35584               ; 4          ; 0          ; None ; M9K_X25_Y19_N0, M9K_X25_Y20_N0, M9K_X25_Y17_N0, M9K_X25_Y18_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_k3s1:auto_generated|ALTSYNCRAM                                                   ; AUTO      ; Simple Dual Port ; Single Clock ; 256          ; 33           ; 256          ; 33           ; yes                    ; no                      ; yes                    ; no                      ; 8448   ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1          ; 0          ; None ; M9K_X48_Y9_N0                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_0ka1:auto_generated|a_dpfifo_9v91:dpfifo|altsyncram_mkn1:FIFOram|ALTSYNCRAM ; AUTO      ; Simple Dual Port ; Single Clock ; 16           ; 12           ; 16           ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 192    ; 16                          ; 4                           ; 16                          ; 4                           ; 64                  ; 1          ; 0          ; None ; M9K_X48_Y21_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_5ka1:auto_generated|a_dpfifo_ev91:dpfifo|altsyncram_0ln1:FIFOram|ALTSYNCRAM                                ; AUTO      ; Simple Dual Port ; Single Clock ; 16           ; 44           ; 16           ; 44           ; yes                    ; no                      ; yes                    ; yes                     ; 704    ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1          ; 0          ; None ; M9K_X56_Y17_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_2tr1:auto_generated|ALTSYNCRAM            ; AUTO      ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128    ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1          ; 0          ; None ; M9K_X48_Y23_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|ALTSYNCRAM          ; AUTO      ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024   ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1          ; 0          ; None ; M9K_X48_Y23_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_alt_mem_ddrx_controller_top:ddr2_12_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_c0s1:auto_generated|ALTSYNCRAM          ; AUTO      ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024   ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1          ; 0          ; None ; M9K_X48_Y23_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_postamble:poa|altsyncram:full_rate_ram_gen.altsyncram_inst|altsyncram_uco1:auto_generated|ALTSYNCRAM                                                                                                                                                                                            ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X56_Y10_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_o2p1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                  ; AUTO      ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 1          ; 0          ; None ; M9K_X56_Y9_N0                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_8pn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                         ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1          ; 0          ; None ; M9K_X56_Y12_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_fifo:ddr2um_fifo|dcfifo:dcfifo_component|dcfifo_7bt1:auto_generated|altsyncram_h4d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                   ; M9K block ; Simple Dual Port ; Dual Clocks  ; 1024         ; 128          ; 1024         ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 1024                        ; 128                         ; 1024                        ; 128                         ; 131072              ; 15         ; 0          ; None ; M9K_X36_Y17_N0, M9K_X48_Y13_N0, M9K_X36_Y18_N0, M9K_X48_Y16_N0, M9K_X48_Y19_N0, M9K_X36_Y13_N0, M9K_X48_Y18_N0, M9K_X48_Y12_N0, M9K_X48_Y20_N0, M9K_X36_Y15_N0, M9K_X48_Y14_N0, M9K_X48_Y17_N0, M9K_X48_Y15_N0, M9K_X36_Y16_N0, M9K_X36_Y19_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; ddr2_interface2um:ddr2_interface2um|ddr2_ctrl:ddr2_ctrl|ddr2_ctrl_output:ddr2_ctrl_output|ddr2um_valid_fifo:rd_ddr2_size_fifo|dcfifo:dcfifo_component|dcfifo_r7t1:auto_generated|dpram_5k71:fifo_lutram|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                  ; MLAB      ; Simple Dual Port ; --           ; 16           ; 7            ; 16           ; 7            ; yes                    ; no                      ; yes                    ; no                      ; 112    ; 16                          ; 7                           ; 16                          ; 7                           ; 112                 ; 0          ; 7          ; None ; LAB_X34_Y1_N0                                                                                                                                                                                                                                  ;                      ;                 ;                 ;          ;                        ;                                           ;
; input_ctrl:input_ctrl|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|altsyncram_urn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                             ; AUTO      ; Simple Dual Port ; Single Clock ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; yes                     ; 35584  ; 256                         ; 139                         ; 256                         ; 139                         ; 35584               ; 4          ; 0          ; None ; M9K_X18_Y19_N0, M9K_X18_Y21_N0, M9K_X18_Y20_N0, M9K_X18_Y22_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; input_ctrl:input_ctrl|rx_64_1:rx_64_1|scfifo:scfifo_component|scfifo_and1:auto_generated|a_dpfifo_k1c1:dpfifo|altsyncram_pdp1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                           ; M9K block ; Simple Dual Port ; Single Clock ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X3_Y19_N0                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM          ;
; nmac_crc_check:nmac_crc_check_0|asy_256_139:asy_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                            ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 35584  ; 256                         ; 139                         ; 256                         ; 139                         ; 35584               ; 4          ; 0          ; None ; M9K_X18_Y51_N0, M9K_X13_Y50_N0, M9K_X13_Y52_N0, M9K_X13_Y51_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; nmac_crc_check:nmac_crc_check_0|asy_64_1:asy_64_11|dcfifo:dcfifo_component|dcfifo_tgn1:auto_generated|altsyncram_ava1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                  ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X3_Y54_N0                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; output_ctrl:output_ctrl|input2output_128_139:input2output_128_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|altsyncram_urn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                               ; AUTO      ; Simple Dual Port ; Single Clock ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; yes                     ; 35584  ; 256                         ; 135                         ; 256                         ; 135                         ; 34560               ; 4          ; 0          ; None ; M9K_X28_Y20_N0, M9K_X28_Y19_N0, M9K_X25_Y21_N0, M9K_X28_Y18_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; output_ctrl:output_ctrl|rule_32_30_fifo:rule_32_30|scfifo:scfifo_component|scfifo_v4a1:auto_generated|a_dpfifo_6ba1:dpfifo|altsyncram_kkn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                              ; AUTO      ; Simple Dual Port ; Single Clock ; 32           ; 30           ; 32           ; 30           ; yes                    ; no                      ; yes                    ; yes                     ; 960    ; 32                          ; 21                          ; 32                          ; 21                          ; 672                 ; 1          ; 0          ; None ; M9K_X18_Y16_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1390|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                            ; AUTO      ; Simple Dual Port ; Single Clock ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 35584  ; 256                         ; 139                         ; 256                         ; 139                         ; 35584               ; 4          ; 0          ; None ; M9K_X18_Y31_N0, M9K_X18_Y30_N0, M9K_X18_Y32_N0, M9K_X18_Y33_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage               ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1391|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                            ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 35584  ; 256                         ; 139                         ; 256                         ; 139                         ; 35584               ; 4          ; 0          ; None ; M9K_X28_Y47_N0, M9K_X25_Y47_N0, M9K_X25_Y46_N0, M9K_X28_Y46_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1392|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                            ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 35584  ; 256                         ; 139                         ; 256                         ; 139                         ; 35584               ; 4          ; 0          ; None ; M9K_X25_Y5_N0, M9K_X28_Y5_N0, M9K_X28_Y6_N0, M9K_X28_Y4_N0                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1393|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                            ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 35584  ; 256                         ; 139                         ; 256                         ; 139                         ; 35584               ; 4          ; 0          ; None ; M9K_X13_Y2_N0, M9K_X18_Y1_N0, M9K_X18_Y2_N0, M9K_X13_Y3_N0                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1394|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                            ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 35584  ; 256                         ; 139                         ; 256                         ; 139                         ; 35584               ; 4          ; 0          ; None ; M9K_X13_Y13_N0, M9K_X18_Y14_N0, M9K_X13_Y14_N0, M9K_X13_Y15_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1395|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                            ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 35584  ; 256                         ; 139                         ; 256                         ; 139                         ; 35584               ; 4          ; 0          ; None ; M9K_X13_Y16_N0, M9K_X13_Y17_N0, M9K_X13_Y18_N0, M9K_X13_Y19_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1396|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                            ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 35584  ; 256                         ; 139                         ; 256                         ; 139                         ; 35584               ; 4          ; 0          ; None ; M9K_X13_Y28_N0, M9K_X13_Y29_N0, M9K_X18_Y29_N0, M9K_X13_Y30_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; rx_crc:rx_crc|asyn_256_139:asyn_256_1397|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                            ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 35584  ; 256                         ; 139                         ; 256                         ; 139                         ; 35584               ; 4          ; 0          ; None ; M9K_X3_Y28_N0, M9K_X3_Y29_N0, M9K_X3_Y30_N0, M9K_X3_Y31_N0                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_10|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                  ; AUTO      ; Simple Dual Port ; Single Clock ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X25_Y27_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage               ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_11|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                  ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X33_Y54_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_12|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                  ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X33_Y2_N0                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_13|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                  ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X25_Y4_N0                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_14|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                  ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X3_Y18_N0                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_15|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                  ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X18_Y23_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_16|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                  ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X18_Y28_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; rx_crc:rx_crc|asyn_64_1:asyn_64_17|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                  ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X13_Y31_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                              ; AUTO      ; Simple Dual Port ; Single Clock ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 35584  ; 256                         ; 135                         ; 256                         ; 135                         ; 34560               ; 4          ; 0          ; None ; M9K_X33_Y26_N0, M9K_X33_Y25_N0, M9K_X36_Y25_N0, M9K_X36_Y26_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage               ;
; rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                    ; AUTO      ; Simple Dual Port ; Single Clock ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X28_Y24_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage               ;
; rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                              ; AUTO      ; Simple Dual Port ; Single Clock ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 35584  ; 256                         ; 135                         ; 256                         ; 135                         ; 34560               ; 4          ; 0          ; None ; M9K_X33_Y15_N0, M9K_X33_Y13_N0, M9K_X33_Y14_N0, M9K_X36_Y14_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage               ;
; rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                    ; AUTO      ; Simple Dual Port ; Single Clock ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X33_Y16_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage               ;
; rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                              ; AUTO      ; Simple Dual Port ; Single Clock ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 35584  ; 256                         ; 135                         ; 256                         ; 135                         ; 34560               ; 4          ; 0          ; None ; M9K_X33_Y11_N0, M9K_X33_Y12_N0, M9K_X36_Y11_N0, M9K_X33_Y10_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage               ;
; rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                    ; AUTO      ; Simple Dual Port ; Single Clock ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X36_Y4_N0                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage               ;
; rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                              ; AUTO      ; Simple Dual Port ; Single Clock ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 35584  ; 256                         ; 135                         ; 256                         ; 135                         ; 34560               ; 4          ; 0          ; None ; M9K_X25_Y8_N0, M9K_X28_Y7_N0, M9K_X25_Y7_N0, M9K_X25_Y6_N0                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage               ;
; rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                    ; AUTO      ; Simple Dual Port ; Single Clock ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X18_Y7_N0                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage               ;
; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                     ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 35584  ; 256                         ; 135                         ; 256                         ; 135                         ; 34560               ; 4          ; 0          ; None ; M9K_X25_Y12_N0, M9K_X25_Y13_N0, M9K_X28_Y12_N0, M9K_X25_Y11_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                           ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X18_Y13_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                     ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 35584  ; 256                         ; 135                         ; 256                         ; 135                         ; 34560               ; 4          ; 0          ; None ; M9K_X18_Y10_N0, M9K_X18_Y9_N0, M9K_X13_Y9_N0, M9K_X13_Y10_N0                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                           ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X3_Y10_N0                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                     ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 35584  ; 256                         ; 135                         ; 256                         ; 135                         ; 34560               ; 4          ; 0          ; None ; M9K_X18_Y34_N0, M9K_X13_Y34_N0, M9K_X13_Y33_N0, M9K_X13_Y35_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                           ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X13_Y32_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                     ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; no                      ; 35584  ; 256                         ; 135                         ; 256                         ; 135                         ; 34560               ; 4          ; 0          ; None ; M9K_X28_Y29_N0, M9K_X25_Y28_N0, M9K_X25_Y29_N0, M9K_X25_Y30_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                           ; AUTO      ; Simple Dual Port ; Dual Clocks  ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1          ; 0          ; None ; M9K_X28_Y28_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; tx_gen:tx_gen|level2_256_139:level2_256_139|scfifo:scfifo_component|scfifo_i791:auto_generated|a_dpfifo_pd91:dpfifo|altsyncram_urn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                     ; AUTO      ; Simple Dual Port ; Single Clock ; 256          ; 139          ; 256          ; 139          ; yes                    ; no                      ; yes                    ; yes                     ; 35584  ; 256                         ; 135                         ; 256                         ; 135                         ; 34560               ; 4          ; 0          ; None ; M9K_X33_Y20_N0, M9K_X33_Y19_N0, M9K_X33_Y21_N0, M9K_X33_Y18_N0                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
; tx_gen:tx_gen|level2_64_19:level2_64_19|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_eln1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                         ; AUTO      ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; yes                    ; yes                     ; 1216   ; 64                          ; 9                           ; 64                          ; 9                           ; 576                 ; 1          ; 0          ; None ; M9K_X18_Y15_N0                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------------+------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------------------+
; Routing Usage Summary                                         ;
+-----------------------------------+---------------------------+
; Routing Resource Type             ; Usage                     ;
+-----------------------------------+---------------------------+
; Block interconnects               ; 48,303 / 213,100 ( 23 % ) ;
; C12 interconnects                 ; 1,752 / 7,906 ( 22 % )    ;
; C4 interconnects                  ; 32,369 / 139,240 ( 23 % ) ;
; DIFFIOCLKs                        ; 0 / 8 ( 0 % )             ;
; DQS bus muxes                     ; 4 / 42 ( 10 % )           ;
; DQS-18 I/O buses                  ; 0 / 9 ( 0 % )             ;
; DQS-36 I/O buses                  ; 0 / 3 ( 0 % )             ;
; DQS-9 I/O buses                   ; 2 / 21 ( 10 % )           ;
; DQS-N18 I/O buses                 ; 0 / 4 ( 0 % )             ;
; Direct links                      ; 5,297 / 213,100 ( 2 % )   ;
; Global clocks                     ; 16 / 16 ( 100 % )         ;
; HSSI Block Output Buffers         ; 68 / 3,905 ( 2 % )        ;
; Interquad CMU TXRX PMARX outputs  ; 0 / 4 ( 0 % )             ;
; Interquad CMU TXRX PMATX outputs  ; 0 / 4 ( 0 % )             ;
; Interquad Clock Inputs            ; 2 / 16 ( 13 % )           ;
; Interquad Clock Outputs           ; 1 / 4 ( 25 % )            ;
; Interquad Clocks                  ; 2 / 16 ( 13 % )           ;
; Interquad Global PLL Clock Inputs ; 0 / 12 ( 0 % )            ;
; Interquad Global PLL Clocks       ; 0 / 4 ( 0 % )             ;
; Interquad Quadrant Clock MUXs     ; 0 / 2 ( 0 % )             ;
; Interquad Reference Clock Outputs ; 0 / 2 ( 0 % )             ;
; Interquad TXRX Clock Feedbacks    ; 0 / 4 ( 0 % )             ;
; Interquad TXRX Clocks             ; 0 / 32 ( 0 % )            ;
; Interquad TXRX PCLK controls      ; 2 / 42 ( 5 % )            ;
; Interquad TXRX PCSRX outputs      ; 0 / 8 ( 0 % )             ;
; Interquad TXRX PCSTX outputs      ; 2 / 8 ( 25 % )            ;
; Interquad TXRX PMARX outputs      ; 0 / 8 ( 0 % )             ;
; Interquad TXRX PMATX outputs      ; 0 / 8 ( 0 % )             ;
; Local interconnects               ; 12,757 / 50,600 ( 25 % )  ;
; NDQS bus muxes                    ; 0 / 42 ( 0 % )            ;
; NDQS-18 I/O buses                 ; 0 / 9 ( 0 % )             ;
; NDQS-36 I/O buses                 ; 0 / 3 ( 0 % )             ;
; NDQS-9 I/O buses                  ; 0 / 21 ( 0 % )            ;
; NDQS-N18 I/O buses                ; 0 / 4 ( 0 % )             ;
; PLL_RX_TX_LOAD_ENABLEs            ; 0 / 8 ( 0 % )             ;
; PLL_RX_TX_SCLOCKs                 ; 0 / 8 ( 0 % )             ;
; Periphery clocks                  ; 2 / 50 ( 4 % )            ;
; Quadrant clocks                   ; 0 / 48 ( 0 % )            ;
; R20 interconnects                 ; 349 / 8,690 ( 4 % )       ;
; R20/C12 interconnect drivers      ; 2,045 / 12,980 ( 16 % )   ;
; R4 interconnects                  ; 44,767 / 235,620 ( 19 % ) ;
; Spine clocks                      ; 35 / 104 ( 34 % )         ;
+-----------------------------------+---------------------------+


+-------------------------------------------------------------------+
; LAB Logic Elements                                                ;
+----------------------------------+--------------------------------+
; Number of ALMs  (Average = 9.21) ; Number of LABs  (Total = 1803) ;
+----------------------------------+--------------------------------+
; 1                                ; 28                             ;
; 2                                ; 31                             ;
; 3                                ; 32                             ;
; 4                                ; 18                             ;
; 5                                ; 29                             ;
; 6                                ; 32                             ;
; 7                                ; 45                             ;
; 8                                ; 45                             ;
; 9                                ; 101                            ;
; 10                               ; 1442                           ;
+----------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 2.61) ; Number of LABs  (Total = 1803) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 1203                           ;
; 1 Clock                            ; 1586                           ;
; 1 Clock enable                     ; 631                            ;
; 1 Sync. clear                      ; 431                            ;
; 1 Sync. load                       ; 188                            ;
; 2 Async. clears                    ; 36                             ;
; 2 Clock enables                    ; 288                            ;
; 2 Clocks                           ; 154                            ;
; 3 Clock enables                    ; 187                            ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 22.85) ; Number of LABs  (Total = 1803) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 2                              ;
; 1                                            ; 20                             ;
; 2                                            ; 22                             ;
; 3                                            ; 16                             ;
; 4                                            ; 21                             ;
; 5                                            ; 16                             ;
; 6                                            ; 16                             ;
; 7                                            ; 14                             ;
; 8                                            ; 23                             ;
; 9                                            ; 16                             ;
; 10                                           ; 28                             ;
; 11                                           ; 20                             ;
; 12                                           ; 27                             ;
; 13                                           ; 28                             ;
; 14                                           ; 38                             ;
; 15                                           ; 24                             ;
; 16                                           ; 56                             ;
; 17                                           ; 47                             ;
; 18                                           ; 57                             ;
; 19                                           ; 47                             ;
; 20                                           ; 107                            ;
; 21                                           ; 71                             ;
; 22                                           ; 72                             ;
; 23                                           ; 74                             ;
; 24                                           ; 84                             ;
; 25                                           ; 88                             ;
; 26                                           ; 86                             ;
; 27                                           ; 71                             ;
; 28                                           ; 69                             ;
; 29                                           ; 91                             ;
; 30                                           ; 85                             ;
; 31                                           ; 83                             ;
; 32                                           ; 97                             ;
; 33                                           ; 53                             ;
; 34                                           ; 40                             ;
; 35                                           ; 22                             ;
; 36                                           ; 26                             ;
; 37                                           ; 5                              ;
; 38                                           ; 9                              ;
; 39                                           ; 3                              ;
; 40                                           ; 29                             ;
+----------------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                           ;
+--------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 10.94) ; Number of LABs  (Total = 1803) ;
+--------------------------------------------------+--------------------------------+
; 0                                                ; 12                             ;
; 1                                                ; 43                             ;
; 2                                                ; 63                             ;
; 3                                                ; 74                             ;
; 4                                                ; 63                             ;
; 5                                                ; 85                             ;
; 6                                                ; 100                            ;
; 7                                                ; 95                             ;
; 8                                                ; 109                            ;
; 9                                                ; 114                            ;
; 10                                               ; 117                            ;
; 11                                               ; 121                            ;
; 12                                               ; 111                            ;
; 13                                               ; 103                            ;
; 14                                               ; 106                            ;
; 15                                               ; 94                             ;
; 16                                               ; 76                             ;
; 17                                               ; 51                             ;
; 18                                               ; 48                             ;
; 19                                               ; 52                             ;
; 20                                               ; 103                            ;
; 21                                               ; 22                             ;
; 22                                               ; 13                             ;
; 23                                               ; 8                              ;
; 24                                               ; 13                             ;
; 25                                               ; 3                              ;
; 26                                               ; 3                              ;
; 27                                               ; 1                              ;
+--------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 21.93) ; Number of LABs  (Total = 1803) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 0                              ;
; 2                                            ; 5                              ;
; 3                                            ; 39                             ;
; 4                                            ; 68                             ;
; 5                                            ; 46                             ;
; 6                                            ; 22                             ;
; 7                                            ; 28                             ;
; 8                                            ; 34                             ;
; 9                                            ; 43                             ;
; 10                                           ; 46                             ;
; 11                                           ; 36                             ;
; 12                                           ; 45                             ;
; 13                                           ; 69                             ;
; 14                                           ; 49                             ;
; 15                                           ; 36                             ;
; 16                                           ; 32                             ;
; 17                                           ; 52                             ;
; 18                                           ; 50                             ;
; 19                                           ; 68                             ;
; 20                                           ; 86                             ;
; 21                                           ; 61                             ;
; 22                                           ; 69                             ;
; 23                                           ; 69                             ;
; 24                                           ; 54                             ;
; 25                                           ; 42                             ;
; 26                                           ; 46                             ;
; 27                                           ; 39                             ;
; 28                                           ; 43                             ;
; 29                                           ; 49                             ;
; 30                                           ; 34                             ;
; 31                                           ; 31                             ;
; 32                                           ; 37                             ;
; 33                                           ; 33                             ;
; 34                                           ; 37                             ;
; 35                                           ; 33                             ;
; 36                                           ; 28                             ;
; 37                                           ; 34                             ;
; 38                                           ; 29                             ;
; 39                                           ; 40                             ;
; 40                                           ; 25                             ;
; 41                                           ; 25                             ;
; 42                                           ; 24                             ;
; 43                                           ; 22                             ;
; 44                                           ; 18                             ;
; 45                                           ; 22                             ;
; 46                                           ; 3                              ;
+----------------------------------------------+--------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 15    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 1 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
; ----         ; ----      ; Disclaimer                        ; Transceiver block related rules are checked but not reported.                      ; None     ; ----                                                                     ; Transceiver Block      ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 163       ; 89           ; 163       ; 0            ; 20           ; 163       ; 163       ; 0            ; 163       ; 163       ; 0            ; 123          ; 0            ; 0            ; 0            ; 0            ; 123          ; 0            ; 0            ; 0            ; 5            ; 123          ; 0            ; 0            ; 0            ; 0            ; 0            ; 80           ;
; Total Unchecked     ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 0         ; 74           ; 0         ; 163          ; 143          ; 0         ; 0         ; 163          ; 0         ; 0         ; 163          ; 40           ; 163          ; 163          ; 163          ; 163          ; 40           ; 163          ; 163          ; 163          ; 158          ; 40           ; 163          ; 163          ; 163          ; 163          ; 163          ; 83           ;
; Total Fail          ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; sysclk_100m         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vsc8224_clkout_125m ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vsc8224_rstn        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vsc_smi_mdc         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm0_tx_clk         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm0_tx_ctl         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm0_tx_data[0]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm0_tx_data[1]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm0_tx_data[2]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm0_tx_data[3]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm1_tx_clk         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm1_tx_ctl         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm1_tx_data[0]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm1_tx_data[1]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm1_tx_data[2]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm1_tx_data[3]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm2_tx_clk         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm2_tx_ctl         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm2_tx_data[0]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm2_tx_data[1]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm2_tx_data[2]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm2_tx_data[3]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm3_tx_clk         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm3_tx_ctl         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm3_tx_data[0]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm3_tx_data[1]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm3_tx_data[2]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm3_tx_data[3]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr2_addr[0]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_addr[1]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_addr[2]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_addr[3]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_addr[4]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_addr[5]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_addr[6]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_addr[7]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_addr[8]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_addr[9]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_addr[10]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_addr[11]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_addr[12]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_addr[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_addr[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_addr[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_bank_addr[0]   ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_bank_addr[1]   ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_bank_addr[2]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_ras_n          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_cas_n          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_we_n           ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_cs_n           ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_cke            ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_odt            ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sfp0_txd            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp1_txd            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp2_txd            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp3_txd            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; l_link_sfp0         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; r_act_sfp0          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; l_link_sfp1         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; r_act_sfp1          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; l_link_sfp2         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; r_act_sfp2          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; l_link_sfp3         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; r_act_sfp3          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp_fault0          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sfp_los0            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sfp_present0        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sfp_dis0            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp_scl0            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp_fault1          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sfp_los1            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sfp_present1        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sfp_dis1            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp_scl1            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp_fault2          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sfp_los2            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sfp_present2        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sfp_dis2            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp_scl2            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp_fault3          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sfp_los3            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sfp_present3        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sfp_dis3            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp_scl3            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; l_debug[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; l_debug[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; l_debug[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; l_debug[3]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; l_debug[4]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; l_debug[5]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; l_debug[6]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; l_debug[7]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; l_user_led          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vsc_smi_mdio        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr2_ck             ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr2_ck_n           ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr2_dq[0]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_dq[1]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_dq[2]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_dq[3]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_dq[4]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_dq[5]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_dq[6]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_dq[7]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_dq[8]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_dq[9]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_dq[10]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_dq[11]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_dq[12]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_dq[13]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_dq[14]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_dq[15]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_dqs[0]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr2_dqs[1]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr2_dqs_n[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr2_dqs_n[1]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr2_dm[0]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr2_dm[1]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sfp_sda0            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp_sda1            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp_sda2            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp_sda3            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sysclk_125m         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; fpga_resetn         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sfp3_rxd            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp2_rxd            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp1_rxd            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp0_rxd            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp_clk0            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rgm3_rx_clk         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm2_rx_clk         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm1_rx_clk         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm0_rx_clk         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm3_rx_ctl         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm3_rx_data[3]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm3_rx_data[2]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm3_rx_data[1]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm3_rx_data[0]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm2_rx_ctl         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm2_rx_data[3]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm2_rx_data[2]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm2_rx_data[1]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm2_rx_data[0]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm1_rx_ctl         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm1_rx_data[3]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm1_rx_data[2]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm1_rx_data[1]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm1_rx_data[0]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm0_rx_ctl         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm0_rx_data[3]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm0_rx_data[2]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm0_rx_data[1]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rgm0_rx_data[0]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sfp0_txd(n)         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp1_txd(n)         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp2_txd(n)         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp3_txd(n)         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp3_rxd(n)         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp2_rxd(n)         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp1_rxd(n)         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp0_rxd(n)         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sfp_clk0(n)         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Passive Serial             ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[7..1]                                                       ; Unreserved                 ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 0.90 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                                                                                                       ; Destination Clock(s)                                                                                                                                                        ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; pll_clk|pll_0|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                             ; sysclk_125m                                                                                                                                                                 ; 1854.6            ;
; pll_clk|pll_0|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                             ; ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[1] ; 875.6             ;
; pll_clk|pll_0|altpll_component|auto_generated|pll1|clk[0],ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[1] ; ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[1] ; 510.4             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                             ;
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                        ; Destination Register                                                                                                                                                                         ; Delay Added in ns ;
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; cdp_local_bus:cdp_local_bus|clear_flag ; cdp_local_bus:cdp_local_bus|rx_clear2                                                                                                                                                        ; 4.654             ;
; cdp_local_bus:cdp_local_bus|read_flag  ; cdp_local_bus:cdp_local_bus|receive2[4]                                                                                                                                                      ; 4.297             ;
; tx_gen:tx_gen|crc_gen_data4[122]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a122~porta_datain_reg0 ; 4.182             ;
; tx_gen:tx_gen|crc_gen_data4[123]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a123~porta_datain_reg0 ; 4.182             ;
; tx_gen:tx_gen|crc_gen_valid4           ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a137~porta_we_reg      ; 4.048             ;
; tx_gen:tx_gen|crc_gen_data4[107]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a107~porta_datain_reg0 ; 4.028             ;
; tx_gen:tx_gen|crc_gen_data4[105]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a105~porta_datain_reg0 ; 4.026             ;
; tx_gen:tx_gen|crc_gen_data4[106]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a106~porta_datain_reg0 ; 4.026             ;
; tx_gen:tx_gen|crc_gen_data4[104]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a104~porta_datain_reg0 ; 4.000             ;
; tx_gen:tx_gen|crc_gen_data4[88]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a88~porta_datain_reg0  ; 3.975             ;
; tx_gen:tx_gen|crc_gen_valid6           ; sfp_rx_tx_1000:sfp_rx_tx_6|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a4~porta_we_reg        ; 3.927             ;
; tx_gen:tx_gen|crc_gen_valid7           ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a38~porta_we_reg       ; 3.906             ;
; tx_gen:tx_gen|crc_gen_data4[120]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a120~porta_datain_reg0 ; 3.884             ;
; tx_gen:tx_gen|crc_gen_data4[121]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a121~porta_datain_reg0 ; 3.880             ;
; tx_gen:tx_gen|crc_gen_data4[99]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a99~porta_datain_reg0  ; 3.843             ;
; tx_gen:tx_gen|crc_gen_data4[126]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a126~porta_datain_reg0 ; 3.843             ;
; tx_gen:tx_gen|crc_gen_data4[127]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a127~porta_datain_reg0 ; 3.843             ;
; tx_gen:tx_gen|crc_gen_data4[96]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a96~porta_datain_reg0  ; 3.808             ;
; tx_gen:tx_gen|crc_gen_data7[117]       ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a117~porta_datain_reg0 ; 3.806             ;
; tx_gen:tx_gen|crc_gen_data4[133]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a133~porta_datain_reg0 ; 3.780             ;
; tx_gen:tx_gen|crc_gen_data4[134]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a134~porta_datain_reg0 ; 3.764             ;
; tx_gen:tx_gen|crc_gen_data4[135]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a135~porta_datain_reg0 ; 3.764             ;
; tx_gen:tx_gen|crc_gen_data4[124]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a124~porta_datain_reg0 ; 3.717             ;
; tx_gen:tx_gen|crc_gen_data4[125]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a125~porta_datain_reg0 ; 3.717             ;
; tx_gen:tx_gen|crc_gen_data4[110]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a110~porta_datain_reg0 ; 3.703             ;
; tx_gen:tx_gen|crc_gen_data4[111]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a111~porta_datain_reg0 ; 3.697             ;
; tx_gen:tx_gen|crc_gen_data4[108]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a108~porta_datain_reg0 ; 3.690             ;
; tx_gen:tx_gen|crc_gen_data5[49]        ; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a49~porta_datain_reg0  ; 3.687             ;
; tx_gen:tx_gen|crc_gen_data4[136]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a136~porta_datain_reg0 ; 3.683             ;
; tx_gen:tx_gen|crc_gen_data4[138]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a138~porta_datain_reg0 ; 3.679             ;
; tx_gen:tx_gen|crc_gen_data5[48]        ; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a48~porta_datain_reg0  ; 3.674             ;
; tx_gen:tx_gen|crc_gen_data4[94]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a94~porta_datain_reg0  ; 3.660             ;
; tx_gen:tx_gen|crc_gen_data4[109]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a109~porta_datain_reg0 ; 3.659             ;
; tx_gen:tx_gen|crc_gen_data5[50]        ; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a50~porta_datain_reg0  ; 3.657             ;
; tx_gen:tx_gen|crc_gen_data5[51]        ; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a51~porta_datain_reg0  ; 3.657             ;
; tx_gen:tx_gen|crc_gen_data4[95]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a95~porta_datain_reg0  ; 3.649             ;
; tx_gen:tx_gen|crc_gen_data4[132]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a132~porta_datain_reg0 ; 3.629             ;
; tx_gen:tx_gen|crc_gen_data4[91]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a91~porta_datain_reg0  ; 3.616             ;
; tx_gen:tx_gen|crc_gen_data4[137]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a137~porta_datain_reg0 ; 3.615             ;
; tx_gen:tx_gen|crc_gen_data7[114]       ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a114~porta_datain_reg0 ; 3.610             ;
; tx_gen:tx_gen|crc_gen_data7[37]        ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a37~porta_datain_reg0  ; 3.600             ;
; tx_gen:tx_gen|crc_gen_data7[126]       ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a126~porta_datain_reg0 ; 3.595             ;
; tx_gen:tx_gen|crc_gen_data7[127]       ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a127~porta_datain_reg0 ; 3.595             ;
; tx_gen:tx_gen|crc_gen_data7[113]       ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a113~porta_datain_reg0 ; 3.587             ;
; tx_gen:tx_gen|crc_gen_data7[115]       ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a115~porta_datain_reg0 ; 3.587             ;
; tx_gen:tx_gen|crc_gen_data7[9]         ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a9~porta_datain_reg0   ; 3.584             ;
; tx_gen:tx_gen|crc_gen_data7[59]        ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a59~porta_datain_reg0  ; 3.580             ;
; tx_gen:tx_gen|crc_gen_data7[58]        ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a58~porta_datain_reg0  ; 3.579             ;
; tx_gen:tx_gen|crc_gen_data7[25]        ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a25~porta_datain_reg0  ; 3.571             ;
; tx_gen:tx_gen|crc_gen_data4[97]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a97~porta_datain_reg0  ; 3.571             ;
; tx_gen:tx_gen|crc_gen_data4[119]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a119~porta_datain_reg0 ; 3.566             ;
; tx_gen:tx_gen|crc_gen_data7[36]        ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a36~porta_datain_reg0  ; 3.564             ;
; tx_gen:tx_gen|crc_gen_data5[97]        ; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a97~porta_datain_reg0  ; 3.562             ;
; tx_gen:tx_gen|crc_gen_data5[99]        ; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a99~porta_datain_reg0  ; 3.562             ;
; tx_gen:tx_gen|crc_gen_data7[38]        ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a38~porta_datain_reg0  ; 3.562             ;
; tx_gen:tx_gen|crc_gen_data5[136]       ; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a136~porta_datain_reg0 ; 3.562             ;
; tx_gen:tx_gen|crc_gen_data5[98]        ; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a98~porta_datain_reg0  ; 3.559             ;
; tx_gen:tx_gen|pkt_output_valid_wrreq4  ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|altsyncram_ava1:fifo_ram|ram_block11a0~porta_we_reg             ; 3.559             ;
; tx_gen:tx_gen|crc_gen_data5[138]       ; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a138~porta_datain_reg0 ; 3.559             ;
; tx_gen:tx_gen|crc_gen_data4[87]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a87~porta_datain_reg0  ; 3.558             ;
; tx_gen:tx_gen|crc_gen_data4[118]       ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a118~porta_datain_reg0 ; 3.557             ;
; tx_gen:tx_gen|crc_gen_data4[82]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a82~porta_datain_reg0  ; 3.553             ;
; tx_gen:tx_gen|crc_gen_data4[98]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a98~porta_datain_reg0  ; 3.552             ;
; tx_gen:tx_gen|crc_gen_data7[32]        ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a32~porta_datain_reg0  ; 3.547             ;
; tx_gen:tx_gen|crc_gen_data5[121]       ; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a121~porta_datain_reg0 ; 3.546             ;
; tx_gen:tx_gen|crc_gen_data7[33]        ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a33~porta_datain_reg0  ; 3.544             ;
; tx_gen:tx_gen|crc_gen_data7[8]         ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a8~porta_datain_reg0   ; 3.544             ;
; tx_gen:tx_gen|crc_gen_data5[100]       ; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a100~porta_datain_reg0 ; 3.538             ;
; tx_gen:tx_gen|crc_gen_data4[61]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a61~porta_datain_reg0  ; 3.523             ;
; tx_gen:tx_gen|crc_gen_data5[112]       ; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a112~porta_datain_reg0 ; 3.520             ;
; tx_gen:tx_gen|crc_gen_data7[24]        ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a24~porta_datain_reg0  ; 3.519             ;
; tx_gen:tx_gen|crc_gen_data5[123]       ; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a123~porta_datain_reg0 ; 3.519             ;
; tx_gen:tx_gen|crc_gen_data5[133]       ; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a133~porta_datain_reg0 ; 3.517             ;
; tx_gen:tx_gen|crc_gen_data5[122]       ; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a122~porta_datain_reg0 ; 3.516             ;
; tx_gen:tx_gen|crc_gen_data4[83]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a83~porta_datain_reg0  ; 3.516             ;
; tx_gen:tx_gen|crc_gen_data4[86]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a86~porta_datain_reg0  ; 3.503             ;
; tx_gen:tx_gen|crc_gen_data5[120]       ; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a120~porta_datain_reg0 ; 3.500             ;
; tx_gen:tx_gen|crc_gen_data4[7]         ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a7~porta_datain_reg0   ; 3.490             ;
; tx_gen:tx_gen|crc_gen_data7[12]        ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a12~porta_datain_reg0  ; 3.485             ;
; tx_gen:tx_gen|crc_gen_data7[122]       ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a122~porta_datain_reg0 ; 3.484             ;
; tx_gen:tx_gen|crc_gen_data7[123]       ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a123~porta_datain_reg0 ; 3.480             ;
; tx_gen:tx_gen|crc_gen_data4[36]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a36~porta_datain_reg0  ; 3.469             ;
; tx_gen:tx_gen|crc_gen_data4[38]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a38~porta_datain_reg0  ; 3.467             ;
; tx_gen:tx_gen|pkt_output_valid_wrreq7  ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_64_1:asyn_64_1|dcfifo:dcfifo_component|dcfifo_r9o1:auto_generated|a_graycounter_6gc:wrptr_g1p|counter8a6                          ; 3.463             ;
; tx_gen:tx_gen|crc_gen_data4[37]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a37~porta_datain_reg0  ; 3.458             ;
; tx_gen:tx_gen|crc_gen_data7[29]        ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a29~porta_datain_reg0  ; 3.458             ;
; tx_gen:tx_gen|crc_gen_data7[124]       ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a124~porta_datain_reg0 ; 3.449             ;
; tx_gen:tx_gen|crc_gen_data7[7]         ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a7~porta_datain_reg0   ; 3.449             ;
; tx_gen:tx_gen|crc_gen_data7[56]        ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a56~porta_datain_reg0  ; 3.447             ;
; tx_gen:tx_gen|crc_gen_data4[53]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a53~porta_datain_reg0  ; 3.441             ;
; tx_gen:tx_gen|crc_gen_data4[60]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a60~porta_datain_reg0  ; 3.439             ;
; tx_gen:tx_gen|crc_gen_data4[21]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a21~porta_datain_reg0  ; 3.438             ;
; tx_gen:tx_gen|crc_gen_data7[13]        ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a13~porta_datain_reg0  ; 3.437             ;
; tx_gen:tx_gen|crc_gen_data7[14]        ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a14~porta_datain_reg0  ; 3.435             ;
; tx_gen:tx_gen|crc_gen_data7[119]       ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a119~porta_datain_reg0 ; 3.435             ;
; tx_gen:tx_gen|crc_gen_data5[101]       ; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a101~porta_datain_reg0 ; 3.432             ;
; tx_gen:tx_gen|crc_gen_data5[114]       ; sfp_rx_tx_1000:sfp_rx_tx_5|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a114~porta_datain_reg0 ; 3.432             ;
; tx_gen:tx_gen|crc_gen_data4[52]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a52~porta_datain_reg0  ; 3.431             ;
; tx_gen:tx_gen|crc_gen_data7[125]       ; sfp_rx_tx_1000:sfp_rx_tx_7|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a125~porta_datain_reg0 ; 3.428             ;
; tx_gen:tx_gen|crc_gen_data4[22]        ; sfp_rx_tx_1000:sfp_rx_tx_4|tx139_gmii_1000:tx139_gmii|asyn_256_139:asyn_256_139|dcfifo:dcfifo_component|dcfifo_opn1:auto_generated|altsyncram_66b1:fifo_ram|ram_block5a22~porta_datain_reg0  ; 3.427             ;
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device EP2AGX45DF25C4 for design "netFPGAmini"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|pll1" as Arria II GX PLL type File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 113 degrees (2500 ps) for pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[2] port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[5] port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v Line: 46
Info (15535): Implemented PLL "ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|pll1" as Arria II GX PLL type File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf Line: 45
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[1] port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf Line: 45
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-1250 ps) for ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[3] port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf Line: 45
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[4] port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf Line: 45
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[5] port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf Line: 45
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2AGX65DF25C4 is compatible
    Info (176445): Device EP2AGX95DF25C4 is compatible
    Info (176445): Device EP2AGX125DF25C4 is compatible
    Info (176445): Device EP2AGX125DF25C4ES is compatible
Info (169124): Fitter converted 1 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location AA19
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176674): Following 9 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins.
    Warning (176118): Pin "sfp0_txd" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "sfp0_txd(n)" File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 153
    Warning (176118): Pin "sfp1_txd" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "sfp1_txd(n)" File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 156
    Warning (176118): Pin "sfp2_txd" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "sfp2_txd(n)" File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 159
    Warning (176118): Pin "sfp3_txd" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "sfp3_txd(n)" File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 162
    Warning (176118): Pin "sfp3_rxd" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "sfp3_rxd(n)" File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 161
    Warning (176118): Pin "sfp2_rxd" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "sfp2_rxd(n)" File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 158
    Warning (176118): Pin "sfp1_rxd" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "sfp1_rxd(n)" File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 155
    Warning (176118): Pin "sfp0_rxd" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "sfp0_rxd(n)" File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 152
    Warning (176118): Pin "sfp_clk0" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "sfp_clk0(n)" File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 149
Critical Warning (167080): GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be
Critical Warning (167080): GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be
Critical Warning (167080): GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be
Critical Warning (167080): GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be
Info (167066): Clock input frequency of GXB Calibration block atom "sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cal_blk0" must be in the frequency range of 10.0 MHz to 125.0 MHz File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 379
Info (15535): Implemented PLL "pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|pll1" as Arria II GX PLL type File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 113 degrees (2500 ps) for pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[2] port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[5] port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v Line: 46
Info (15535): Implemented PLL "ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|pll1" as Arria II GX PLL type File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf Line: 45
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[1] port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf Line: 45
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-1250 ps) for ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[3] port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf Line: 45
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[4] port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf Line: 45
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[5] port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf Line: 45
Info (167015): "Calibration block" associated with node "sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cal_blk0" is preserved File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 379
    Info (167018): "Calibration block" associated with node "sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cal_blk0" is removed by optimization File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 379
    Info (167018): "Calibration block" associated with node "sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cal_blk0" is removed by optimization File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 379
    Info (167018): "Calibration block" associated with node "sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cal_blk0" is removed by optimization File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 379
Info (167012): GXB Quad Optimizer operation is complete
    Info (167013): Successfully optimized the GXB associated with the "GXB Central control unit" "sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0" File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 543
        Info (167014): "GXB Receiver channel PCS" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0" on channel 0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 827
        Info (167014): "GXB Receiver channel PCS" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0" on channel 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 827
        Info (167014): "GXB Receiver channel PMA" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0" on channel 0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 964
        Info (167014): "GXB Receiver channel PMA" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0" on channel 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 964
        Info (167014): "GXB PLL" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0" on channel 0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 601
        Info (167014): "GXB PLL" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0" on channel 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 601
        Info (167014): "GXB Transmitter channel PCS" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0" on channel 0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1095
        Info (167014): "GXB Transmitter channel PCS" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0" on channel 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1095
        Info (167014): "GXB Transmitter channel PMA" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0" on channel 0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1180
        Info (167014): "GXB Transmitter channel PMA" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0" on channel 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1180
        Info (167014): "GXB Clock Divider" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0" on channel 0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 413
        Info (167014): "GXB Clock Divider" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0" on channel 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 413
        Info (167015): "GXB Central control unit" associated with node "sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0" is preserved File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 543
            Info (167018): "GXB Central control unit" associated with node "sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0" is removed by optimization File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 543
        Info (167016): "GXB PLL" associated with node "sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0" at logical PLL location 1 is preserved File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 645
            Info (167018): "GXB PLL" associated with node "sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0" is removed by optimization File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 645
    Info (167019): "sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_coreclk_in[0]" now drives the logic previously driven by other clocks File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1095
        Info (167020): "sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_coreclk_in[0]" is combined with "sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_coreclk_in[0]" to conserve logic File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1095
    Info (167013): Successfully optimized the GXB associated with the "GXB Central control unit" "sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0" File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 543
        Info (167014): "GXB Receiver channel PCS" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0" on channel 0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 827
        Info (167014): "GXB Receiver channel PCS" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0" on channel 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 827
        Info (167014): "GXB Receiver channel PMA" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0" on channel 0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 964
        Info (167014): "GXB Receiver channel PMA" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0" on channel 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 964
        Info (167014): "GXB PLL" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0" on channel 0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 601
        Info (167014): "GXB PLL" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0" on channel 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 601
        Info (167014): "GXB Transmitter channel PCS" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0" on channel 0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1095
        Info (167014): "GXB Transmitter channel PCS" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0" on channel 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1095
        Info (167014): "GXB Transmitter channel PMA" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0" on channel 0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1180
        Info (167014): "GXB Transmitter channel PMA" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0" on channel 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1180
        Info (167014): "GXB Clock Divider" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0" on channel 0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 413
        Info (167014): "GXB Clock Divider" is associated with node "sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0" on channel 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 413
        Info (167015): "GXB Central control unit" associated with node "sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0" is preserved File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 543
            Info (167018): "GXB Central control unit" associated with node "sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0" is removed by optimization File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 543
        Info (167016): "GXB PLL" associated with node "sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0" at logical PLL location 1 is preserved File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 645
            Info (167018): "GXB PLL" associated with node "sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0" is removed by optimization File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 645
    Info (167019): "sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_coreclk_in[0]" now drives the logic previously driven by other clocks File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1095
        Info (167020): "sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_coreclk_in[0]" is combined with "sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_coreclk_in[0]" to conserve logic File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1095
Info (167097): Current transceiver placement
    Info (167097): QUAD_SIDE_LEFT
        Info (167097): PCIEHIP_X0_Y4_N134           
        Info (167097): CALIBRATIONBLOCK_X0_Y2_N135  sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cal_blk0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 379
        Info (167097): Atoms placed to IOBANK_QL0
            Info (167097): CMU_X0_Y10_N139              sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 543
            Info (167097): Regular Channel 0
                Info (167097): PIN_AA23                     sfp0_rxd File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 152
                Info (167097): RXPMA_X0_Y4_N137             sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 964
                Info (167097): RXPCS_X0_Y4_N139             sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 827
                Info (167097): HSSIPLL_X0_Y4_N135           sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 601
                Info (167097): CLOCKDIVIDER_X0_Y4_N136      sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 413
                Info (167097): TXPCS_X0_Y4_N140             sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1095
                Info (167097): TXPMA_X0_Y4_N138             sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1180
                Info (167097): PIN_Y21                      sfp0_txd File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 153
            Info (167097): Regular Channel 1
                Info (167097): PIN_W23                      
                Info (167097): RXPMA_X0_Y7_N137             
                Info (167097): RXPCS_X0_Y7_N139             
                Info (167097): HSSIPLL_X0_Y7_N135           
                Info (167097): CLOCKDIVIDER_X0_Y7_N136      
                Info (167097): TXPCS_X0_Y7_N140             
                Info (167097): TXPMA_X0_Y7_N138             
                Info (167097): PIN_V21                      
            Info (167097): Central Channel 0
                Info (167097): PIN_U23                      sfp_clk0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 149
                Info (167097): HSSIPLL_X0_Y10_N135          
                Info (167097): CLOCKDIVIDER_X0_Y10_N136     
            Info (167097): Central Channel 1
                Info (167097): PIN_T21                      
                Info (167097): HSSIPLL_X0_Y13_N135          sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 645
                Info (167097): CLOCKDIVIDER_X0_Y13_N136     
            Info (167097): Regular Channel 2
                Info (167097): PIN_R23                      sfp1_rxd File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 155
                Info (167097): RXPMA_X0_Y16_N137            sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 964
                Info (167097): RXPCS_X0_Y16_N139            sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 827
                Info (167097): HSSIPLL_X0_Y16_N135          sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 601
                Info (167097): CLOCKDIVIDER_X0_Y16_N136     sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 413
                Info (167097): TXPCS_X0_Y16_N140            sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1095
                Info (167097): TXPMA_X0_Y16_N138            sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1180
                Info (167097): PIN_P21                      sfp1_txd File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 156
            Info (167097): Regular Channel 3
                Info (167097): PIN_N23                      
                Info (167097): RXPMA_X0_Y19_N137            
                Info (167097): RXPCS_X0_Y19_N139            
                Info (167097): HSSIPLL_X0_Y19_N135          
                Info (167097): CLOCKDIVIDER_X0_Y19_N136     
                Info (167097): TXPCS_X0_Y19_N140            
                Info (167097): TXPMA_X0_Y19_N138            
                Info (167097): PIN_M21                      
        Info (167097): Atoms placed to IOBANK_QL1
            Info (167097): CMU_X0_Y33_N139              sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 543
            Info (167097): Regular Channel 0
                Info (167097): PIN_L23                      sfp2_rxd File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 158
                Info (167097): RXPMA_X0_Y27_N137            sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 964
                Info (167097): RXPCS_X0_Y27_N139            sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 827
                Info (167097): HSSIPLL_X0_Y27_N135          sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 601
                Info (167097): CLOCKDIVIDER_X0_Y27_N136     sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 413
                Info (167097): TXPCS_X0_Y27_N140            sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1095
                Info (167097): TXPMA_X0_Y27_N138            sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1180
                Info (167097): PIN_K21                      sfp2_txd File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 159
            Info (167097): Regular Channel 1
                Info (167097): PIN_J23                      
                Info (167097): RXPMA_X0_Y30_N137            
                Info (167097): RXPCS_X0_Y30_N139            
                Info (167097): HSSIPLL_X0_Y30_N135          
                Info (167097): CLOCKDIVIDER_X0_Y30_N136     
                Info (167097): TXPCS_X0_Y30_N140            
                Info (167097): TXPMA_X0_Y30_N138            
                Info (167097): PIN_H21                      
            Info (167097): Central Channel 0
                Info (167097): PIN_G23                      
                Info (167097): HSSIPLL_X0_Y33_N135          
                Info (167097): CLOCKDIVIDER_X0_Y33_N136     
            Info (167097): Central Channel 1
                Info (167097): PIN_F21                      
                Info (167097): HSSIPLL_X0_Y36_N135          sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 645
                Info (167097): CLOCKDIVIDER_X0_Y36_N136     
            Info (167097): Regular Channel 2
                Info (167097): PIN_E23                      sfp3_rxd File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 161
                Info (167097): RXPMA_X0_Y39_N137            sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 964
                Info (167097): RXPCS_X0_Y39_N139            sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 827
                Info (167097): HSSIPLL_X0_Y39_N135          sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 601
                Info (167097): CLOCKDIVIDER_X0_Y39_N136     sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 413
                Info (167097): TXPCS_X0_Y39_N140            sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1095
                Info (167097): TXPMA_X0_Y39_N138            sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1180
                Info (167097): PIN_D21                      sfp3_txd File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 162
            Info (167097): Regular Channel 3
                Info (167097): PIN_C23                      
                Info (167097): RXPMA_X0_Y42_N137            
                Info (167097): RXPCS_X0_Y42_N139            
                Info (167097): HSSIPLL_X0_Y42_N135          
                Info (167097): CLOCKDIVIDER_X0_Y42_N136     
                Info (167097): TXPCS_X0_Y42_N140            
                Info (167097): TXPMA_X0_Y42_N138            
                Info (167097): PIN_B21                      
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity altpll_quo3
        Info (332166): set_false_path -from ** -to *phasedone_state* 
        Info (332166): set_false_path -from ** -to *internal_phasestep* 
    Info (332165): Entity dcfifo_7bt1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_9ft1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe11|dffe12a* 
    Info (332165): Entity dcfifo_clo1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ue9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_opn1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_r7t1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ed9:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe9|dffe10a* 
    Info (332165): Entity dcfifo_r9o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_od9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_nd9:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_tdt1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_tgn1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ld9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_vdt1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_1f9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_0f9:dffpipe6|dffe7a* 
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp|dffpipe_0f9:dffpipe6|dffe7a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: B:/quartus16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID File: B:/quartus16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: B:/quartus16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Info (332104): Reading SDC File: 'UM/ddr2/ddr2_12_example_top.sdc'
Warning (332174): Ignored filter at ddr2_12_example_top.sdc(1): pnf could not be matched with a port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc Line: 1
Warning (332049): Ignored set_false_path at ddr2_12_example_top.sdc(1): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports "pnf"] File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc Line: 1
Warning (332174): Ignored filter at ddr2_12_example_top.sdc(2): test_complete could not be matched with a port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc Line: 2
Warning (332049): Ignored set_false_path at ddr2_12_example_top.sdc(2): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports "test_complete"] File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc Line: 2
Warning (332174): Ignored filter at ddr2_12_example_top.sdc(3): pnf_per_byte[*] could not be matched with a port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc Line: 3
Warning (332049): Ignored set_false_path at ddr2_12_example_top.sdc(3): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports "pnf_per_byte\[*\]"] File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_example_top.sdc Line: 3
Info (332104): Reading SDC File: 'UM/ddr2/ddr2_12_phy_ddr_timing.sdc'
Critical Warning: PLL clock ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[1] driven through clock routing.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated clock pin on the same side.
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_clk|pll_0|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_clk|pll_0|altpll_component|auto_generated|pll1|clk[0]} {pll_clk|pll_0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_clk|pll_0|altpll_component|auto_generated|pll1|inclk[0]} -phase 112.50 -duty_cycle 50.00 -name {pll_clk|pll_0|altpll_component|auto_generated|pll1|clk[2]} {pll_clk|pll_0|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll_clk|pll_0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {pll_clk|pll_0|altpll_component|auto_generated|pll1|clk[5]} {pll_clk|pll_0|altpll_component|auto_generated|pll1|clk[5]}
    Info (332110): create_generated_clock -source {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkout[0]} -duty_cycle 50.00 -name {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0|refclk0in[0]} {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0|refclk0in[0]}
    Info (332110): create_generated_clock -source {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0|clkout} {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0|clkout}
    Info (332110): create_generated_clock -source {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkout[0]} -duty_cycle 50.00 -name {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0|refclk0in[0]} {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0|refclk0in[0]}
    Info (332110): create_generated_clock -source {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0|clkout} {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0|clkout}
    Info (332110): create_generated_clock -source {ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[1]} {ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name {ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3]} {ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[4]} {ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[4]}
    Info (332110): create_generated_clock -source {ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[5]} {ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[5]}
    Info (332110): create_generated_clock -source {sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkout[0]} -duty_cycle 50.00 -name {sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0|refclk0in[0]} {sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0|refclk0in[0]}
    Info (332110): create_generated_clock -source {sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkout[0]} -duty_cycle 50.00 -name {sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0|refclk0in[0]} {sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0|refclk0in[0]}
    Info (332110): create_generated_clock -source {sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0|deserclock[0]} {sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0|deserclock[0]}
    Info (332110): create_generated_clock -source {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0|deserclock[0]} {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0|deserclock[0]}
    Info (332110): create_generated_clock -source {sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0|deserclock[0]} {sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0|deserclock[0]}
    Info (332110): create_generated_clock -source {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0|deserclock[0]} {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0|deserclock[0]}
    Info (332110): create_generated_clock -source {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkpulse} {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkpulse}
    Info (332110): create_generated_clock -source {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkout[0]} {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkout[0]}
    Info (332110): create_generated_clock -source {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0|clk[0]} -duty_cycle 50.00 -name {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogfastrefclkout[0]} {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogfastrefclkout[0]}
    Info (332110): create_generated_clock -source {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkpulse} {sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkpulse}
    Info (332110): create_generated_clock -source {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkout[0]} {sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkout[0]}
    Info (332110): create_generated_clock -source {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0|clk[0]} -duty_cycle 50.00 -name {sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogfastrefclkout[0]} {sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogfastrefclkout[0]}
    Info (332110): create_generated_clock -source {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkpulse} {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkpulse}
    Info (332110): create_generated_clock -source {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkout[0]} {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkout[0]}
    Info (332110): create_generated_clock -source {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0|clk[0]} -duty_cycle 50.00 -name {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogfastrefclkout[0]} {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogfastrefclkout[0]}
    Info (332110): create_generated_clock -source {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkpulse} {sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkpulse}
    Info (332110): create_generated_clock -source {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0|clk[0]} -divide_by 5 -duty_cycle 50.00 -name {sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkout[0]} {sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkout[0]}
    Info (332110): create_generated_clock -source {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0|clk[0]} -duty_cycle 50.00 -name {sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogfastrefclkout[0]} {sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogfastrefclkout[0]}
    Info (332110): create_clock -period 1.600 -name {sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0|clk[0]} {sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0|clk[0]}
    Info (332110): create_clock -period 1.600 -name {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0|clk[0]} {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0|clk[0]}
    Info (332110): create_clock -period 1.600 -name {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0|clk[0]} {sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0|clk[0]}
    Info (332110): create_clock -period 1.600 -name {sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0|clk[0]} {sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0|clk[0]}
    Info (332110): create_clock -period 1.600 -name {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0|clk[0]} {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0|clk[0]}
    Info (332110): create_clock -period 1.600 -name {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0|clk[0]} {sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0|clk[0]}
    Info (332110): create_generated_clock -source {sfp_clk0~input|o} -duty_cycle 50.00 -name {sfp_clk0~input~INSERTED_REFCLK_DIVIDER|clkout} {sfp_clk0~input~INSERTED_REFCLK_DIVIDER|clkout}
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0~OBSERVABLE_TX_DET_RX }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
    Info (332110): set_max_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 20.000
    Info (332110): set_min_delay -to [get_ports { sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0~OBSERVABLE_LOCK_TO_REF }] 0.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Critical Warning: PLL clock ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[4] driven through clock routing.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated clock pin on the same side.
Info (332104): Reading SDC File: 'ddr2/ddr2_phy_ddr_timing.sdc'
Warning (332174): Ignored filter at ddr2_phy_ddr_pins.tcl(965): ddr2_phy:*|* could not be matched with a keeper File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_phy_ddr_pins.tcl Line: 965
Info (332104): Reading SDC File: 'ddr2/ddr2_example_top.sdc'
Warning (332049): Ignored set_false_path at ddr2_example_top.sdc(1): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports "pnf"] File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc Line: 1
Warning (332049): Ignored set_false_path at ddr2_example_top.sdc(2): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports "test_complete"] File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc Line: 2
Warning (332049): Ignored set_false_path at ddr2_example_top.sdc(3): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports "pnf_per_byte\[*\]"] File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/ddr2_example_top.sdc Line: 3
Info (332104): Reading SDC File: 'ddr2/altera_avalon_half_rate_bridge_constraints.sdc'
Warning (332174): Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(36): *|altera_avalon_half_rate_bridge:HRB_inst|avm_read could not be matched with a register File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 36
Warning (332049): Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(36): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 36
    Info (332050): set_multicycle_path -from [get_clocks $slow_clk] -to [get_registers *|altera_avalon_half_rate_bridge:${instance}|avm_read]                -setup  -end 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 36
Warning (332049): Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(37): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 37
    Info (332050): set_multicycle_path -from [get_clocks $slow_clk] -to [get_registers *|altera_avalon_half_rate_bridge:${instance}|avm_read]                -hold   -end 1 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 37
Warning (332174): Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(38): *|altera_avalon_half_rate_bridge:HRB_inst|avm_write could not be matched with a register File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 38
Warning (332049): Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(38): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 38
    Info (332050): set_multicycle_path -from [get_clocks $slow_clk] -to [get_registers *|altera_avalon_half_rate_bridge:${instance}|avm_write]               -setup  -end 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 38
Warning (332049): Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(39): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 39
    Info (332050): set_multicycle_path -from [get_clocks $slow_clk] -to [get_registers *|altera_avalon_half_rate_bridge:${instance}|avm_write]               -hold   -end 1 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 39
Warning (332174): Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(40): *|altera_avalon_half_rate_bridge:HRB_inst|avm_state* could not be matched with a register File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 40
Warning (332049): Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(40): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 40
    Info (332050): set_multicycle_path -from [get_clocks $slow_clk] -to [get_registers *|altera_avalon_half_rate_bridge:${instance}|avm_state*]              -setup  -end 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 40
Warning (332049): Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(41): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 41
    Info (332050): set_multicycle_path -from [get_clocks $slow_clk] -to [get_registers *|altera_avalon_half_rate_bridge:${instance}|avm_state*]              -hold   -end 1 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 41
Warning (332174): Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(42): *|altera_avalon_half_rate_bridge:HRB_inst|avm_rd_txfers* could not be matched with a register File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 42
Warning (332049): Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(42): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 42
    Info (332050): set_multicycle_path -from [get_clocks $slow_clk] -to [get_registers *|altera_avalon_half_rate_bridge:${instance}|avm_rd_txfers*]          -setup  -end 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 42
Warning (332049): Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(43): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 43
    Info (332050): set_multicycle_path -from [get_clocks $slow_clk] -to [get_registers *|altera_avalon_half_rate_bridge:${instance}|avm_rd_txfers*]          -hold   -end 1 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 43
Warning (332174): Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(44): *|altera_avalon_half_rate_bridge:HRB_inst|avm_wr_txfers* could not be matched with a register File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 44
Warning (332049): Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(44): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 44
    Info (332050): set_multicycle_path -from [get_clocks $slow_clk] -to [get_registers *|altera_avalon_half_rate_bridge:${instance}|avm_wr_txfers*]          -setup  -end 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 44
Warning (332049): Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(45): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 45
    Info (332050): set_multicycle_path -from [get_clocks $slow_clk] -to [get_registers *|altera_avalon_half_rate_bridge:${instance}|avm_wr_txfers*]          -hold   -end 1 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 45
Warning (332174): Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(46): *|altera_avalon_half_rate_bridge:HRB_inst|avm_rd_data_txfers* could not be matched with a register File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 46
Warning (332049): Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(46): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 46
    Info (332050): set_multicycle_path -from [get_clocks $slow_clk] -to [get_registers *|altera_avalon_half_rate_bridge:${instance}|avm_rd_data_txfers*]     -setup  -end 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 46
Warning (332049): Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(47): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 47
    Info (332050): set_multicycle_path -from [get_clocks $slow_clk] -to [get_registers *|altera_avalon_half_rate_bridge:${instance}|avm_rd_data_txfers*]     -hold   -end 1 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 47
Warning (332174): Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(48): *|altera_avalon_half_rate_bridge:HRB_inst|avm_readdata_r* could not be matched with a register File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 48
Warning (332049): Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(48): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 48
    Info (332050): set_multicycle_path -from [get_clocks $slow_clk] -to [get_registers *|altera_avalon_half_rate_bridge:${instance}|avm_readdata_r*]         -setup  -end 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 48
Warning (332049): Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(49): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 49
    Info (332050): set_multicycle_path -from [get_clocks $slow_clk] -to [get_registers *|altera_avalon_half_rate_bridge:${instance}|avm_readdata_r*]         -hold   -end 1 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 49
Warning (332174): Ignored filter at altera_avalon_half_rate_bridge_constraints.sdc(50): *|altera_avalon_half_rate_bridge:HRB_inst|avm_skid* could not be matched with a register File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 50
Warning (332049): Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(50): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 50
    Info (332050): set_multicycle_path -from [get_clocks $slow_clk] -to [get_registers *|altera_avalon_half_rate_bridge:${instance}|avm_skid*]               -setup  -end 2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 50
Warning (332049): Ignored set_multicycle_path at altera_avalon_half_rate_bridge_constraints.sdc(51): Argument <to> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 51
    Info (332050): set_multicycle_path -from [get_clocks $slow_clk] -to [get_registers *|altera_avalon_half_rate_bridge:${instance}|avm_skid*]               -hold   -end 1 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/ddr2/altera_avalon_half_rate_bridge_constraints.sdc Line: 51
Info (332104): Reading SDC File: 'sfp/sfp2gmii_constraints.sdc'
Warning (332174): Ignored filter at sfp2gmii_constraints.sdc(174): clk could not be matched with a port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc Line: 174
Warning (332049): Ignored create_clock at sfp2gmii_constraints.sdc(174): Argument <targets> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc Line: 174
    Info (332050): create_clock -period "$DEFAULT_SYSTEM_CLOCK_SPEED" -name altera_tse_${CLK}_$TO_THE_VARIATION_NAME [ get_ports clk] File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc Line: 174
Warning (332174): Ignored filter at sfp2gmii_constraints.sdc(177): ref_clk could not be matched with a port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc Line: 177
Warning (332049): Ignored create_clock at sfp2gmii_constraints.sdc(177): Argument <targets> is an empty collection File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc Line: 177
    Info (332050): create_clock -period "$TSE_CLOCK_FREQUENCY" -name altera_tse_${REF_CLK}_$TO_THE_VARIATION_NAME [ get_ports  $REF_CLK] File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/sfp2gmii_constraints.sdc Line: 177
Info (332104): Reading SDC File: 'netFPGAmini.out.sdc'
Warning (332043): Overwriting existing clock: sysclk_125m
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].mem_clk_ddio  from: muxsel  to: dataout
    Info (332098): Cell: ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info (332098): Cell: ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq_dqs|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout
    Info (332098): Cell: ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq_dqs|dqs_0_output_ddio_out_inst  from: muxsel  to: dataout
    Info (332098): Cell: pll_clk|pll_0|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info (332098): Cell: sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0  from: deserclock[0]  to: clockout
    Info (332098): Cell: sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0  from: localrefclk  to: clkout
    Info (332098): Cell: sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0  from: refclk0in[0]  to: clockout
    Info (332098): Cell: sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0  from: deserclock[0]  to: clockout
    Info (332098): Cell: sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0  from: refclk0in[0]  to: clockout
    Info (332098): Cell: sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0  from: deserclock[0]  to: clockout
    Info (332098): Cell: sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0  from: localrefclk  to: clkout
    Info (332098): Cell: sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0  from: refclk0in[0]  to: clockout
    Info (332098): Cell: sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0  from: deserclock[0]  to: clockout
    Info (332098): Cell: sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0  from: refclk0in[0]  to: clockout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsout_ddr2_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040
    Info (332172): Hold clock transfer from ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsout_ddr2_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040
    Info (332172): Setup clock transfer from ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Fall) to ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsout_ddr2_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040
    Info (332172): Hold clock transfer from ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Fall) to ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsout_ddr2_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040
    Info (332172): Setup clock transfer from ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsout_ddr2_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.040
    Info (332172): Hold clock transfer from ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsout_ddr2_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.040
    Info (332172): Setup clock transfer from ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Fall) to ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsout_ddr2_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.040
    Info (332172): Hold clock transfer from ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Fall) to ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsout_ddr2_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.040
    Info (332172): Setup clock transfer from ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsout_ddr2_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040
    Info (332172): Hold clock transfer from ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsout_ddr2_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040
    Info (332172): Setup clock transfer from ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Fall) to ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsout_ddr2_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040
    Info (332172): Hold clock transfer from ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Fall) to ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsout_ddr2_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040
    Info (332172): Setup clock transfer from ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsout_ddr2_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.040
    Info (332172): Hold clock transfer from ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsout_ddr2_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.040
    Info (332172): Setup clock transfer from ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Fall) to ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsout_ddr2_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.040
    Info (332172): Hold clock transfer from ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Fall) to ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsout_ddr2_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.040
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 56 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    5.000 ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    5.000 ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):    5.000 ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[4]
    Info (332111):    5.000 ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[5]
    Info (332111):   10.000 ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|scan_clk|q_clock
    Info (332111):    5.000 ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ck_n_ddr2_ck_n_ac_fall
    Info (332111):    5.000 ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ck_n_ddr2_ck_n_ac_rise
    Info (332111):    5.000 ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ck_n_ddr2_ck_n_tDQSS
    Info (332111):    5.000 ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ck_n_ddr2_ck_n_tDSS
    Info (332111):    5.000 ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ck_p_ddr2_ck_ac_fall
    Info (332111):    5.000 ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ck_p_ddr2_ck_ac_rise
    Info (332111):    5.000 ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ck_p_ddr2_ck_tDQSS
    Info (332111):    5.000 ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ck_p_ddr2_ck_tDSS
    Info (332111):    5.000 ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsin_ddr2_dqs[0]
    Info (332111):    5.000 ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsin_ddr2_dqs[1]
    Info (332111):    5.000 ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsout_ddr2_dqs[0]
    Info (332111):    5.000 ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_ddr_dqsout_ddr2_dqs[1]
    Info (332111):    8.000 pll_clk|pll_0|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    8.000 pll_clk|pll_0|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   10.000 pll_clk|pll_0|altpll_component|auto_generated|pll1|clk[5]
    Info (332111):    8.000  rgm0_rx_clk
    Info (332111):    8.000  rgm1_rx_clk
    Info (332111):    8.000  rgm2_rx_clk
    Info (332111):    8.000  rgm3_rx_clk
    Info (332111):    8.000     sfp_clk0
    Info (332111):    8.000 sfp_clk0~input~INSERTED_REFCLK_DIVIDER|clkout
    Info (332111):    1.600 sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogfastrefclkout[0]
    Info (332111):    8.000 sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkout[0]
    Info (332111):    8.000 sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkpulse
    Info (332111):    8.000 sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0|deserclock[0]
    Info (332111):    1.600 sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0|clk[0]
    Info (332111):    8.000 sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0|clkout
    Info (332111):    8.000 sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0|refclk0in[0]
    Info (332111):    1.600 sfp_rx_tx_4|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0|clk[0]
    Info (332111):    1.600 sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogfastrefclkout[0]
    Info (332111):    8.000 sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkout[0]
    Info (332111):    8.000 sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkpulse
    Info (332111):    8.000 sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0|deserclock[0]
    Info (332111):    1.600 sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0|clk[0]
    Info (332111):    8.000 sfp_rx_tx_5|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0|refclk0in[0]
    Info (332111):    1.600 sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogfastrefclkout[0]
    Info (332111):    8.000 sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkout[0]
    Info (332111):    8.000 sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkpulse
    Info (332111):    8.000 sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0|deserclock[0]
    Info (332111):    1.600 sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0|clk[0]
    Info (332111):    8.000 sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pcs0|clkout
    Info (332111):    8.000 sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0|refclk0in[0]
    Info (332111):    1.600 sfp_rx_tx_6|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_pll0|clk[0]
    Info (332111):    1.600 sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogfastrefclkout[0]
    Info (332111):    8.000 sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkout[0]
    Info (332111):    8.000 sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|ch_clk_div0|analogrefclkpulse
    Info (332111):    8.000 sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|receive_pma0|deserclock[0]
    Info (332111):    1.600 sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|rx_cdr_pll0|clk[0]
    Info (332111):    8.000 sfp_rx_tx_7|sfp2gmii|altera_tse_pcs_pma_gige_inst|the_altera_tse_gxb_gige_inst|the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|transmit_pma0|refclk0in[0]
    Info (332111):   10.000  sysclk_100m
    Info (332111):    8.000  sysclk_125m
Info (176353): Automatically promoted node ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[1] (placed in counter C0 of PLL_3) File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf Line: 66
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[3] (placed in counter C2 of PLL_3) File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf Line: 66
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[4] (placed in counter C1 of PLL_3) File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf Line: 66
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10
Info (176353): Automatically promoted node ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|clk[5] (placed in counter C3 of PLL_3) File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf Line: 66
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v Line: 81
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1) File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v Line: 81
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14
Info (176353): Automatically promoted node pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[5] (placed in counter C2 of PLL_1) File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/pll_0_altpll.v Line: 81
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info (176353): Automatically promoted node sfp_clk0~input (placed in PIN U23 (REFCLK0p)) File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 149
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sfp_clk0~input~INSERTED_REFCLK_DIVIDER File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 149
Info (176353): Automatically promoted node sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_coreclk_in[0] (placed in TXPCS_X0_Y4_N140) File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1095
    Info (176355): Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y7_N127
        Info (176370): Assigned fan-out of node sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_coreclk_in[0] to Periphery Clock region from (0, 0) to (30, 27)
Info (176353): Automatically promoted node sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_coreclk_in[0] (placed in TXPCS_X0_Y27_N140) File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 1095
    Info (176355): Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y29_N127
        Info (176370): Assigned fan-out of node sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|tx_coreclk_in[0] to Periphery Clock region from (0, 28) to (30, 56)
Info (176353): Automatically promoted node sysclk_125m~input (placed in PIN C11 (CLK14, DIFFCLK_4n)) File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 90
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12
Info (176353): Automatically promoted node ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|scan_clk  File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v Line: 2468
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|scan_clk~0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/UM/ddr2/ddr2_12_phy_alt_mem_phy.v Line: 2468
Info (176353): Automatically promoted node fpga_resetn~input (placed in PIN D11 (CLK12, DIFFCLK_4p)) File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176353): Automatically promoted node sys_rstn  File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 227
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|op_addr[25]~0 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/command_parse.v Line: 230
        Info (176357): Destination node input_ctrl:input_ctrl|cdp2um_data[138]~2 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/cdp/input_ctrl.v Line: 73
        Info (176357): Destination node NET_MAGIC_CTRL:NET_MAGIC_CTRL|command_parse:command_parse|data_out[25]~1 File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/manage_md/command_parse.v Line: 230
        Info (176357): Destination node rx_tx_1000:rx_tx0|tx139_gmii_1000:tx139_gmii|gmii_txd[7] File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/cdp/tx139_gmii_1000.v Line: 94
        Info (176357): Destination node rx_tx_1000:rx_tx1|tx139_gmii_1000:tx139_gmii|gmii_txd[7] File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/cdp/tx139_gmii_1000.v Line: 94
        Info (176357): Destination node rx_tx_1000:rx_tx2|tx139_gmii_1000:tx139_gmii|gmii_txd[7] File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/cdp/tx139_gmii_1000.v Line: 94
        Info (176357): Destination node rx_tx_1000:rx_tx3|tx139_gmii_1000:tx139_gmii|gmii_txd[7] File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/cdp/tx139_gmii_1000.v Line: 94
        Info (176357): Destination node sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|PCS_reset File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v Line: 161
        Info (176357): Destination node sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|PCS_reset File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v Line: 161
        Info (176357): Destination node sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|PCS_reset File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v Line: 161
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|PCS_reset  File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v Line: 161
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node sfp_rx_tx_1000:sfp_rx_tx_5|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|PCS_reset  File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v Line: 161
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|PCS_reset  File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v Line: 161
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info (176353): Automatically promoted node sfp_rx_tx_1000:sfp_rx_tx_7|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|PCS_reset  File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v Line: 161
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11
Critical Warning: PLL clock ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Info: ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[1]. Creating PLL base clocks
Critical Warning: PLL clock ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[4] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Warning: ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[4]
Info (176233): Starting register packing
Critical Warning: PLL clock ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Info: ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[1]. Creating PLL base clocks
Critical Warning: PLL clock ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[4] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Warning: ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[4]
Info (176235): Finished register packing
    Extra Info (176218): Packed 162 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O Output Buffer
Critical Warning (167080): GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be
Critical Warning (167080): GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be
Critical Warning (167080): GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be
Critical Warning (167080): GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be
Info (167066): Clock input frequency of GXB Calibration block atom "sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cal_blk0" must be in the frequency range of 10.0 MHz to 125.0 MHz File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/sfp/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v Line: 379
Critical Warning (167080): GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_6|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be
Critical Warning (167080): GXB Central Management Unit (CMU) sfp_rx_tx_1000:sfp_rx_tx_4|sfp2gmii:sfp2gmii|altera_tse_pcs_pma_gige:altera_tse_pcs_pma_gige_inst|altera_tse_gxb_gige_inst:the_altera_tse_gxb_gige_inst|altera_tse_alt4gxb_gige:the_altera_tse_alt4gxb_gige|altera_tse_alt4gxb_gige_alt4gxb_4fh9:altera_tse_alt4gxb_gige_alt4gxb_4fh9_component|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be
Warning (15056): PLL "ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|pll1" input clock inclk[0] may have reduced jitter performance because it is fed by a non-dedicated input File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf Line: 45
    Info (15024): Input port INCLK[0] of node "ddr2_interface2um:ddr2_interface2um|ddr2_12:ddr2_ctrl_hp_inst|ddr2_12_controller_phy:ddr2_12_controller_phy_inst|ddr2_12_phy:ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy:ddr2_12_phy_alt_mem_phy_inst|ddr2_12_phy_alt_mem_phy_clk_reset:clk|ddr2_12_phy_alt_mem_phy_pll:full_rate.pll|altpll:altpll_component|altpll_quo3:auto_generated|pll1" is driven by pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[5]~clkctrl which is OUTCLK output port of Clock enable block type node pll_clk:pll_clk|pll_0:pll_0|altpll:altpll_component|pll_0_altpll:auto_generated|wire_pll1_clk[5]~clkctrl File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/db/altpll_quo3.tdf Line: 45
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "sfp_clk1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sfp_clk1(n)" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:48
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Critical Warning: PLL clock ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Info: ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[1]. Creating PLL base clocks
Critical Warning: PLL clock ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[4] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Warning: ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[4]
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:15
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:15
Critical Warning: PLL clock ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Info: ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[1]. Creating PLL base clocks
Critical Warning: PLL clock ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[4] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Warning: ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[4]
Info (170193): Fitter routing operations beginning
Info (170089): 3e+03 ns of routing delay (approximately 3.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 18% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X24_Y11 to location X35_Y21
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:01:20
Critical Warning: PLL clock ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[1] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Info: ddr2_12_phy_ddr_timing.sdc: Could not find PLL clocks for ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[1]. Creating PLL base clocks
Critical Warning: PLL clock ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[4] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL.
Warning: ddr2_12_phy_ddr_timing.sdc: Failed to find PLL input clock pin driving ddr2_interface2um|ddr2_ctrl_hp_inst|ddr2_12_controller_phy_inst|ddr2_12_phy_inst|ddr2_12_phy_alt_mem_phy_inst|clk|full_rate.pll|altpll_component|auto_generated|pll1|clk[4]
Info (11888): Total time spent on timing analysis during the Fitter is 85.87 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:44
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 9 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin vsc_smi_mdio has a permanently enabled output enable File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 98
    Info (169065): Pin ddr2_ck has a permanently enabled output enable File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 130
    Info (169065): Pin ddr2_ck_n has a permanently enabled output enable File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 131
    Info (169065): Pin ddr2_dm[0] has a permanently enabled output enable File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 146
    Info (169065): Pin ddr2_dm[1] has a permanently enabled output enable File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 146
    Info (169065): Pin sfp_sda0 has a permanently enabled output enable File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 180
    Info (169065): Pin sfp_sda1 has a permanently enabled output enable File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 187
    Info (169065): Pin sfp_sda2 has a permanently enabled output enable File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 194
    Info (169065): Pin sfp_sda3 has a permanently enabled output enable File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 201
Warning (169069): Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin ddr2_addr[13] has GND driving its datain port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 133
    Info (169070): Pin ddr2_addr[14] has GND driving its datain port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 133
    Info (169070): Pin ddr2_addr[15] has GND driving its datain port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 133
    Info (169070): Pin ddr2_bank_addr[2] has GND driving its datain port File: C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.v Line: 134
Info (144001): Generated suppressed messages file C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 87 warnings
    Info: Peak virtual memory: 7065 megabytes
    Info: Processing ended: Mon Mar 15 20:23:01 2021
    Info: Elapsed time: 00:05:26
    Info: Total CPU time (on all processors): 00:09:28


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/23507/Desktop/lab001/in2out3/netFPGAmini-2-3_restored/netFPGAmini.fit.smsg.


