-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Tue Jul 18 17:26:30 2023
-- Host        : DESKTOP-A0RH3KH running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ gig_ethernet_pcs_pma_1_sim_netlist.vhdl
-- Design      : gig_ethernet_pcs_pma_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx485tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_GT is
  port (
    cplllock : out STD_LOGIC;
    gt0_cpllrefclklost_i : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gtxe2_i_0 : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gtxe2_i_1 : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    cpll_pd0_i : in STD_LOGIC;
    cpllreset_in : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    gt0_gtrxreset_in1_out : in STD_LOGIC;
    gt0_gttxreset_in0_out : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    reset : in STD_LOGIC;
    gt0_rxuserrdy_t : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txuserrdy_t : in STD_LOGIC;
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_4 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_GT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_GT is
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_10 : STD_LOGIC;
  signal gtxe2_i_n_16 : STD_LOGIC;
  signal gtxe2_i_n_170 : STD_LOGIC;
  signal gtxe2_i_n_171 : STD_LOGIC;
  signal gtxe2_i_n_172 : STD_LOGIC;
  signal gtxe2_i_n_173 : STD_LOGIC;
  signal gtxe2_i_n_174 : STD_LOGIC;
  signal gtxe2_i_n_175 : STD_LOGIC;
  signal gtxe2_i_n_176 : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_3 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_46 : STD_LOGIC;
  signal gtxe2_i_n_47 : STD_LOGIC;
  signal gtxe2_i_n_48 : STD_LOGIC;
  signal gtxe2_i_n_49 : STD_LOGIC;
  signal gtxe2_i_n_50 : STD_LOGIC;
  signal gtxe2_i_n_51 : STD_LOGIC;
  signal gtxe2_i_n_52 : STD_LOGIC;
  signal gtxe2_i_n_53 : STD_LOGIC;
  signal gtxe2_i_n_54 : STD_LOGIC;
  signal gtxe2_i_n_55 : STD_LOGIC;
  signal gtxe2_i_n_56 : STD_LOGIC;
  signal gtxe2_i_n_57 : STD_LOGIC;
  signal gtxe2_i_n_58 : STD_LOGIC;
  signal gtxe2_i_n_59 : STD_LOGIC;
  signal gtxe2_i_n_60 : STD_LOGIC;
  signal gtxe2_i_n_61 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_82 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal gtxe2_i_n_9 : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute box_type : string;
  attribute box_type of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 36,
      CLK_COR_MIN_LAT => 32,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 8,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10100020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 0,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => cplllock,
      CPLLLOCKDETCLK => independent_clock_bufg,
      CPLLLOCKEN => '1',
      CPLLPD => cpll_pd0_i,
      CPLLREFCLKLOST => gt0_cpllrefclklost_i,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => cpllreset_in,
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => B"000000000",
      DRPCLK => gtrefclk_bufg,
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => gtxe2_i_n_46,
      DRPDO(14) => gtxe2_i_n_47,
      DRPDO(13) => gtxe2_i_n_48,
      DRPDO(12) => gtxe2_i_n_49,
      DRPDO(11) => gtxe2_i_n_50,
      DRPDO(10) => gtxe2_i_n_51,
      DRPDO(9) => gtxe2_i_n_52,
      DRPDO(8) => gtxe2_i_n_53,
      DRPDO(7) => gtxe2_i_n_54,
      DRPDO(6) => gtxe2_i_n_55,
      DRPDO(5) => gtxe2_i_n_56,
      DRPDO(4) => gtxe2_i_n_57,
      DRPDO(3) => gtxe2_i_n_58,
      DRPDO(2) => gtxe2_i_n_59,
      DRPDO(1) => gtxe2_i_n_60,
      DRPDO(0) => gtxe2_i_n_61,
      DRPEN => '0',
      DRPRDY => gtxe2_i_n_3,
      DRPWE => '0',
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gtrefclk,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => gt0_gtrxreset_in1_out,
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_in0_out,
      GTXRXN => rxn,
      GTXRXP => rxp,
      GTXTXN => txn,
      GTXTXP => txp,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt0_qplloutclk_in,
      QPLLREFCLK => gt0_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => gtxe2_i_n_82,
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => gtxe2_i_n_9,
      RXBYTEREALIGN => gtxe2_i_n_10,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 2) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 2),
      RXCHARISCOMMA(1) => D(11),
      RXCHARISCOMMA(0) => D(23),
      RXCHARISK(7 downto 2) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 2),
      RXCHARISK(1) => D(10),
      RXCHARISK(0) => D(22),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gtxe2_i_n_16,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 16) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 16),
      RXDATA(15 downto 8) => D(7 downto 0),
      RXDATA(7 downto 0) => D(19 downto 12),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 2) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 2),
      RXDISPERR(1) => D(9),
      RXDISPERR(0) => D(21),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '1',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => reset_out,
      RXMONITOROUT(6) => gtxe2_i_n_170,
      RXMONITOROUT(5) => gtxe2_i_n_171,
      RXMONITOROUT(4) => gtxe2_i_n_172,
      RXMONITOROUT(3) => gtxe2_i_n_173,
      RXMONITOROUT(2) => gtxe2_i_n_174,
      RXMONITOROUT(1) => gtxe2_i_n_175,
      RXMONITOROUT(0) => gtxe2_i_n_176,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 2) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 2),
      RXNOTINTABLE(1) => D(8),
      RXNOTINTABLE(0) => D(20),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => rxoutclk,
      RXOUTCLKFABRIC => NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => reset_out,
      RXPCSRESET => reset,
      RXPD(1) => RXPD(0),
      RXPD(0) => RXPD(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gtxe2_i_0,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt0_rxuserrdy_t,
      RXUSRCLK => rxuserclk,
      RXUSRCLK2 => rxuserclk,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => TXBUFSTATUS(0),
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 2) => B"000000",
      TXCHARDISPMODE(1 downto 0) => gtxe2_i_2(1 downto 0),
      TXCHARDISPVAL(7 downto 2) => B"000000",
      TXCHARDISPVAL(1 downto 0) => gtxe2_i_3(1 downto 0),
      TXCHARISK(7 downto 2) => B"000000",
      TXCHARISK(1 downto 0) => gtxe2_i_4(1 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      TXDATA(15 downto 0) => Q(15 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => TXPD(0),
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => txoutclk,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"100",
      TXPCSRESET => '0',
      TXPD(1) => TXPD(0),
      TXPD(0) => TXPD(0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gtxe2_i_1,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt0_txuserrdy_t,
      TXUSRCLK => userclk,
      TXUSRCLK2 => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_cpll_railing is
  port (
    cpll_pd0_i : out STD_LOGIC;
    cpllreset_in : out STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gt0_cpllreset_t : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_cpll_railing;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_cpll_railing is
  signal cpll_reset_out : STD_LOGIC;
  signal \cpllpd_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[94]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[126]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[95]_srl32_n_1\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31 ";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \cpllpd_wait_reg[95]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31 ";
  attribute equivalent_register_removal of \cpllreset_wait_reg[127]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "U0/\transceiver_inst/gtwizard_inst/U0/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32 ";
begin
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[31]_srl32_n_1\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllpd_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[63]_srl32_n_1\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllpd_wait_reg[63]_srl32_n_1\,
      Q => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtrefclk_bufg,
      CE => '1',
      D => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q => cpll_pd0_i,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[95]_srl32_n_1\,
      Q => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrefclk_bufg,
      CE => '1',
      D => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q => cpll_reset_out,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[31]_srl32_n_1\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[63]_srl32_n_1\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[63]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[95]_srl32_n_1\
    );
gtxe2_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cpll_reset_out,
      I1 => gt0_cpllreset_t,
      O => cpllreset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_johnson_cntr is
  port (
    clk12_5 : out STD_LOGIC;
    clk_en_12_5_fall0 : out STD_LOGIC;
    clk_en0 : out STD_LOGIC;
    speed_is_10_100_fall_reg : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    clk12_5_reg : in STD_LOGIC;
    speed_is_10_100_fall : in STD_LOGIC;
    speed_is_100_fall : in STD_LOGIC;
    clk1_25 : in STD_LOGIC;
    reset_fall : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_johnson_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_johnson_cntr is
  signal \^clk12_5\ : STD_LOGIC;
  signal reg1 : STD_LOGIC;
  signal reg1_i_1_n_0 : STD_LOGIC;
  signal reg2 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk_en_12_5_fall_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of clk_en_12_5_rise_i_1 : label is "soft_lutpair70";
begin
  clk12_5 <= \^clk12_5\;
clk_en_12_5_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk12_5_reg,
      I1 => \^clk12_5\,
      O => clk_en_12_5_fall0
    );
clk_en_12_5_rise_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clk12_5\,
      I1 => clk12_5_reg,
      O => clk_en0
    );
reg1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => reg1_i_1_n_0
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg1_i_1_n_0,
      Q => reg1,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg1,
      Q => reg2,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg2,
      Q => \^clk12_5\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \^clk12_5\,
      Q => reg4,
      R => reg5
    );
reg5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => reg4,
      I1 => reg5_reg_n_0,
      I2 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
sgmii_clk_f_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFD5"
    )
        port map (
      I0 => speed_is_10_100_fall,
      I1 => \^clk12_5\,
      I2 => speed_is_100_fall,
      I3 => clk1_25,
      I4 => reset_fall,
      O => speed_is_10_100_fall_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_johnson_cntr_33 is
  port (
    clk1_25 : out STD_LOGIC;
    sgmii_clk_r0_out : out STD_LOGIC;
    clk_en_1_25_fall0 : out STD_LOGIC;
    clk_en : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    sgmii_clk_r_reg : in STD_LOGIC;
    data_out : in STD_LOGIC;
    clk12_5 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_johnson_cntr_33 : entity is "gig_ethernet_pcs_pma_1_johnson_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_johnson_cntr_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_johnson_cntr_33 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__0_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk_en_1_25_fall_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of sgmii_clk_r_i_1 : label is "soft_lutpair71";
begin
  clk1_25 <= \^clk1_25\;
clk_en_1_25_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk_en_1_25_fall0
    );
\reg1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__0_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en,
      D => \reg1_i_1__0_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => reg4,
      I1 => clk_en,
      I2 => reg5_reg_n_0,
      I3 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
sgmii_clk_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sgmii_clk_r_reg,
      I1 => \^clk1_25\,
      I2 => data_out,
      I3 => clk12_5,
      O => sgmii_clk_r0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => enablealign,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg1,
      PRE => enablealign,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg2,
      PRE => enablealign,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg3,
      PRE => enablealign,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg4,
      PRE => enablealign,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_1 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_out : out STD_LOGIC;
    reset_sync6_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_sync6_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    start : in STD_LOGIC;
    initialize_ram_complete : in STD_LOGIC;
    initialize_ram_complete_pulse : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_1 : entity is "gig_ethernet_pcs_pma_1_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_1 is
  signal \^reset_out\ : STD_LOGIC;
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of initialize_ram_complete_i_1 : label is "soft_lutpair107";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \wr_data_reg[28]_i_1\ : label is "soft_lutpair107";
begin
  reset_out <= \^reset_out\;
initialize_ram_complete_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset_out\,
      I1 => start,
      O => SR(0)
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => mgt_rx_reset,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg1,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg2,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg3,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg4,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => \^reset_out\
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset_out\,
      I1 => initialize_ram_complete_pulse,
      O => reset_sync6_1(0)
    );
\wr_data_reg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_out\,
      I1 => initialize_ram_complete,
      O => reset_sync6_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_2 is
  port (
    reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_2 : entity is "gig_ethernet_pcs_pma_1_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_2 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => mgt_rx_reset,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_sync_reg1,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_sync_reg2,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_sync_reg3,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_sync_reg4,
      PRE => mgt_rx_reset,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_3 is
  port (
    reset_out : out STD_LOGIC;
    userclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_3 : entity is "gig_ethernet_pcs_pma_1_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_3 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg1,
      PRE => SR(0),
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg2,
      PRE => SR(0),
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg3,
      PRE => SR(0),
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg4,
      PRE => SR(0),
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_30 is
  port (
    reset_out : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_30 : entity is "gig_ethernet_pcs_pma_1_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_30 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg1,
      PRE => SR(0),
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg2,
      PRE => SR(0),
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg3,
      PRE => SR(0),
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg4,
      PRE => SR(0),
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_wtd_timer is
  port (
    reset : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_wtd_timer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_wtd_timer is
  signal \counter_stg1[5]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg1[5]_i_3_n_0\ : STD_LOGIC;
  signal counter_stg1_reg : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \counter_stg1_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \counter_stg2[0]_i_3_n_0\ : STD_LOGIC;
  signal counter_stg2_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \counter_stg2_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_stg30 : STD_LOGIC;
  signal \counter_stg3[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_stg3[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_stg3[0]_i_5_n_0\ : STD_LOGIC;
  signal counter_stg3_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \counter_stg3_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reset0 : STD_LOGIC;
  signal reset_i_2_n_0 : STD_LOGIC;
  signal reset_i_3_n_0 : STD_LOGIC;
  signal reset_i_4_n_0 : STD_LOGIC;
  signal reset_i_5_n_0 : STD_LOGIC;
  signal reset_i_6_n_0 : STD_LOGIC;
  signal \NLW_counter_stg2_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_stg3_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_stg1[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \counter_stg1[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \counter_stg1[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \counter_stg1[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \counter_stg1[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \counter_stg1[5]_i_3\ : label is "soft_lutpair108";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[8]_i_1\ : label is 11;
begin
\counter_stg1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_stg1_reg__0\(0),
      O => \plusOp__0\(0)
    );
\counter_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_stg1_reg__0\(0),
      I1 => \counter_stg1_reg__0\(1),
      O => \plusOp__0\(1)
    );
\counter_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \counter_stg1_reg__0\(1),
      I1 => \counter_stg1_reg__0\(0),
      I2 => \counter_stg1_reg__0\(2),
      O => \plusOp__0\(2)
    );
\counter_stg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter_stg1_reg__0\(2),
      I1 => \counter_stg1_reg__0\(0),
      I2 => \counter_stg1_reg__0\(1),
      I3 => \counter_stg1_reg__0\(3),
      O => \plusOp__0\(3)
    );
\counter_stg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \counter_stg1_reg__0\(3),
      I1 => \counter_stg1_reg__0\(1),
      I2 => \counter_stg1_reg__0\(0),
      I3 => \counter_stg1_reg__0\(2),
      I4 => \counter_stg1_reg__0\(4),
      O => \plusOp__0\(4)
    );
\counter_stg1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => reset_i_2_n_0,
      I1 => counter_stg3_reg(0),
      I2 => reset_i_3_n_0,
      I3 => \counter_stg1[5]_i_3_n_0\,
      I4 => data_out,
      O => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \counter_stg1_reg__0\(4),
      I1 => \counter_stg1_reg__0\(2),
      I2 => \counter_stg1_reg__0\(0),
      I3 => \counter_stg1_reg__0\(1),
      I4 => \counter_stg1_reg__0\(3),
      I5 => counter_stg1_reg(5),
      O => \plusOp__0\(5)
    );
\counter_stg1[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \counter_stg1_reg__0\(3),
      I1 => \counter_stg1_reg__0\(1),
      I2 => \counter_stg1_reg__0\(0),
      I3 => \counter_stg1_reg__0\(2),
      I4 => \counter_stg1_reg__0\(4),
      O => \counter_stg1[5]_i_3_n_0\
    );
\counter_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \plusOp__0\(0),
      Q => \counter_stg1_reg__0\(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \plusOp__0\(1),
      Q => \counter_stg1_reg__0\(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \plusOp__0\(2),
      Q => \counter_stg1_reg__0\(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \plusOp__0\(3),
      Q => \counter_stg1_reg__0\(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \plusOp__0\(4),
      Q => \counter_stg1_reg__0\(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \plusOp__0\(5),
      Q => counter_stg1_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \counter_stg1_reg__0\(4),
      I1 => \counter_stg1_reg__0\(2),
      I2 => \counter_stg1_reg__0\(0),
      I3 => \counter_stg1_reg__0\(1),
      I4 => \counter_stg1_reg__0\(3),
      I5 => counter_stg1_reg(5),
      O => eqOp
    );
\counter_stg2[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_stg2_reg(0),
      O => \counter_stg2[0]_i_3_n_0\
    );
\counter_stg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[0]_i_2_n_7\,
      Q => counter_stg2_reg(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_stg2_reg[0]_i_2_n_0\,
      CO(2) => \counter_stg2_reg[0]_i_2_n_1\,
      CO(1) => \counter_stg2_reg[0]_i_2_n_2\,
      CO(0) => \counter_stg2_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_stg2_reg[0]_i_2_n_4\,
      O(2) => \counter_stg2_reg[0]_i_2_n_5\,
      O(1) => \counter_stg2_reg[0]_i_2_n_6\,
      O(0) => \counter_stg2_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_stg2_reg(3 downto 1),
      S(0) => \counter_stg2[0]_i_3_n_0\
    );
\counter_stg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[8]_i_1_n_5\,
      Q => counter_stg2_reg(10),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[8]_i_1_n_4\,
      Q => counter_stg2_reg(11),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[0]_i_2_n_6\,
      Q => counter_stg2_reg(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[0]_i_2_n_5\,
      Q => counter_stg2_reg(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[0]_i_2_n_4\,
      Q => counter_stg2_reg(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[4]_i_1_n_7\,
      Q => counter_stg2_reg(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg2_reg[0]_i_2_n_0\,
      CO(3) => \counter_stg2_reg[4]_i_1_n_0\,
      CO(2) => \counter_stg2_reg[4]_i_1_n_1\,
      CO(1) => \counter_stg2_reg[4]_i_1_n_2\,
      CO(0) => \counter_stg2_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg2_reg[4]_i_1_n_4\,
      O(2) => \counter_stg2_reg[4]_i_1_n_5\,
      O(1) => \counter_stg2_reg[4]_i_1_n_6\,
      O(0) => \counter_stg2_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_stg2_reg(7 downto 4)
    );
\counter_stg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[4]_i_1_n_6\,
      Q => counter_stg2_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[4]_i_1_n_5\,
      Q => counter_stg2_reg(6),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[4]_i_1_n_4\,
      Q => counter_stg2_reg(7),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[8]_i_1_n_7\,
      Q => counter_stg2_reg(8),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg2_reg[4]_i_1_n_0\,
      CO(3) => \NLW_counter_stg2_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_stg2_reg[8]_i_1_n_1\,
      CO(1) => \counter_stg2_reg[8]_i_1_n_2\,
      CO(0) => \counter_stg2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg2_reg[8]_i_1_n_4\,
      O(2) => \counter_stg2_reg[8]_i_1_n_5\,
      O(1) => \counter_stg2_reg[8]_i_1_n_6\,
      O(0) => \counter_stg2_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_stg2_reg(11 downto 8)
    );
\counter_stg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => eqOp,
      D => \counter_stg2_reg[8]_i_1_n_6\,
      Q => counter_stg2_reg(9),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter_stg3[0]_i_3_n_0\,
      I1 => \counter_stg3[0]_i_4_n_0\,
      I2 => counter_stg2_reg(0),
      I3 => \counter_stg1[5]_i_3_n_0\,
      O => counter_stg30
    );
\counter_stg3[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => counter_stg2_reg(3),
      I1 => counter_stg2_reg(4),
      I2 => counter_stg2_reg(1),
      I3 => counter_stg2_reg(2),
      I4 => counter_stg2_reg(6),
      I5 => counter_stg2_reg(5),
      O => \counter_stg3[0]_i_3_n_0\
    );
\counter_stg3[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => counter_stg2_reg(9),
      I1 => counter_stg2_reg(10),
      I2 => counter_stg2_reg(7),
      I3 => counter_stg2_reg(8),
      I4 => counter_stg1_reg(5),
      I5 => counter_stg2_reg(11),
      O => \counter_stg3[0]_i_4_n_0\
    );
\counter_stg3[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_stg3_reg(0),
      O => \counter_stg3[0]_i_5_n_0\
    );
\counter_stg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_7\,
      Q => counter_stg3_reg(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_stg3_reg[0]_i_2_n_0\,
      CO(2) => \counter_stg3_reg[0]_i_2_n_1\,
      CO(1) => \counter_stg3_reg[0]_i_2_n_2\,
      CO(0) => \counter_stg3_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_stg3_reg[0]_i_2_n_4\,
      O(2) => \counter_stg3_reg[0]_i_2_n_5\,
      O(1) => \counter_stg3_reg[0]_i_2_n_6\,
      O(0) => \counter_stg3_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_stg3_reg(3 downto 1),
      S(0) => \counter_stg3[0]_i_5_n_0\
    );
\counter_stg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_5\,
      Q => counter_stg3_reg(10),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_4\,
      Q => counter_stg3_reg(11),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_6\,
      Q => counter_stg3_reg(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_5\,
      Q => counter_stg3_reg(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_4\,
      Q => counter_stg3_reg(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_7\,
      Q => counter_stg3_reg(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg3_reg[0]_i_2_n_0\,
      CO(3) => \counter_stg3_reg[4]_i_1_n_0\,
      CO(2) => \counter_stg3_reg[4]_i_1_n_1\,
      CO(1) => \counter_stg3_reg[4]_i_1_n_2\,
      CO(0) => \counter_stg3_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg3_reg[4]_i_1_n_4\,
      O(2) => \counter_stg3_reg[4]_i_1_n_5\,
      O(1) => \counter_stg3_reg[4]_i_1_n_6\,
      O(0) => \counter_stg3_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_stg3_reg(7 downto 4)
    );
\counter_stg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_6\,
      Q => counter_stg3_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_5\,
      Q => counter_stg3_reg(6),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_4\,
      Q => counter_stg3_reg(7),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_7\,
      Q => counter_stg3_reg(8),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg3_reg[4]_i_1_n_0\,
      CO(3) => \NLW_counter_stg3_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_stg3_reg[8]_i_1_n_1\,
      CO(1) => \counter_stg3_reg[8]_i_1_n_2\,
      CO(0) => \counter_stg3_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg3_reg[8]_i_1_n_4\,
      O(2) => \counter_stg3_reg[8]_i_1_n_5\,
      O(1) => \counter_stg3_reg[8]_i_1_n_6\,
      O(0) => \counter_stg3_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_stg3_reg(11 downto 8)
    );
\counter_stg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_6\,
      Q => counter_stg3_reg(9),
      R => \counter_stg1[5]_i_1_n_0\
    );
reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => reset_i_2_n_0,
      I1 => counter_stg3_reg(0),
      I2 => reset_i_3_n_0,
      O => reset0
    );
reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => counter_stg3_reg(9),
      I1 => counter_stg3_reg(10),
      I2 => counter_stg3_reg(7),
      I3 => counter_stg3_reg(8),
      I4 => counter_stg2_reg(0),
      I5 => counter_stg3_reg(11),
      O => reset_i_2_n_0
    );
reset_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => reset_i_4_n_0,
      I1 => reset_i_5_n_0,
      I2 => reset_i_6_n_0,
      O => reset_i_3_n_0
    );
reset_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => counter_stg2_reg(3),
      I1 => counter_stg2_reg(4),
      I2 => counter_stg2_reg(1),
      I3 => counter_stg2_reg(2),
      I4 => counter_stg2_reg(6),
      I5 => counter_stg2_reg(5),
      O => reset_i_4_n_0
    );
reset_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => counter_stg2_reg(10),
      I1 => counter_stg2_reg(9),
      I2 => counter_stg2_reg(8),
      I3 => counter_stg2_reg(7),
      I4 => counter_stg1_reg(5),
      I5 => counter_stg2_reg(11),
      O => reset_i_5_n_0
    );
reset_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => counter_stg3_reg(4),
      I1 => counter_stg3_reg(3),
      I2 => counter_stg3_reg(1),
      I3 => counter_stg3_reg(2),
      I4 => counter_stg3_reg(6),
      I5 => counter_stg3_reg(5),
      O => reset_i_6_n_0
    );
reset_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset0,
      Q => reset,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_rx_rate_adapt is
  port (
    gmii_rx_dv_out_reg_0 : out STD_LOGIC;
    gmii_rx_er_out_reg_0 : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    rx_er_aligned_reg_0 : in STD_LOGIC;
    gmii_rx_dv : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_rx_rate_adapt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_rx_rate_adapt is
  signal muxsel : STD_LOGIC;
  signal muxsel_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_dv_aligned : STD_LOGIC;
  signal rx_dv_aligned_i_1_n_0 : STD_LOGIC;
  signal rx_dv_reg1 : STD_LOGIC;
  signal rx_dv_reg2 : STD_LOGIC;
  signal rx_er_aligned : STD_LOGIC;
  signal rx_er_aligned_0 : STD_LOGIC;
  signal rx_er_reg1 : STD_LOGIC;
  signal rx_er_reg2 : STD_LOGIC;
  signal rxd_aligned : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxd_aligned[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal rxd_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sfd_enable : STD_LOGIC;
  signal sfd_enable0 : STD_LOGIC;
  signal sfd_enable_i_1_n_0 : STD_LOGIC;
  signal sfd_enable_i_2_n_0 : STD_LOGIC;
  signal sfd_enable_i_4_n_0 : STD_LOGIC;
  signal sfd_enable_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rx_dv_aligned_i_1 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of rx_er_aligned_i_1 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rxd_aligned[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxd_aligned[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rxd_aligned[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rxd_aligned[4]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxd_aligned[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rxd_aligned[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rxd_aligned[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of sfd_enable_i_3 : label is "soft_lutpair72";
begin
gmii_rx_dv_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_aligned,
      Q => gmii_rx_dv_out_reg_0,
      R => reset_out
    );
gmii_rx_er_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_aligned,
      Q => gmii_rx_er_out_reg_0,
      R => reset_out
    );
\gmii_rxd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(0),
      Q => gmii_rxd(0),
      R => reset_out
    );
\gmii_rxd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(1),
      Q => gmii_rxd(1),
      R => reset_out
    );
\gmii_rxd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(2),
      Q => gmii_rxd(2),
      R => reset_out
    );
\gmii_rxd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(3),
      Q => gmii_rxd(3),
      R => reset_out
    );
\gmii_rxd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(4),
      Q => gmii_rxd(4),
      R => reset_out
    );
\gmii_rxd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(5),
      Q => gmii_rxd(5),
      R => reset_out
    );
\gmii_rxd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(6),
      Q => gmii_rxd(6),
      R => reset_out
    );
\gmii_rxd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(7),
      Q => gmii_rxd(7),
      R => reset_out
    );
muxsel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCA8CC"
    )
        port map (
      I0 => sfd_enable_i_5_n_0,
      I1 => muxsel,
      I2 => sfd_enable_i_2_n_0,
      I3 => sfd_enable,
      I4 => sfd_enable_i_4_n_0,
      I5 => reset_out,
      O => muxsel_i_1_n_0
    );
muxsel_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => muxsel_i_1_n_0,
      Q => muxsel,
      R => '0'
    );
rx_dv_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => rx_dv_reg1,
      I1 => muxsel,
      I2 => rx_dv_reg2,
      O => rx_dv_aligned_i_1_n_0
    );
rx_dv_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_aligned_i_1_n_0,
      Q => rx_dv_aligned,
      R => reset_out
    );
rx_dv_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => gmii_rx_dv,
      Q => rx_dv_reg1,
      R => reset_out
    );
rx_dv_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_reg1,
      Q => rx_dv_reg2,
      R => reset_out
    );
rx_er_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => muxsel,
      I1 => rx_er_reg1,
      I2 => rx_er_reg2,
      O => rx_er_aligned_0
    );
rx_er_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_aligned_0,
      Q => rx_er_aligned,
      R => reset_out
    );
rx_er_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => gmii_rx_er,
      Q => rx_er_reg1,
      R => reset_out
    );
rx_er_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_reg1,
      Q => rx_er_reg2,
      R => reset_out
    );
\rxd_aligned[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(4),
      I1 => muxsel,
      I2 => rxd_reg2(0),
      O => \rxd_aligned[0]_i_1_n_0\
    );
\rxd_aligned[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(5),
      I1 => muxsel,
      I2 => rxd_reg2(1),
      O => \rxd_aligned[1]_i_1_n_0\
    );
\rxd_aligned[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(6),
      I1 => muxsel,
      I2 => rxd_reg2(2),
      O => \rxd_aligned[2]_i_1_n_0\
    );
\rxd_aligned[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(7),
      I1 => muxsel,
      I2 => rxd_reg2(3),
      O => \rxd_aligned[3]_i_1_n_0\
    );
\rxd_aligned[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => muxsel,
      I2 => rxd_reg2(4),
      O => \rxd_aligned[4]_i_1_n_0\
    );
\rxd_aligned[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[1]\,
      I1 => muxsel,
      I2 => rxd_reg2(5),
      O => \rxd_aligned[5]_i_1_n_0\
    );
\rxd_aligned[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[2]\,
      I1 => muxsel,
      I2 => rxd_reg2(6),
      O => \rxd_aligned[6]_i_1_n_0\
    );
\rxd_aligned[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[3]\,
      I1 => muxsel,
      I2 => rxd_reg2(7),
      O => \rxd_aligned[7]_i_1_n_0\
    );
\rxd_aligned_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[0]_i_1_n_0\,
      Q => rxd_aligned(0),
      R => reset_out
    );
\rxd_aligned_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[1]_i_1_n_0\,
      Q => rxd_aligned(1),
      R => reset_out
    );
\rxd_aligned_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[2]_i_1_n_0\,
      Q => rxd_aligned(2),
      R => reset_out
    );
\rxd_aligned_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[3]_i_1_n_0\,
      Q => rxd_aligned(3),
      R => reset_out
    );
\rxd_aligned_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[4]_i_1_n_0\,
      Q => rxd_aligned(4),
      R => reset_out
    );
\rxd_aligned_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[5]_i_1_n_0\,
      Q => rxd_aligned(5),
      R => reset_out
    );
\rxd_aligned_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[6]_i_1_n_0\,
      Q => rxd_aligned(6),
      R => reset_out
    );
\rxd_aligned_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[7]_i_1_n_0\,
      Q => rxd_aligned(7),
      R => reset_out
    );
\rxd_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(0),
      Q => \rxd_reg1_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(1),
      Q => \rxd_reg1_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(2),
      Q => \rxd_reg1_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(3),
      Q => \rxd_reg1_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(4),
      Q => p_0_in(0),
      R => reset_out
    );
\rxd_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(5),
      Q => p_0_in(1),
      R => reset_out
    );
\rxd_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(6),
      Q => p_0_in(2),
      R => reset_out
    );
\rxd_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(7),
      Q => p_0_in(3),
      R => reset_out
    );
\rxd_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[0]\,
      Q => rxd_reg2(0),
      R => reset_out
    );
\rxd_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[1]\,
      Q => rxd_reg2(1),
      R => reset_out
    );
\rxd_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[2]\,
      Q => rxd_reg2(2),
      R => reset_out
    );
\rxd_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[3]\,
      Q => rxd_reg2(3),
      R => reset_out
    );
\rxd_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(0),
      Q => rxd_reg2(4),
      R => reset_out
    );
\rxd_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(1),
      Q => rxd_reg2(5),
      R => reset_out
    );
\rxd_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(2),
      Q => rxd_reg2(6),
      R => reset_out
    );
\rxd_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(3),
      Q => rxd_reg2(7),
      R => reset_out
    );
sfd_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFCCC0C8C0CC"
    )
        port map (
      I0 => sfd_enable_i_2_n_0,
      I1 => sfd_enable0,
      I2 => rx_er_aligned_reg_0,
      I3 => sfd_enable_i_4_n_0,
      I4 => sfd_enable_i_5_n_0,
      I5 => sfd_enable,
      O => sfd_enable_i_1_n_0
    );
sfd_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => D(0),
      I2 => D(1),
      I3 => D(3),
      I4 => D(2),
      O => sfd_enable_i_2_n_0
    );
sfd_enable_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gmii_rx_dv,
      I1 => rx_dv_reg1,
      O => sfd_enable0
    );
sfd_enable_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => rx_er_aligned_reg_0,
      I3 => p_0_in(2),
      O => sfd_enable_i_4_n_0
    );
sfd_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => \rxd_reg1_reg_n_0_[3]\,
      I2 => p_0_in(3),
      I3 => \rxd_reg1_reg_n_0_[2]\,
      I4 => \rxd_reg1_reg_n_0_[1]\,
      O => sfd_enable_i_5_n_0
    );
sfd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sfd_enable_i_1_n_0,
      Q => sfd_enable,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_10 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_10 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_10 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_11 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_11 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_11 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_sync_reg6_0,
      R => '0'
    );
rd_occupancy0_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => DI(0),
      I1 => data_out,
      I2 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_12 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_1\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_12 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_12 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => \rd_occupancy_reg[3]_1\,
      I4 => \rd_occupancy_reg[3]_2\,
      I5 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_13 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_13 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_13 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => \rd_occupancy_reg[3]_1\,
      I4 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_14 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_14 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_14 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_15 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_15 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_15 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\rd_occupancy0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(1),
      O => S(1)
    );
\rd_occupancy0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[5]\,
      I2 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_16 is
  port (
    initialize_ram_complete_sync_ris_edg0 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    initialize_ram_complete_sync_reg1 : in STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_16 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_16 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
initialize_ram_complete_sync_ris_edg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => initialize_ram_complete_sync_reg1,
      O => initialize_ram_complete_sync_ris_edg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_31 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_31 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_31 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_32 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_32 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_32 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_5 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_25_in : in STD_LOGIC;
    data_out : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_5 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_5 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_sync_reg6_0,
      R => '0'
    );
wr_occupancy0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => p_25_in,
      I2 => data_out,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_6 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_1\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_2\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_6 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_6 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      I4 => \wr_occupancy_reg[3]_1\,
      I5 => \wr_occupancy_reg[3]_2\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_7 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_1\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_7 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_7 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      I4 => \wr_occupancy_reg[3]_1\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_8 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_8 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_8 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_9 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_occupancy_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_9 : entity is "gig_ethernet_pcs_pma_1_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_9 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\wr_occupancy0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ADDRD(1),
      I1 => \^data_out\,
      O => S(1)
    );
\wr_occupancy0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ADDRD(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[5]\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_0\ is
  port (
    resetdone : out STD_LOGIC;
    resetdone_0 : in STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_0\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_0\ is
  signal data_out : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
resetdone_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data_out,
      I1 => resetdone_0,
      O => resetdone
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_17\ is
  port (
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_17\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_17\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_18\ is
  port (
    reset_time_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_time_out_reg_0 : in STD_LOGIC;
    reset_time_out : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_time_out_reg_1 : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_4\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_5\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_6\ : in STD_LOGIC;
    cplllock : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_18\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_18\ is
  signal \FSM_sequential_tx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \reset_time_out_i_3__0_n_0\ : STD_LOGIC;
  signal \reset_time_out_i_4__0_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[0]\,
      I1 => \FSM_sequential_tx_state_reg[0]_0\,
      I2 => \FSM_sequential_tx_state[3]_i_5_n_0\,
      I3 => \FSM_sequential_tx_state_reg[0]_1\,
      I4 => \FSM_sequential_tx_state_reg[0]_2\,
      I5 => \FSM_sequential_tx_state_reg[0]_3\,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F00008"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[0]_4\,
      I1 => \FSM_sequential_tx_state_reg[0]_5\,
      I2 => cplllock_sync,
      I3 => Q(2),
      I4 => Q(1),
      I5 => \FSM_sequential_tx_state_reg[0]_6\,
      O => \FSM_sequential_tx_state[3]_i_5_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => cplllock,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
reset_time_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => reset_time_out_reg_0,
      I1 => \reset_time_out_i_3__0_n_0\,
      I2 => \reset_time_out_i_4__0_n_0\,
      I3 => reset_time_out,
      O => reset_time_out_reg
    );
\reset_time_out_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020002000F000200"
    )
        port map (
      I0 => cplllock_sync,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => mmcm_lock_reclocked,
      I5 => Q(1),
      O => \reset_time_out_i_3__0_n_0\
    );
\reset_time_out_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505FF040505F504"
    )
        port map (
      I0 => Q(1),
      I1 => reset_time_out_reg_1,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(3),
      I5 => cplllock_sync,
      O => \reset_time_out_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_19\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_19\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_19\ is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_locked,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_20\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_20\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_20\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_21\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_21\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_21\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_22\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_22\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_22\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_23\ is
  port (
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_23\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_23\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_24\ is
  port (
    \FSM_sequential_rx_state_reg[1]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxresetdone_s3 : in STD_LOGIC;
    cplllock : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_24\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_24\ is
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_rx_state[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008F0080"
    )
        port map (
      I0 => Q(0),
      I1 => rxresetdone_s3,
      I2 => Q(1),
      I3 => Q(2),
      I4 => cplllock_sync,
      O => \FSM_sequential_rx_state_reg[1]\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => cplllock,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_25\ is
  port (
    \FSM_sequential_rx_state_reg[1]\ : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_time_out_reg : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    data_in : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]_0\ : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_0 : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_1 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_1\ : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_2\ : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_3\ : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_2 : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_3 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_25\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_25\ is
  signal \FSM_sequential_rx_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal reset_time_out_i_2_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_3_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_4_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[0]_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_8\ : label is "soft_lutpair77";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_rx_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFEFEF"
    )
        port map (
      I0 => \FSM_sequential_rx_state_reg[0]_2\,
      I1 => \FSM_sequential_rx_state[0]_i_3_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      O => D(0)
    );
\FSM_sequential_rx_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => Q(3),
      I1 => reset_time_out_reg_2,
      I2 => data_valid_sync,
      I3 => rx_fsm_reset_done_int_reg_1,
      O => \FSM_sequential_rx_state[0]_i_3_n_0\
    );
\FSM_sequential_rx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF24200400"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \FSM_sequential_rx_state[1]_i_2_n_0\,
      I5 => \FSM_sequential_rx_state_reg[1]_0\,
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data_valid_sync,
      I1 => rx_fsm_reset_done_int_reg_1,
      O => \FSM_sequential_rx_state[1]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \FSM_sequential_rx_state_reg[0]\,
      I1 => \FSM_sequential_rx_state[3]_i_4_n_0\,
      I2 => Q(0),
      I3 => reset_time_out_reg,
      I4 => \FSM_sequential_rx_state[3]_i_6_n_0\,
      I5 => \FSM_sequential_rx_state_reg[0]_0\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCC0C4C4"
    )
        port map (
      I0 => time_out_wait_bypass_s3,
      I1 => Q(3),
      I2 => Q(1),
      I3 => \FSM_sequential_rx_state[3]_i_8_n_0\,
      I4 => Q(0),
      I5 => \FSM_sequential_rx_state_reg[3]\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEFEA"
    )
        port map (
      I0 => \FSM_sequential_rx_state[0]_i_3_n_0\,
      I1 => \FSM_sequential_rx_state_reg[0]_1\,
      I2 => Q(2),
      I3 => \FSM_sequential_rx_state_reg[0]_3\,
      I4 => Q(0),
      I5 => Q(1),
      O => \FSM_sequential_rx_state[3]_i_4_n_0\
    );
\FSM_sequential_rx_state[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CE20CCC"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(3),
      I2 => data_valid_sync,
      I3 => Q(1),
      I4 => Q(0),
      O => \FSM_sequential_rx_state[3]_i_6_n_0\
    );
\FSM_sequential_rx_state[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg_1,
      I1 => data_valid_sync,
      I2 => reset_time_out_reg_2,
      O => \FSM_sequential_rx_state[3]_i_8_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFFFFFEEEF0000"
    )
        port map (
      I0 => reset_time_out_i_2_n_0,
      I1 => reset_time_out_reg,
      I2 => reset_time_out_reg_0,
      I3 => Q(1),
      I4 => reset_time_out_reg_1,
      I5 => reset_time_out_reg_2,
      O => \FSM_sequential_rx_state_reg[1]\
    );
reset_time_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF30E0E0FF30202"
    )
        port map (
      I0 => \FSM_sequential_rx_state_reg[0]_1\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => data_valid_sync,
      I4 => Q(3),
      I5 => mmcm_lock_reclocked,
      O => reset_time_out_i_2_n_0
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => rx_fsm_reset_done_int_i_3_n_0,
      I2 => rx_fsm_reset_done_int_i_4_n_0,
      I3 => data_in,
      O => rx_fsm_reset_done_int_reg
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => Q(0),
      I1 => data_valid_sync,
      I2 => Q(2),
      I3 => reset_time_out_reg_2,
      I4 => rx_fsm_reset_done_int_reg_2,
      O => rx_fsm_reset_done_int
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004040400"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg_0,
      I1 => Q(3),
      I2 => Q(2),
      I3 => data_valid_sync,
      I4 => rx_fsm_reset_done_int_reg_1,
      I5 => reset_time_out_reg_2,
      O => rx_fsm_reset_done_int_i_3_n_0
    );
rx_fsm_reset_done_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000808080008"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg_3,
      I1 => Q(1),
      I2 => Q(0),
      I3 => data_valid_sync,
      I4 => rx_fsm_reset_done_int_reg_2,
      I5 => reset_time_out_reg_2,
      O => rx_fsm_reset_done_int_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_26\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_26\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_26\ is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_locked,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_27\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_27\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_27\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_28\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_28\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_28\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_29\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_29\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_29\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_4\ is
  port (
    data_out : out STD_LOGIC;
    status_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_4\ : entity is "gig_ethernet_pcs_pma_1_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_4\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => status_vector(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_tx_rate_adapt is
  port (
    gmii_tx_en : out STD_LOGIC;
    gmii_tx_er : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_out_reg_0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_out_reg_0 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_tx_rate_adapt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_tx_rate_adapt is
begin
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_en_out_reg_0,
      Q => gmii_tx_en,
      R => reset_out
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_er_out_reg_0,
      Q => gmii_tx_er,
      R => reset_out
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(0),
      Q => Q(0),
      R => reset_out
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(1),
      Q => Q(1),
      R => reset_out
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(2),
      Q => Q(2),
      R => reset_out
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(3),
      Q => Q(3),
      R => reset_out
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(4),
      Q => Q(4),
      R => reset_out
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(5),
      Q => Q(5),
      R => reset_out
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(6),
      Q => Q(6),
      R => reset_out
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(7),
      Q => Q(7),
      R => reset_out
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JxZW79a+1dkW0qGTC4J4k6zcwv4nuXc0kO2WXhw7AuUlaKtuzg37aQwJnE9h5pX8k2hGi7Qvprir
3GYS4JRFvvlYqkQ+j/qBsfCSxawKHbwAYO/pNfD7A0jTaAGUks2lgK0Uti0SoAnfVzT1EPzGGBOW
fuMoV6X7zHZT8q0zQto=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G4idh8B6//k+RYHvTO61vdaHOwMo1maG3NmRdu0py5KnF0o3Th1DCF3B1/ANOncjZrNRk9oA4DAe
gEK6ryr2OUOP1iyUCl2DW0CdJ8GnX+gMPwYsUv8q9QV3wSMyuY4ThVBybwX5wuPFp52CMkHvGej+
wSTbFDbU0Z04XqrUpi8vL123VLpDgP4tHOoeV1XbICHPjWvj/p3E36+4mrzMYtRv1A55AEZnS+8m
/aEvBgiyxYoEbZu0ryP0Cgxj0Xutbq74VqZ6XqKC+Lo4sW0NRsLXJ8W4F0PjbAVatYAEtEJMPydw
hT/cRiXN0g+G/3qOyhVxaIXmvMdoZDblx8HPXw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Huw8aOCaW7iSZG69HEWmyvFNJvBUWnAERD26KdkWIfm0nq96TxR/D9hBnKvP/6IUMM/CayB8eo0e
Fu3KgEPF68xVBA1uQ0AjpXkCMnEFZdCZFVxlryfaVTpIM6Ymw+dBtct7wR16Gp7Q5qHvx2juWSlT
RhBtQd2hXAeC6LftkNU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EBIXO6UZav9DhR9H5M3wktjahDa8pbKNrg/NqcieIGKdaFyehlxAzC/KjYw1fBmEXeFe3fycDjCo
EOIMc6EeMZ+PZ/lbSwd2DRrhlLhGF6cgCrsD0xaAyMlr1mxoU47ywng8JTHxqWe84hONRpZubbit
2eplBfzSxchIyWhNLfBCWXo3ZIUqeJx1FDtixt6nZOasZUB2f1ianrefGIRU9XL7beiT8jU5K273
Vk5zkgC3WjouJo+JpIuZEXmwASZLCrtDMl48pOJlz3rXr9RLR83XqnY3Uza8803/0J9C0rntIwvL
aV8Dvx7D2iD8JBIHAc3L1awh5kcMKfNsRmJ3Mg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QzfaCOZgDL2MNVtPzMljg6Fn0vnHabqnfk91lUbUPiQKLBvv/FZeq9K9OngS1fURBK3c2BzHIjw/
UjOPiL6+IbPLHvcZtvAWHNKCIqMswiffPN6MSlxkDtGQJnsdTHkVN1wfNdO0c2HtRtUjPNfRrieB
YM7C8UX1r3S3Znv6i05CQ92US1cACfblCh0ZsF3qQ8xOEGAD+AHzEkz313UxlfRjPHjV1J0E7Eab
hDhURIisY3mdC7SSEFW7auXaPYyT3x/Th89ld484mhEsNNmQlt6lL7W8U4tMMFygM5+Dr9ImAjIW
ZBp0ca3Hl1YI7N604eia6flvpYRVhLg7Dd8Tiw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A2Ibv3+wfHHqZHKdncCkfbKQhoLICK4EMBMqj8jArPqpMG9WGDotMhVpLU+24OVs+YQectLMt4cS
Hdsm9C/BgFHD/D/PZ9K99PPGrvRGU90Um2b568/kYD1wndmmrSuROH3jiyBxXE76wrr3iebbMBmm
Lh8Ge3PsydmeEApngPVx9DXjgmdJvPZH0BO5oDet7zk2bDlYfVWsqo0tdP9Sx5LvE9OCAuWn+ngL
AGylwDmGFPdEeYRadFnbRBuMYyrV4ZMwtdmyffTM5gwaGuz6f6bcu958Gz5KwK+8WOU0vBrxYN20
Hn3OSE3SEMScIunBAGzZVcxkRyQov5pGue8rwg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YyIRqgrCwUyWcybWSLxdexXkajPmvpOwIiGuzJgGbf76zkp1yoR9+Mt7N9I5lJNCJ3+JxGPDnbcq
TSXiUvL5qskkbAZvnzG/hWuOwdz7mwr+UnZa7j/qcFiW4ycflo9KUTqAlW11La8VVAqBeOQOJGbo
pF01ZIJgCVaG2DE5HO+fBdZIUgxrKq+3u6N/hpvaC0s4tEoO8R7G2HnEhrM06SsBUyxJgAgnC//0
Wyp5wpqBz+wYbnX1DPc77dmQoU4AP8Q2qJlcK9AkmWOk68/5EXIJtVuwR1e+P+PmYP/lkTs2S8r5
A5PodZsgZcGxgQjsSxyESD+Rw77STHscmZGthA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
uehk6NpeHGF0sZesAMxNv4IQmI7M0WTZMns7IAv9lmq/W2WiqCIPXnCeyZ959iVqcjGXLUQ6ifru
NVOEwhZrxFj8e9o2Xm3Aje7+u9r7h9FRgI0xCJ0QIT3pSavkcEsPvspA5ONHa873A/okINcW7fFq
HN4jsz3/fLH+p2BcvJcfn+LgL/K+vXvItE8XVKXJmgzuN+7UPlmE/GfTREqv06pkLXtzhxIlU/yy
6L3e2J5Yf8IJ1QwcJZxDNG+PZ7/12mpz1qUumti8mUa1bdimunR6LkfVwbGxdHqGGUF0ucb6c4Z3
OkUu3JL91SOZfpnkc7PVAiakNayaaBkBsAI2WDAZHKCnlBtb8vHU4YtW2GyNDNKN/nHULLZcnM74
aepTAcudXh65TvOZwYU8kVKoxf4LxKRh0MmNuzltwMszIv3531/FvMToczxnUzVG8ofy6HS9ndzd
VnNXZ21pZzAOsxyFiBtM7FpRhza6FvSskOYx4it7mQkcM7zLvBldf7dJ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Y7gRwj9TP5ZoSmGqdgFVI9zaQ/L/yp6LgngCSq8Z2WH2eyR1mWVOasP6sXWadVlG3JIzpd3C7Itw
RKYz7zOI1nu/XYwe6vM/bCXCB1MmHtm9r2lciz3npMtse4U53vmFKjEjZPChNmB93kG70uzNd2Xl
qQB60vAj19Pb8o7zioRZ0Ii6URemEHlPuAqOloQK6Qt4Wz+OdYvgSZy463+D0fpKuP1FZr2bKSQp
ShPVrD7EHf+zULoWpbNPzZyFm/IL7312un4XVVEFSMkWOK6py438j4Fm5mGnqjAPipkJIOB5FKxN
OM6PXAuHwNU7agATb+ELwg5TH3VoXO4SmXft9A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 225296)
`protect data_block
/B0yWZ2IFDUN8SjmIv+6eJGQJvKmFmDETEaSJcL6ZCvwpMNU7MD2al0aYsZB5fR1ekEAfLO5LKap
X4k1F//M9qxizKmqDeNeRxNiSslwV5nhgRuQiOH/3HfhuoZi5oIHQJSrrbfnqW8YsL1TKN8SPz/3
nlFvRj6mKpPJxSYhWnmyZByF7xsq+r6kl4vX4ibR9s9JM739UDYhKaEf32UPWj22F+jCNuGwAXtj
8Y2SUTVdx1+7XRpMjXBAfmXHFasMS0UFuhDroJf7CnX4lj2T1n8xW63v7QStBM4e64FF49oHOrzq
BzmF0ijdMSaBZedXNHwoeRBSll8GTNSD25QHx6lrh+3H8evBU0MAaib6gbAVOLLbFCO3xibT45RG
KXseBarHVx8xtdwV9UDt5rOrcsTiuysKqiaoFVoxysSmVyc5+rohtPvJa03kprJn5V3OA9Vm1PfP
uXIsxeroX59l0McsiUzMuoS8IXljz4QLMBD1SzQS+hshRML3KUB62HF+hvpvbWpxDh2kTmqss+78
A3i2j4buPICgKCj4e2tj427dEc6s+/hXpdVq/ZsEUIwmMRDe7HxUkfrdTVvL7HVLIWgqaWEVF42z
xQQf3qg7AlYc6/4dPRJRCQTmrs/mtW4OhvYRJDBXFxLIeGhzOGeUhIBRQVSbwrmCj6RcuPycF419
7VzkNW0c2VZ1IVNPZKO/jPi67oMVxNphbBRnTHhs1ewGjcIUq+HzkKbFPMdMmoOGhnibsKHa7V4L
sJ5Mif5F0EWl7a/FIn1dYDOf7GXHml/JBbBJJ1dhrU5Q+qMAax97DLlmJd8EXVnKwPb6Bn/+DIq8
jLo27sOrRmavGB/GgmU78kyu1y6pnJ/YxsGr8n/t9oDQg+9/W4tqX0CdC4YihG84Rbi5kDvnPx87
adm1ABWvx7hHZtvdDkbQw2NjrTAy6dvyWVx0qU9R1yNGZP4es5y2Bf0Avw2l3vGp1bU/fQ1QA+s+
99133Rfe0IT9NNMtSToh8r60/4TSo3zRH1gctGLZn2FSXC7PZLSUNedfMdSrFsRYh4jEdvX+i9jf
vNy9l9Zne35UyAbVZn09phDjRikhoxFCyDcVu1F9BckJlN6V7cH9lCVlhDg4zzZexYE4TEt4s9sZ
1vyjpVgfPuaiJyxi8vmpkVlpxU25WOsRGAXbqiz2jHgudJNcSLNJiwCkD1Y43A7dtw720XZ5ftN3
0BgaUYBa8G1P6KldcPchVsC2phkJS1fr6D3KveU22ENYF/4ctLXMVrtBp1+I3A0uvS/6rxIwaDSd
B2hds3bYQvLy29w2HkMapzActS1EgPncEo+e00MrPrbxNJRLxlUFMD4IUhglJg+00TDfoKL/fqG7
Q+ULhZZNlMGt+s3FzRS8nSGE+NOrciCI75ldFQEb7ZPmqRE0rQ6WhkqnNHmppb/zQ3N+QlbrJd84
iCsa4peTqF9lm/zCbzILE8aAZstNxpU39ICwDSQFlfzypztLi2YLMpfNp+fjJsrXx2tpm3M38TEa
Rac+ZHAyv5ZcRhaz8jmhvl9vrMk8hSuPwTNtW199R9b6Qw4aoCQiu7xzwd4GD/Icu8Gqujy2cVSp
IRUyO81GTV6NuUAB2PaAL9vJqQooSc+P7fJxW1dEQCpRzUJzsiIaQ9CK6Y+aT/kEBnhpyVIKQElX
bqE/xJ4ouPHmOEHOhYn0JUR9JDuRxv4UmNNDh09t4Phprr5fSf0mDalwhCVgkm/7ZlYSX4omM5tB
JJJ8x1Ih6NxAyxntaFcRlhtipWmY1tHr5vVihCvofVfJeyJcRBn/kKKkVINfS5+97a1Dxk9+kqIZ
Tk4CgIFyjJwqBbZkwUWibI4rAq4rjZMj6QkV1EfsdjzJgPawtdOTd5+hDIAn5Q51A6eSZUtucs3L
31w6a/MoRPlhuMuMWQaJSELa49Mtx5paICdEnBEMSIY1Kf/pqz4bEd42z0kZ0SOq+AGEkNTXmpbs
aha1QWEY+dwxf2pb2dMySRfTdYZeNq9d+j9CKv4GCnBcFXfQ8tygmPgtQ4OmxO96wy1Gx84xW9en
fyC/u1i0ScHO2t4i2uWhupnEAY4devF+AzcPn5559owFzf9JOC+KKm6Hvz7LrpNkbEQBEDv02bHP
cBh9R8oWZ/zbueqwRDLgnkjqzFZTopxUVy5TnA3Ka4cQXUgimKyZcIXTatx/Kr2WVEpiPRVCCE70
srXNkb35SyzobgTfvRxwSz4jgFP2Z3RnY40WU2MJsXn6M22TMOX8iP9tn9FXMQOCeGcdowR7xzEm
lvkIYWXCI04yR3yvonXZ04orXXQWW9Gec+sKbqH6r8InxIuM7PqovcvyFMFZI/V684OfwW+XsG5M
RgvFLajFpsXDJb+u+UbpUJanP7BTW+DNWudpasMWGgjGg26YOkQakYrRr5QWGp8ZzBIesdTcbQra
54wfp9rc0oQ0icXG4FCznwD3GYJHhfiHCZPcLB/utElH7wYguzckFHzHQksNK3OHj0ZaVS4k3Cnb
XlLbqWq7e2HnSJ1jG+iJU32APgVWUeSVe+bEzN0n6gmcAkADG3SPKaSi4+/cSUhRbihczM57JoLt
ixmkNdsNu2UPjZKfdRwMfzMpVHRItd+NoA3QAp/z0F9CXZpKsLJb24VYMhaI6ml/Hr/b/wiDZHau
ehPFei1bG8DFGsOgy+gcHHvbCOsTYqz33xPkvYWDPTdD4xr5tycDryxBW95NEUUv97J/KhDC/N0E
HYCY4EmSmon31ECU/s/F+auGk8HVvot0Y7Q2rbM/9WSVTVLeinhHP6xAASNTaTfZfiGSChh/jhXF
ZMs6yJqF8Qry0hIhvMMy3emDMq1BicfDAvs76Ce9ATwm6111mG9Jdx1pc6xPP6SWW4gtVwcVMOem
QM+oi9GB1LLFcnFn6HsnnbRk54N7rJzaO/Nfmlmh8kTWb6KWCMRdMUTyetEXvkNwK29n4UzmIw2v
XqZoSlv86tyyJjM3pUuouQmDlX0zyfnkwexT8qR9jJ+Zw4PPdlNna6v/9agXmWKR8k9hG0gzzAxb
veKirDOejw6ThgWSgCYZYktoiZ6L8RSUrronZBflRM49vqtgOrTVIE8Jl7YP+1dsqFChYLGBVvGh
kuMX0V2LYnIwuJiiDcrGAbYSn/fG8lgzyw7LIrnaRBfNmTvOqRiOQhJ2PLs/l5pLhHi2ydenfBK0
q8LtdOjqtSyPm2TG6XaRoZyz9LM5q5JlUe7gjmROeXF8/jiCAyiYRymp7X+ftnBfh2aqxuVlF9YY
Jyim3AdiH1iSTEPhCdZv8RYGOMoeN+9XpP814qE2UqnxobCghbvIuZCX25OhWYqSWBosZTcklTTc
4h+QFI5wIAN+ofqDiTNIIcmGvELvYeEueUVa/sXX1Ivlam3nXtfK/o90xgROYyHhx8RQOeB5PIyf
FoZfFNdRgMqijovLPkZ3vixgo/z4HiJ1BoJrN1yRC+VF/pycWHDaNfT8wSsPm6Wris/Fagd8Gs4T
z9yCv3bCLgPb0DDIWQH+ksFSBN5dsggkfxJwgg6Y4Kqe3jFjzIpQIOkotc2pRCOCtgN/GR0KLaE0
v6rRT2CvUaaSWSMPpoBqPrhvimaRq3Pj8vx6/Tydw5sKSqtfaHCXabTnow4y6KSFzmF5TlYziXqL
kA/L+IwFmw9wiChIYvJkOI4idJAJyjlWZPtLMa5sBGqDztIq9cCW1hyhM9ZaV1mpBKnObHkPXGLs
OpZgzBzNWArhaSLjNYj+Iffbt5h+Xbmea4nlVdhrFb/udE9BGkjxjsMdIVi422C+QRIpg3T5M9a/
Eb4TGI9Qr5JNKwEMU3yJO7tVH1/82dmlBFrcJj4LzMf9It6P9wEH16+m0hIl1/7D0lBO0dGCS4KI
lJbMYBui8THqLQ62/25UyPzA7wadxmT+hRJcJx2G3PR/26OstFYkUDxaS2g3p2Ckvi1p43cFuch+
HR4WQQmJQb6arbo6p4wpoLF2DshCzUAr7LtdmEP6heDa7S/40owVmzOQYOhkWoWp4P1AogrieE+f
0GsCjR/GLtBbqocXnG0hl5RgyN0uwlNfSJqUX085ZkBRcfEgKLDZMjrR3RfcnqAcCWLYNr9T3876
rhs5xA3NxTmHEncLd1W+C4RcrO9DNpVr0qf1NYA0FBAReEg1zM3tevCMGaowb1f2Ip145bB9qPVL
TCKUlA+NeIOXeNrpyYDzZ9VSYlG273EebeZX/XzJ1Z/d8AxQaArE1bE/hrC00Hkx6yE5Icudnu02
rda1NtLbFS9ef19VOYDW94ECdWgh7fDP2y03/GYf/inL/FmH5xHSZeZCMeQkZUizA77FLPBhtzzf
IiYZSx2ZcOiieuYLZnkDOFHjOp1+YFxW3pDIMreNXCJkpuDmaCXfF9c/WgFJniIk2ywK4IXiKP6C
VM/CTg3oSCLVLF13o/Zi7za+QPe0O53FICcO+wGG19dpb8kN+7Xm/WXggTK2E7wS+ejDzZxs5AHM
f4AGW09vEuOigahlaKvYvLu1g9VA+igAlsDWFm26kThrEvfHPONRKA0sLswUGWR2VpngYqGxcLPk
zqPfJOxEnPCxb9MYqs1fLKYqPmK1939nqUUMVkRyp50MaWtGvbzUjI2aDTos5eIN8xWNFi1TWJck
Q/rmlC93dShQHyyVBbKK5zTCwZtqThb5yQevA3ocy2USYGt1awHTXm06MPZaTFMqq7qDAwJOyODv
0lrXo3O311yR5396EyeRxe1eocmmyCGH+f6AQdbwq2qAVwdSeFP7A7IjmJDv+mTpJgPW7RJc5ozp
fZ5DwlkX8Xw+FDLbEJsoLETF07yVPdFTYnX8HuuPin3cMwxP5vrrWG1qhtisle02ME9tTcwdvDve
koh5bVQLrmJhohFMg5ZmEFcqRLtn7J8Cx4zmcoPRbIWx/yabG4/6xtG7MPsjGKM3RQR9ejtjhc0s
Ff4KSyFSBNcevHWY1B+UB0zxfytQqOhD25z7h5VD1cHq8gTXrfZ3jh6pJI8kn9ZVbLPyBVaDktbP
wgZ5cWuSC252V4/JuU7NcmL7AOmONZYrFQKgG4yY0vxLmaaRY4BwRKiN3uFwOX3p9LPOGguONPZl
dRIKBB6gEIH7pHQay/gxbIGDTOeAHBl0IUzH5jRbj5aEcraRV3V9/cLqwrS66wSe3i4wr3WRaQqq
EVRvF7uhriBlkx1xEIFjED7vbaahP7/k7tVrFmmeb/0GlHQPzdn+BCcw+yfp2ighi+xFKHCI56mP
ewzxmr2vWuP9ltwABLhdX84g+d1StdpW8MEghHOCriIjvc43y9o+u/dKGpEsEJ6UP5lvOJols+LH
xf61TKEWYSYotFieInCnblLtyUE0vx8VpG4cmS0r3x9J/n1mccbx3Sw+P802lx2qWSdJWWL91O7s
KTjnqMA204BL4M6Qgj31VKu86kKaB8TBBjH2zWXVpVuTJCBJ2KybPyFqprTRI2K/3r/zrm8hR3SC
Ri3bEoQKnFGggrvx2Nzr837Rv/cAfNwSziW6mafPRWvXh/mm/iOe7Ow7AGPhge3e2uHUjKuGq6NS
qWMIFt8+dJ0mDbRxk6iJpLZQFJJDFT9h9lMXxIfQ/DZaMDgsgI7Hh0C3pNQ1GUrD/QHMaqs4oqW2
4xlbjm6bnciGao4OLUo6knxik9SU6bdqFYGJeR6JBx36633nYeG/p0SzoW2miU2QqkEW8YXHWRrt
MWkEGYHCcQZWRlBLVFQczlvJqTLk+C9ArrHm//gJzQaGZ4kxqo7y0rayLGLoHV6cKQkQwtOkVYIf
TaZIIv+MN9vEbQNh6NnwhBfVuhuMAcq2Zy/DP7sEufigAFCOh+xSWsgTeu1AG0OI6YKtVto854T7
Gcz5gkuosjbghaNBmD5ZbrSE1irqFSuDKSg2lrdRrxGeh3K0wjpHp/BCRqLAmESHfSmtVH/C62x7
fuwzp+rbEsF8PkNuAMT9SYVlNhFpQ2eUC0fnnQyVhJ+8hUEnBQbQZ0tUSXCtYkpnY9abkcU/+PSz
62TzrYhzkCZi64P0uqY0OuHAXTJ44svXWvsfPfZ0QnxTpCJSLmgyYKIzdD7DHWwEAlb+irGS5icc
8jXynvhQ3vsfZd+Ez8PR5LRQYHWBaYELl66pQ9VyJ2lnF6lDwFFLBOW3+Yb3Fa6T6n7iTjXX80gD
984PS/CoA/2tiKfVRvsyZBTenLHsoNJO2BlPkQDKrX0ILkgYxFPeX+NrQsd1SCL82griz5V9qQBv
nrn3w6G+AB08FLbeONGa4LRnH9MkR//YnGUN05pJxlVD1+CI4XbOaTb2J8UyZ1nmzm6aEJ/8ajn7
+Nbp6rhI6v+fUJ8Ugw7HHmQKO4zfR652luBJEa4IDM8F1Z0QLVGooxUY1oEdT0efe24qua6etRaf
dazRIICG9+hUWFx5SQ63QcWncar8O6h01s+KY5NQrb0o7gth5ch71JWv9zFi4Gpqhp7P5uvfjduN
FVS1fBJIptq140TH7IUlcFXibDtKoV3lbGcSxgBXg8IX7hpAToyzk9hRPO2wk119qMJ28JRJzAGc
AGshc+UqYULNi5mM01tEUAspxy5nmekrUOz0XweWBinQr0rVvEq2Q+uw+AYgS3dnvDHBJvGr68zh
6JCAhiZqKNX8LcpJ50C6W0f2EG7jEIB9HU6nLd/ULCDjV7Z3mSY7we+uSePdZ+ON7eAbkIJ6lGPS
3hyIYQxMmcsj+zN3fYZxv8aaeVM2eeoolsVtVF8m448Mu3g8NR+q7H91eJVMbxwbHrjRePaSTXoR
fXlKJqvpazWGqiVBE/sE8QcEtHgMI9vgkGuCbM4qTEI5Yoe05qBKHG0oxgYBbPyCYC5mf4PZzkp/
JDH/FiL5soKbRpNMexbU7Iyt+pCnmo2Zoza6f0hsezItYlTnmR7501Wx9Dh4RTtVhd7SyFbN0xJo
69Y7QJqDsfgQGKebq1KLWiOYDQJ5am4j7eSeFTn6hJcEdKGBGjXHiMSZUxtlfjzDtvnSN72U/M3i
MlnR3ciJ3wZkN0yQflYGKrAVm3nBZ3p0LdIuYtfwrU8MbswsaAAVmzu5v8DY746QocuPQ21TkGZq
A2pfV4pA08sdHwtGxHoQjWczEenj7FVvYhlZdVxG4z6/aP3pv36f1Zswq1WkKrg+LJBAwVRiF3kl
BxQhmuKsqZxbJPxXciIMa5CTV6v10gOGmELH2kFBWj0lVWqEXZLcGGQVsieb+MJtHCKeGs9GAIaR
lpclhANi9uLG4wPszHcVoZ/MzG/gXcOtWKuAj3tWiX6rYcy/rTm/n4d+35M0ryM5BjkHClhibMWo
48ox0aPEd2fQqAPg4lfWf6zNBtFgg99quKMMJAD3+NnatnsJsq3IUMdmCwnsCiWZkIKCBVImUM3H
KACyaaTjxoa/yt6JgD2z0DSZkXKvcjhReMIgizcdyF6YpBRAS20+oIQWxnf6wzESj42WTLVQfJWi
n5D8UTzIAFyYSEMS4Dng3YMbtgoZxNdaHGQikBORlnrCrlxYydoQH72ju/Mre+Oue33Vb1dQcT2R
DjKGTT9ikjjM51AxmJ7dYNt21ERat0SPBenkHVQxuxJTyrE4McJnAhs3rCXTisfdDUcPikNhNOBk
KI/ygkIEnq0eEN9aonoatqrCFBgoIQoZRK1w2j3DgnxUaPSZ3E9dk/HEP5jizeBvjIPTtqIETS36
jkaQTJs6PDrZnzdzm8ofWopUZvMeyUphdwuATrExskEJhKSFauBJDl9rIjAV1SNn3bmOZu0UALdm
79lnZiWicKfkYOlsIrn3+SO8zRkQDfbQhp07IFqB7kJMaufGkrDgsGVu3O+apQvdFXy89bpxgwCB
i2YNMzBeg6ZXI8PuWQiSh0FHIYd7OJhHhAloeEPcR2D3THy0ThtLJz9p0gK8Hv8Ot/2XU29XnCEP
29w7e+urmRpzJw8F/Nyt0gvmHvhMgoHDD6Mi8q/a4MQfa7KD+0eT2j9q3a71IPGSzAQD4IGTjCX0
4aqUyFl+jErGyaWVl6LaUouS1kGM4j8A4vBc5Rwh/AXkyIuPszg8IanYfnR+7Pjlytq0FaltPQIO
big+jN8E8RV4C0SHc/HPYRMoUIOY9RD3ARqtiQ5PadbSmt/1YlLYqTqLwEq/DUuHAqTp44YOE1Ur
S3nZGjlMTUd6GnKgSc5gA7Yhf30rVByKhId/PHgbdTAzzmuv8sW2mFq1U/+D6rGAqdcR8BJArS3Q
02hklCspeQ20e/Z3sW9PVE2U1AaMrD/LrrcYzLg4dRNK4WVURciUySqJ2gpGfvHl2Q4ufV4jZQEJ
lrEKb6cc5V9LzpEIKwMjZktgcYUmB7bNMNBZhjRgdoF90MiAy3QcDHkmzAD9QbJMR9qVASJP1P/O
pT2HGgryh4ktlaN1Z/hbgY1JQFEDJV5CZqGJJAqlBHol7BM4Bdjx4+hIaCrJtNFhSPIh8fOTiVCX
9rV4wVaRgFELp42eOPMHWU2qqxOpAr4IWf3CWSEoDx+xbFYTJsNGxFEiBE0NeNV6QLvBA1XZ21je
FAI9it9AZtu5pZPNgfJ4VY6Q11XMR2sWwbDrIjoGVjZPSjhY0lJ52zpuo+2oT3oTUJMHPOmIAAnX
rWGDzMvjUmbrxmE+BsU/ywvAj8RKH9D8wP/e+WskIPn2cl/xVVVA/rnOltNswhwtRmQwolWJQJlb
d9j5qW/qepMz64FBgpKN6Jkd8bEiCBkfvNWClbvPhXysPUj5ENjMOafsVePCzAS7oC/3IQ//i2gj
OSjtUhvTkQo2pSZ1STD6GOzGobqphtimoPb83KX+1c59535YQjzZuRC5lv1oDdnkol9NZGMc9Aub
WCuwLHD/ax9aTUrmOvrGv0fCFvKVT97FDX6ANlpI0NZFOIegF7WvBChyuo6KtiiKUhqgWDc0zw+u
rBCj03dHGrs79NiU/fIvdNk54qOwt6Fp87nHok5f5J3x/Bmvy6VtBcQCrwsXOPSGILS7Q1299BXc
GBthOCVKQwLgAo69OpAl80p8O3JuoJ2PIMwK1zutNgDTF/3xiRCh+hMqR6APT5GSwYgUwvZjIHkQ
YKwTpGjz31/XlcqTTZjf7RJH0keOcvoQ9QEDx3sJhOvX6Zcn8FpjU/tC6cwpseWgne+Q7WOM2NIM
4ZuRZ7r14SVtcayekOeiSTUZwlbgnhSBQwEyQvLev1jtj0kowREvXTfirsx/myGx2yB4rxRNVfe/
4uaamTf1OzLBhNW/Wdb1CZJY4t+WNELQWnHvjVZXGpzIyOuoFspBN/uADgu81EslSXGW39fnwRAE
i8y00SOJPacJCQah+9gSltGjmNBCAXmQ1Rq4YbMUjfqaJdkMuWNujlA1gJoi4bOcc/aykYST7O4G
7CAuwDv3xaml5v4OhrsWHHdBWyUiTbvS2VQXB8mGM25GxogpYqcBDvhr1hv7P7H5aSQXVEAQ4PZP
AamYrQwPSyNDju6syLDcOYSjsKvyVaJDfkz2LQq77BjM9zPtIPK/zyHCOkk3TapxfdXDUPfOMyiU
4oKG6+Bn6GCnuzhD5ioz0WII10kUrDLd85QOY1bPVjH8gV2ZUptyHkZDXWsiumBn46vRlM6lY8pa
6W+qAedKRQV9Wf3SWM1tjf9OaUyTf1gtSzPgloUeZxOponIZA2qTbrSnqWPASr0Xn/E6KG9iP8Zh
HoY+YayUSyYltls6BVipY/f9lZmI0yM+ylAjHwBIWwwZrQfigWgAe9XU+a93c6Kk41DwfdF2hYdO
2RNhBBLn7uVI2PYzxXfY2STxgd+JE+rVvRRnPPHquVMUeep5Y0DtRyqN5MWe0sGaEXW90Jfo53FJ
3xhRAVK1Srfo+hT0jsBteFCfS53Fl9QrMtBM9AyfqRj/v7tzuN6hR9oB72hTXNozGx3ri91aMwaA
csNtCM55OE8NGD/FM5VUTjEiZRqhBRMWhW92nKcCbwDWAZUdQf4wyuwi32oTgFG6rGnq+KJO2r4/
q32D7tVTBjEGk+7pEDczy+UBKxXPGaGQJ+6wsHMUEc93LOD+dbBZJUouakfufR+SF/NQsDcRZEIb
sX2Ppytibf6/qWp9SEdTQNqeecMLMvrXGCFvJuy9PQA/DxIxqEqSrfBkPbrOZ8eWeuFB9YRrc+p8
+YOJVr5oUG8LsaR14/AJzdS9yjxGrf51ZfkeQxTXnAKdnElbU48W4GaBBb8VIrt9KQziqAmc/oqc
EAojf1dHzp73vaQN3sMImHF0aDKZQzIyLCqWVikQOKCTQ2378ZVmf5HgQT5Gx9KdVM64Dyn2JfGX
uDuid2zaJRUjX2f6P/AMZ5bUCWliszRrFbhcYq+L5l7iW+tE6mewxo1G5umNIdlNmlHh8IFv0KaM
GU/xeu4328oT6xMkw4B83pyekDkdFEg3ILWJYOh5FD8e22b6q1eR2FK0nKkDdja58E4Kvmb7RSXR
Du0BIY7xMgo5I9Mk1Bwv2cOS455StMuvZTudOZrtbCh2Xz9TxedC/P8TlgK4dzYY01Tr2GpxHcNM
b81h2oG8Dr3D/HJuP3J+j/DcBa0fgP4Eils/n8cObdo9b4dnvEemTsp/wOZhFz5lvDAnI17ABn0L
6ev/tJz+VOPIjLBffH45Kb0wfbuL6d+2RpvBSqpdYNqY8Qo8gsrzUtvCKcMQeqIPomyu++ny1wmI
KSX2aFx5y+6vtcBvzEnN2I7S3TajSvMFMetblJCQI+4eiKcAcYPM7EgLNm9Mh5L8K5KP4N6qpsHv
f8OIyKNl5vDbB5r1szvgtScQEFbL85gIA53nlgocCOeJwXYOcoYGJpK1I/9LdbHbASnWDm4ko6/8
6kmGNNiKFrZEIRYOLFC1P2plho1bLAV0NISsLRurf5B5oFQCWuZw0EbhS65qHkZhCj88zLCfXxV4
yHrBRDJaDWKAHnzJOJ1zJ1RvTNFBIRVbL78xm78PXc2vJsfNrlwAPXRe303t4NS2syZbAKgWxwiS
5aH8cYwgrCgcxHza/5UwWixayHIuR4k/Z1CYx2JZ1DBp+j/Ac75EbnEJBqB2KJaT5g/i35Hu/99C
sL8gzF7e3YL70Lzd6Hir0xokAiPUxr4FzYpBBWkOm5ub6iUmrA1EUnOwzFo0CCFjbm+1B04G34A5
ConbXZ7mBRLoLIbdnpEcYqw1+oI+QqCgtJZPAMsmVOU7qKAvytYvA0O/5CVGKMF244nwM8DBDe1+
iN5ZA7L1TBpTYQsgE0p1yOmlTE6P3jXprWPOlIrp0ovrST2QxkI/t2VVltVQ0N1JJQoVeeijRKYx
M6cw1EremtteFhUy8uL4sC1+3xoeaCWR7aOoELtH8r1Eaupe1XDIROyn2wFiFJ/sHY0E/S6bsL4k
ZpgHD+XhNEX3vAqcrHvQ9+1owyEpIH6xG0zA66+IQt3c2l6UnlQJ7RTtFPigwTemqcHpldHRtxiU
fVk0oEaGaJ8P6yip/fcaX9cioLeYldYIlheNlPIBtbEYrpWki4AA+E4sUmOu4nuurcbq62NjLr0J
TKzzVxLpUMPKZzqEh0Jkz16I90x1niPj66ppQGt1skl3uM3KIijlWwa5syQmQ9ZvRpP3mLge0ucy
h8PPLmwWURpgV2Y6RXvhVbJF+Vt95UhN/dKrDvZiRRplmii7ifMHuIq336ieh6rDZWLUTmSYUmPU
4YatdWabKQuuDjX/qLxo/CoHdlzTimnYahg3pqshf3yaZDSx3iOtunZiGYqVorQdr/bDUXX08rLd
tBYRhQcaeAc30oaNwZaZBlPCbN/PyFJjdAGPbNL3QiRUC0+E/Vpa0mvKBD+MbFFIhDpeNmbNyD3I
ATAZM7nuPJTXkB+wpwbW5UsJnTi/C0HI4OVwISiZdDfT/JvGDApRbOZVgtCr6aCZhP4J6mx/ddmw
3BJRHmV5SGtAboxT6a2mXxGuoUul2BOhEmqrxBb5a+38zUXBHy4AuYAFpvGIB5zlnGLXgGURAb3E
7lF2eKT/lBk2rVYC9ALv1u+9oEVZRKgxKgpPrMG9484hzUwdIJTmYDpVaWVGN/JhkDi01j7/LSJJ
0vQ7GV4/d1GU7Oz8y+rMoKzxaQvatB+Ies4/VFABRPdqMhYUUoQLWQAi+3kvmuHlth7mR/x/yr/v
xDe/JBhaCmKQ64uW0yr2qxmVvvgK4bNpbOnGUj58unJTvhU+WybvhMOmdUZbEZtLOj34hQFxhFJ8
GiFxFclpAmJgE/WfKlFtDL/6TlgQdqmi7B8jBfySnusKSMpA7H2taF420s0Zvjtx5VoU1RqeWIOi
TNaB3rL1qq9CJfNnA9Q25NvNLXIY0/TmZ52yVxdztHy088FJpHXPpTVk6myd1y3AIzeX1aHRmcUd
+rQak/99GKG9WrfInyYerj7Kr0j5fjri+t3Y0oU/FuJCVFJzpZ6wyQ4qZoabvJlVFwP6NeLdkw03
2fP2kQe6x31XrP+f7mYZJqm67EzJ4c9D7+OdeQLWwaLAA5zvnO/Z/EO8B+qQXRdEwb1iPCkt6glj
OHHHrYXFB5Lg1jikJWXv/V6whttNMHTMpNQo9l9pvDTPLlcBKoYPJiTujgKTN2bFbZ66mFkGn5yb
/NWCuYCJyQP6h3nxGlTSKKqtfxLGbe8XzyDHIxLmESVjcxRjLPhVWYlU5qeJivF2iZbBfcc4iX78
Z7C33d3FqtHa8RGobkUACn7NV0u/tUzBxNmHea4foytc7QJ2lGR56/PyP+ECXxhlPA8h61LrhDC/
kppp9YU46PxQMiGZMP7Vdkse9E8viHGHVDv63og2kV0Iermm50oesZDujIkAKuvdn3eCL0C7c/OZ
O2yYio2zH+cphND+q8upl5Mp7S9n9zE8zkJLyW4mCTGPGfF1X4mfymCUZDJIhCToaKqnvfRdVl7S
RLP2DyEaUk8golTtonlz9JlFvzt1ql8v11S2iQCr8l2eqnpOGQfdZdPOMpO/fQriqO/X+r0cYHer
0Lbxql+/rxuPLzV7y+2fitI2Sv+NzR0pOzEFmJoAp4fnQo47CLTlKS2VWvlvvfnrphRQpVpvYCk/
2MCKHQejWQYG4y/Neys+4W7+a+KQc7Jc+rpwRooOd6RWLtFWunlMG9le+hqoxS1P11kzlKCIUqlF
We2JBIE2IKKgHDbVxfXQ+WMmXgdKTNkX5w49KhuhW+e3Vrf6Plflm/aA4+7IL1JrEnFaG1Rh0iE0
Vm4cVg3l+HV3G9Mzm2xZgr45vwv7S6x2TIRfaTH+oofF50EPUwhtiJp0BUrSbVk2BtozCcuzd5Dy
WFKUbA4VJxO3xn7RUvLdaNboL3hYhm//lSGA8hVaHXV2t83+MwN5Iw37FKKg1UoB73FVfWvN1Qzz
jo3boFf2/oP/P8Kf6l4b9ujWFsAAQm6PduTuvyCenGJBxaBeiBbZKTEW4jOpv9O/Nx+1bWNXbDIM
W86pEcsBuAOyAef4+/323U64tIdGcoN4h2YWC4Ag86CXZ58GjzDUn1ZyZ4i1FkMtqWyo/tY/g1Q/
kR38sDwPP80LePrMKfdgVVlboWXK20se/cQPF01ajofUswp3awl0Kz0n5WYQsTvdelTMDsMzIjgM
RPhA3MWzHuyg5O7+bsCctnW+B0nBgqwQkKCYfyCboCCOJgDtdMnDpcCXTDwNFeM5rvROyC33aIOI
vnSbs2PLQEe4APRDFnibyYsRTW3WvvYKJFA2s2cbM6IQEVAaLn7Q6MtrN0rEZO8Nd6Ru3D5n/CjY
3w/nm8a8gkK0CVC3b0bjkKsRT8CKuexSFPQ4a2G9taglNnn0MfHWQF2lS49BUkSflUd5gHFw0I5u
4j/p077M9/qh6CjkrueIMCaRzQJed7XSoTkJS9c2W/0C/VT0o3WTxjzkTKHnZ1Sn9r7jMjl2hsvM
5nvaDlTC6V7bj24l9wxJA3rPbBBEtfv6neRXTQSeGBefgnXqWx1PijFw5M5iRHkdf9ey6SfJXX20
7PeduMGw5PxYKvSvMioG6ugAjh89d5uURW+uMgRUFARdLD0pljZkHiKoOHIPMMmPj7s0oKOOePaU
rYFTLg433KNYC6zFnI2+LUS1Ub/efxsYYrTTCUaxnx0kWbmfYyNBlrn/WXbwpJn2OfdcK0kBh2ln
4A0096zYxGdFoiyyIP+ULV4em3/fdeA9eAEgeEL9NTTCnLNudJMYc8arMU7PQ7Mf0/lyWBlFkJdd
YyaLVguKB2C/AgjbAwqvj2X1Om8ugB+FUCE6Vhfz3ry2XN5K2q6mG5MeC7kmhGC7VgyYiCdaDOwR
Ufqzj1qIzVovc9vNbrCOu6xL3L/8xM7ZDCaQ0mZlvMmix/xjmJQEFpbP0cWZTDEHt1guKwPbQjN5
hVVddO5/zckJZJXssu1/0wonOGyTycw+KTkMYJtaCXKS4OdKM8Sks08mphwVBU0x88xXDVzaENZX
kcy4Xjvh5zZkVQioE5tR9l4VZzjszguuV6lehK0+yJDuNEJSWSN4x2BMPTMsE4b9zkq/9I4qeRcS
K8SO6G2oYVOjQL+YAdQ2ho86RqUlXbtFYdo1rWnBAUeQinaVFWP2ZnWKvLE45jAMvYqh1fsAdPxd
8f+PiaiZ/y2v+L7Rj3Exn2Fq6L+jkPXUKE1gxMDNgLNbvqEq0LNWET2Sz+XVPwTJOl2/+MdWkJCu
3mLOV/gNLL2daN0kcaNxj8LYayhzGxBXjSXVL5isRYzvLBNnHeYDHs4KaloRxe7qXci3Kmm/+1PP
b1rjCbEZN4XcNwaQOYXCAZRB6HOk+7g0HlEuqEYcgqLNRoT4CbHe8+T+qhO/1y3VMWEIIFsQlnna
Y6nRN7UyhQMewvMOSgehc5ISMU7hgrpgivdul/QCAdjbw/X0OOPz8IJiiGs94TZLCMpg+ASN/QjI
7R0n4cU8pgL/7/A2X5c7f+fCRJMDVhKce+sgQ7K3nq9mT4ww0rdwQ4G33wlszTZGHeQ06vJIxBjv
gmHpI4Q7V3+JlziEEBtiPC8bSv8ULY9Wzsb1S1NIvZzJvdfiE6RUpWeQX2VerK2IYL2lbxqEXzXy
/X2ufOzNsJZnbLCiwE0IDc5TIbAMcT9fMU5B2nqDcN+GxWts35d1wSRGc7iqLFm/v/RFUr5P7duW
KBGzinhAXv2dvr/rVTSHwhjgiGwPI+37AZD7+gUThy1JUVfjg6CbCmi5yYx83ligdCAIwZNempIl
ifOCycE0PLhRyEF4LAaWLkYzY0ikzXDqfnoSNMisVmwXzJuzqbGyhtpztQDgdrlkdXiSgxjDDGp9
jh9erOYPfsMTSBtPNGY5JdL/1wpzI97MlQ15/RnYXnByL2ZMnyD4skoOEl56+7iLB6vsMmEWGTH0
/HlHM82xl5X5X51KpP66CDXvb67o+5tDTTrv3tKvgJdoznYOXsEYGM+HHL9Dc7jKImroGrxeJxwA
Vur+cm0dg2G0vbvlP+ez5YJya0qouibIPUTtLJs+qmaa8jDJYwXm1wJ4DQBsVpeJxvQlW3GYiVR3
CQhZMHe1kyi+gagIvvN6sn1MoJijehdq85klNDFLqaaNySvEhZhbt8ZJVGmnODcabX2W+gqkixNc
e+2PkNSQ8h6W0o4YZNguzZmJdS6ulFLkkx+AmjVW2eB4w4uvo4RmYTg/DKK1Q1B5wz/y/6sPJJJs
9J6PBtlyYTA/5NCihwEEi7lPV2iWPrtGzcT1/8K+Lo989isjYa5d2dyGyINppmfBtrTH4DCzCMpl
JtMsiN8+RmTKXAmVbjfV1xilt2sJHnxgP/5V/PU9sa898aG5HeIX58IrR+aUgDBS2CQbvwemPbiP
vvK36p+AUteqS0iJkd/mZGVDlIjnQxKZzyiBULaMDMVTUdYsE8ndJUS503DcNz0QMiQFxeXgeh+G
23piavGomMVDPwj28qai6tqifrydoWedG28Odu59MqrdKmUUVK/C138nPw/CSCLkMSHtv1NVUICi
4SZYaafc2IXHH2qTtm9tcnUfb1SQmczeGUfo0M2aDZibCozgFgIEFWoJqgkesqetrf/OCSRDJ2P9
CLPFWRUFS3ffxhc5v9B7AFHPnB7XEDVuLhKh6MofWkOG3ZB9RKvzKYJbwfhjfKfqx3AHinzuGxQB
wekZEZdlftZc96yO/fRLNUjWo1lRrpPq0o5UIpRhmxsBx2smriOHXGO1IdYrb5h/OhWEt36nd/gG
xIrJ+D/aZhMupet8CwDvGwM3VGByQIS1V2Khv21cO0Wm4JNJLsVbJy8SFEONKz7VWDxg2sYgD994
ZagK+7mHFqfsDQwA1phPW7PUQczDwoC7+aYDynpsUvL0+/nC7m239cgcXROs1s0qFnLDPpvjP64+
nMUAli75BOZPdqhwB2HSC30ud5G7koKX3cP/Hqifcsq3OiNrf39JZdp1AcVABBtxyyeJbZSdgmcK
NmH3JirOTYwz2htB9QZ9JcVAbgR3rIN3VFDVdyO6XYijYstwxtSaYCDFWt+nLWslp2454o4qBp/J
2fjlpmO/e14J4efoHcPwE7NJvQRd24wxL7hceqZ65nYxOn0pwz873yxK9r8B4KmEiggO+B8UaBZV
6IbnNQmuBxIpuoK667ZIlc02XZ0CU9lFKgWqZ16HptsTdk/an2HuGOdODWtTut9gPZFd3xfJ/qsQ
fiT2HEHvzQvIhAEe236BC/szENllAZpkrxiekGtW+rHKtjdRVtv3AL0ueqNXbuc7is+LxSi7ouGb
cDF5c+8hLV4cocT3VHHD5ueWpo8aHGXDsvLcpBlmZE3aW3pEfFM2t8FXYbCLYAmxlt2eVX3mPCin
zmFH7jt4PtD3W1aH7hJQEbNrsRT5jIpbMU9MHFlwrKeytvRQ9B9swoEAvlXAlXza4oSLSwYfyFua
13uGGe1lDMV5f5pPOiL6L7D45Y+0gCD08ketJ59TTOxofxhX6aJJiT+oeN01m3Ex8uyDfIj+9JAl
Xncj2oM2HBsluIKkrhJF/WfAi1m98jfeOORhpcwM8EOx2VTNnviDI6I+GU0pejB7yLkRmoh8VJgl
zgptaFjIhG0vXZ0cMQRxKIHz4qfl/qlUDpP8+xLFNtJJN9SdTpmLLwootn8u2ILM8L3WUgc6r9xL
5au6zeI0KzOWou3IRR/16YLJvZIDnB5/we6CMyZAjWnBFEs1ZkcI2JDV1z0bQYajMhEI/2W09XER
EGXWphezO6VONvIVrBZ+2aV8VxbguVlPsZ6v9VDP3QCdtsms9wkP+EES6x+FzYIjeBRwC+WVkyD2
+gff5/v3/nl1zjMDcpbzhrZz1LUJu+C9Fyzyi8ZJzXW0fYjmB6ji5gh3UQpZXXZilpFhsBwP0jHJ
xtFuRVoGra/NJ+UaGKvrVUQY2psH3QOWD5gfdbHOLwe1o2Qw81NdQURE2azmnmW99eYrwvYM+sRx
tBKlLAZZA0f5iI42UR8ns6oCYI9L/6tf3EHliAiSEAxz+O7ZHFUI5paZGijSF1zFdEGH0PFpAnn1
YS+WJ2/VFHBk3RRXTrHAZn66TwsBgG16CkjpVHyspFlH8pQI8n+bm5V4uk4Ep9Otr0CgFT24J3NG
oNQzOz9nodYjrU7op1hSAp5K2tfJIGN1OP1T5QViMP4smVjHknZRhvo9HCBlyUysIa1kcMYx7f19
HYAbADEdW4TQlG4A3kssZ1DniGZIs3VFLz6c1/RYjSPSvyEzAc+uwfaAgDwdGU1vQo2ARGWMHYWR
wO3RGhVNFEy3GJXV2ZysecNnW9Xf/uEl2c659t8Z2sEdWHLy2kI+LEZVmvNyevQBmuArUiUm7reA
cWvq7ZVP+/MEH04Smg8X6LjHZdQcnFpVX99/VYvi9K45X1M0x46HdOGBSbZOpG84A+vRzRPrZQmp
Ei3k7irePwvVdspSeSYddaYTJjoN2N1oyMYQ1IxsiT0x6tz5sYQw7DcGghoma1P582HUjf4fEhkD
k1MyozJBnar51mzodn7f4jFBetsmNVH11fsq+0WLz+zNvE4fHM3b2rbwIlKjIWMXhtPRIXLJaGOG
dnuEKBG6qFAsvO9RtDfuEqLCMs5Swdj/ulFo6VvMIB5Gmc3KXBIEm37rUrQ1DDIy/iCxXRwfjtov
+4LhfgQfAV9+rLj3gwPxKPUIrxsSALp0RZbm4vdHdGWLj8y7GomC8eQOLDo8/g7jE8PIMHMvlvjg
5bI1K5qVItOEeBHefa+lBAMSvT8yjDPSPqlTRNfwHialIQ0xnFRcAxMBadz0cFP+63HyDKRPqzGc
hW3l4oNXP+8CqCwCEl3NVmNkjahS+FuIhZ15r4i00NOu4/J6JKwBwAcwDcJcDB8uM6ESmuWi/382
Lt6IaCfYwIGsYUQ9f4GbILtrtjWvypOzVnbB2SAcZbBAq+sSftcos6LXl0BRgO3WLDVfA6eLu7bN
rxm7491Hs5yhlwL3iJTy4h6P7SGjb55f8Ol2IfTFxExouZ8Qjsi5WoLgFE87z7wPaCJ7WO8fGmsw
/IaVkh5tFZSli5QbPwWxdXWRy5pfwlEhYa/yEHWr5f1248rgsrhxtrjphOXYI0xZJIugBVp0r2Yg
agtSO6XxRrHvOtyGQO36P+UoXlxJ1cfMxiA9XHMi1jmRvvFIW9K8hLXeGoQNcpuHlmLmWjWhPpXT
m7TiR5LcSqv73MIiRr6a2wSWJoczuAQX5O23ctNWwavLDMi/uds2CcfCvnkDsmIUDlrFNYjrjw5z
SzEgF/aplrcZNeoNZ25+GEXDqkruxlykrfNHIkK7B1wyJbv5mD5xnLP6j36JyW08OJvoSA8LZ+Kq
xkrkKuXx4t4Y0BaBM1Vk2Y9HjGCu+5XyKGYEw8mmuOUs8tIfOP0iq+xgXhf/qipiC/3zSgiWnoEM
EJDLFCz1IG1Dfv8hR6kbX01GoRq2HzlHVOHCuGGWgkFpK+bOIN/NcnG7w/jSRu816Ub0dfwO0m3X
y936cMFP1Hj+BK8yCbfgptlV/a07F/uO8+Gf/tEZx9XA1I98ONcA0WjHAFuydO7dYN9e08R7doa3
1j2C8BOZMqYD3FiyHKjfqHNqSypdfG/ohk96uQQUuyicNMLScaKiGtMIYmS3cuCe3DYjwfyTBge/
7Fsvj4246gTHVUxzvdjgbsMlxydVSy8Li+ERPZdJL/NzqjVGsCyNze4cvxqvX5lbDWPxNnqLY8uf
gXmneXn8WBCNg562wdCnrrle1barKiE9Za0jIwWbDfWp1BiIqwjshG54XDzr1dUnbrQtqnGT4w3U
7mNcddcBjpbecAilha16WhNx8QAbEfWFQOizxhQYPqim3yWi/iPrwRWF4xh3hrj+KCB93a/FH+J8
ZNT7oZtahSi2ncjZdvXjMHHivmyItYjkQ/e0lolR5V2q8wskjY3h1QXfUEnNQ5dkmhtH16M48P19
09hLsYS8rKderh4vti2hYXEqEYIESRzBc0cO6/+/xYy2KPLgCy7IwkVS4pO5SGTkqdkSaBJC/vgi
kKF1ogFis5uoUXbRstvFnfHnw2QUJqlio8ZBOrq93QADW/ERdn9wKN7kewaQWTphUnxhu+kJzkfM
ni0NQwPoswvIk7iUpXE4fzTxj0oiGGrSbBmZxRrbuFp8cMco0YrsH1/5ZXENRBLD0kTVe2vmXnfo
+FNkGpQQd7uBRSJsg2pw8qTUjWHs+zNh2ej3BEj/NXexaM1BO7S2AIHv5UKuj1+xzl6Jh10hgr0U
t3n+/BVElaRaAtpS4gnpmZsLiupcaa4z99xLP06ufqVcdyy1gxLJDORWBQ8w/7FYL/9OPBRuqmqY
seEyn210riZOZeyW7y0Jc7lTlg1p07pDQOF85B1RmuWrj32MfaCddYmdEve3xo2tOh72EFicLwS8
aQ3PDh5PP+5a7y280eUg2Y5J9eCondhx0zO31kDq738BEcvt14anbSU9izYcfv9DnKFZguUALN0I
wRcmc91h1S7VV76lI6m/pKAvE3EzFJnEp4KQrgwY8/JaExV6b1+gTeKKgQNlb+pdX6Y52o0ebOR5
Z7ib6GFs0b6BPiuHo34XnJdKnsF77eqsCialXArFS4XZbHio39b/magE30SoBdVU5pI3B/hFfcvZ
9MNQGcPqQfWOhANBYV0fYMDGoOMoTIKjj9feRS6L2z5vI9Y2zU1SAzeDJ+WLqzQAlYnLTuilIBNT
sAo4ddSWzO/DzOHVRq5aZYbtXlPDEu22u4fgq/ns19X5quSez61rpJXB7cwn8UiISzN+ZR8IhjzW
aXJ3f/nDCaSCJKLjenN2bXh2V7gpy3GbpgqY+5Tzc3Rb3ZUdvdbGk3FF41irZqDj9hqNcVCI8HM0
Raz0PQKAU1KbQFVuImetYZETB3xHmBCMHvMuSnOGb8L+mZQtfEgSI2xP/KrVdO1mfQetGtYN4cX1
qH/4rid3kDMckOSEWc6Yq+YGMYujfHuRmmcMMIwIhr6vdSDWh7Zs0cxAcSk6ZNCM3MR1SjEC9/zi
vJk1Ii/Ifdl9SJN1fjs/VA0ZP1atE+5lUaxnz3FqF1xInYlZjEG2wvLC4Mpazo9f1lZTTqjQG/Fm
swxAeCALKEkgohvDzIxOhlbzloXnlLFoVPvTKBPKzanaW0YmMdNyqb1yiGGRhFTur1luDMom3jd7
athntoR22MvFvHO42ZkfHXsfXDPVeA1FKZXfeCMvNIYXhat6/QjCkEUDatGsz6PUqiJFaU+9wW44
kkIdAQlhJ6hn9JjqKDur4G3mcT8wVkS3S5RTqj8AGOxAF+fpbhgTQk3Pn4JcA/aVeRLTyi5/Nt7T
/3CVjZKMV4ub167SntDj7TZFr8/xMZxy4+0rx6zHpkDIPKdeWLK/hIme0HbbLJyDARbEoncBywMY
RyFpB46BjI4ZmoG/0NKrClaWCe8hFbH2pJGDZKodgGygB6kifaLaCNzTtpLm7ZvxPNkqsTjQOuov
8rYMSQ2m9xbrXp00RfnHT8SxD57J44CaRvQ+/FGPCHsDUXfWxOJpLNEXBr2pV3QCN/9ej/BAc33+
uP/B5fAq31N+wqNDpEb7JuKOyxjs3aucoVu8Z4evBtvDRQFLiiKPnDz08CljS4Al3P1QbW2Qk+Ki
ctR2egZRtDnI8HQLqo3KYETv17acR8A1BvRwRww45AGZ8QaTd/yjtMjSQ8tNSCeabgmbFcPdDQWZ
n+6LVWiCyZENOSrGLYuQpRsD+EFOIdzJvls6ocQYGAFdZdg7jVZ5Sy/Y9YvIU2aShbLtthtRGvUM
G+XxV/8bJp0krNLT0nKzJ3eDsxAWBfNbwAkfROpQpSxeUme+gTb+KsUtDZsB4O28y1D6Sp0Z2Y7g
Es2zUFg0C83sfJEdftxFk7E7niaHhsYBvfRSG7j2eCIuSSPRA108b/5X0Fd8gI3t7VNueFIFzAVp
GWR1pI76NcoZsFivJvZvtW7ocaYJQ1hGOrWNoJRLYM+h9adze7rcllbvEYKsQ2jGtB84nAnmqsx3
zOdDMRWKK1efmXsW6tWJECprj/3ugVEvevW3a5c+D+3G/CPf88rKv93WgxsCaO40/nFuCgEIqBIh
ZAS3Jpmnp1wK+F7ZNZJoLvm2Z6C3d16R3P1XJhyaLAOr7EIXGsGKUTMRpR/e3GycIjn0m+AYs9k3
ZvyMh3jqVVVZYMQb4cgmsB3xwDYjnAWn3HOPY1oTSBHbsmQxsqOsqy1UuhWRlNc6go4/8ihKb/cy
AMnKFbFUSAt3bfssUf0QhqkFV1uoDxQ7QrdycAkm3j05NY56gP1LK3Jnvc1IyrBCZNhwTGg8UGN2
VxONLf0lVxAK0jQr7km+21ZDfrfM4SqU3ZD771+l9UiEFcH1MKJnwRGT0YW6mogxXVhZDTWcbhp1
HKPrsdaaaTLz3QSEUii5Fjacqtez0yThThFE1DwqmY+g89rHArIdrdXDsZ5pm8P7Fxf1eHMUbPcn
27dkbAlEcWVDAlH31mrmi6V8QrgZC7HsUS8oE34xpNGthvwvrnM6F07FE3Q8sb6iEJIgUWiJCP2S
wQn8JdETXTYLyerpFQSLB0vR3Nt0PKeOdYGwct94o6isBwZoIWMrkU10JM3ix5Us5+m1zpr0kUNT
iGqRlVMXovPmYaTDcpLIyRL2Nie/emljlbWe9skHSHtoL67ds8UmpwFNexdxIb0EHhwcd1QMRA+w
H0mr+x+aSQcMbXd+SY/g1yKyEW6vRIHr5p2UeK/yqvdn4oSSjxN+aKfmfSDVEwavbqJ7wk0QoEEK
a58EKTdWdGD8rz+KieMNn+KxK/EKofJx+r6B8+w/Ad8Qb/i8ZcuF20tHGMEu1YOiFO498mZcit50
UeAnUpfoe9YeIE2WiXQk2hc+0/6Y3lL+anb9uziQkmyNGEE4CLoo4fihfZMDKZ7hGTHvTRbTzk6/
UVdyM8kDkoCkjTZOGjDyv6baMAwyOftt2VrdacVzT9ZmMNY8h6VLtEL77IUEu+R2rk5d0DfUkPcP
UKsSDlTntHlHs+XYEbpDABQ26H+9pmmRx/TEFnWvW5kd+H3Hjymv3iLcF/TfI2bgki9+8K1rvNPg
PzO9/XrVV69LbBuaZl+yhPa5RjwGDNqOLukU+skv8hmezJ8P3j3VqTtjaGtnWREsUk4ArziyTIhY
AAMYHqmJCGrzZKHF+BFVzzngIaglqzK3Dh2GztGhGcbEz1vawLF+Ohf9GOcPw2pag+fGJo/TTRrJ
XivM9BjZv4tJ4p/luKmSRSDMt7XSTuZwnhyIHPMy/K0tAJZAukitqHhhOxYjFv2H5wbi/o1Zq7xw
LCKsvEoyfjZHGcxxavIJNlluJOyA14A4tgmyeOWzzK9CjXb6gsm2Q8/6BY0YaoXv+r6I7l13huaN
+40GZ8SgAktrFtw6QAn0OJ6Vvl0AqxRun8n+gEElt0s4gHqDrNch3DiPph+A2MmVbafwS81N8RXP
4xqp7jLzntFUe92yTrrsxbWmAbbHwLwuQUbFkIi0E6PJ+AGjXQAnGdG4n/igiUjuZzIzNixooW+Y
1Wodka/6qmobGiA/bXhufMMOkZyi33aLed3+xpxDjw5vjuQSevSlOOk3Dp8b7KsSdAIC9zLGIwc1
nE3atrQnEl48btuoH+SZKJRYEio6XjOqgZkHtdm5om3oUYmgA4zmgymQeUjoTkJGGxXJjfJiDPZG
U29O2ALtoWswFzzzigDSaaRnKGi0SneF9GI46D6fqJyzpJeD80sMIu7mbWeRaD2fqbW5btgdc8qL
Bpnj9tQ5TvQdnuOfeoeEMwkhKOEqyNlkhecPag0k2c68aWq5HaSEjnSIlrWz4uohmmILyDB7xU15
GwNZDa0RxjFmqaghSoaad58tzmXpBVIvil0si4GDE1jkcvZDjZdFX7Zx6eQFG+gSpBKb79aqjaer
HnLhTKsoEfUkDzgDbgpgQCio+Lkd9Jzlx7T+dcOLMYoXZT9zMKru+ba1SAKu0lGuPCQfOOBw+XWZ
/xU458pU53DtxkRhaD98lMDSoaV87bq/amrt5XIYiIWpCdUnZppEUKjLhrbF2MRnCyv50T5jloW4
scpwl7NfJcyZNkCiLSKHrINiPM2NQD1uH0ABAP5vC5VHU83aVEJaFmOufpShwZqqqcXfheJ8p03n
aWsQYy8tC3sO1hKQy8usIZOvCQ5MXh/FhlT4+bOg1vu1Bwso6A7uObqp4ULEpSzvjCvJHv5BpGcw
EGYYZ+tqGnKdpGTRZH38GRyMp/mRKCMWYkVAnvFfKrirYJtYFDaIF5blMvLg5tuUicrw92O+gUMl
WIvrnvtHP9iZ434pfozovfMpSBPMYAaDa4AgwlCBS4tv+HK2K2DyNkwS1tX7s6RrG4EUVeltBANg
winI1uNLBA4cHMiYDBcAZ+xNCBhvTS/J+e10S7KnPePXDW2TYU5N5oZ+MAjzUVt20Mix1JYoh6rq
WNZgXKszXBTYpi9KQajVeoKJrtCdk/WyoFrvARq4hS6Pbvk48YFbKzlBHCZjtTaKOdcHmaR/42TA
Yy6uGGo+4ryRJsd5bSWdFqnLa818TCbJjNkKXZ3mAfkCZA0oVLHPqVx/8zityW2SRoAzcs2aDZ0/
HFZHWs73LaxEfRjCi2NtBirFPzr4XSRRxRx4NV6rhMN2iFA1L5r0W5GJhluLEJOlqO7olWFH/dO7
LoxH/ajh+zazAGe/lJsK3XX/OxkoPP8Q2d02uiggxTtcLBHeC1avZtVL0v2qVoJI+1TdIqX2mh/i
MRstid/dA0dgmrlF2GPIEOwIUl4qgBjiACHZF5Pyyr72cPuXrnoJDQjS8KNn4mYnO1mpaiSTQvka
MdRzZRKexKXxGHBugzSnDQYry6SorMFL7uYCfQYXWtcCMe+swFDMF2XYx82OZROGFD7mzXDKnI0p
t1tursAIug0x1lxEUdCTEJtCeQTsEVGgWHxIkwQA+X+1YGFii272AEEtzaH/Suwd1hvtpb+DXSWZ
93iYuLomsTIHR5gPDbHi4/8BZk19B+yqM8Xwpyr3aYuCOQCf8uPi+dBUYjNluum96QtMtGatPUEc
8i3vXrBZKhr8TrBwTczZhU0nnkCjbJpgKrv+y+uLsf5oQ+X+b6gDFeHNedu+Wa74hYbFyAtXUcZc
vHW9YfrDPOO4FeIes4KnoTIFFq9lwmDuyDHsSbfRjbHS1QlOCyJ7MzgX4Zj6KN2wMYUs9Sfi0IfP
jky+j4OmqlB9bYWOCUthCxLjcFk72vWVO6YOg4C65fQMXT0ytcLjE/766txBbVTrFb9nsKnGD75g
tsT/R/12z4AoWJMbnFi9g9oOSoewd23KlIHvC3rD4b+xupNPCL+RviR6M3QjUDYBuKA5uZyQZ4ZP
4HoxlQKcIePqzDkEBhqVV99gG64dljOGI7xYarH1xlg5l3vbpZ+Arnmc0dA2e4QR0E8gNGKhtGwU
+PxV4Q241cLsNGOy+PrkVNrpPgwTTddDqdU1P77g8eq4sNzmVddKAYsZbVIbzvJmKhLgKTvKRW4/
FnTDL8K0BFF0qEoWOTvDxi0FxO55F6fWUjuoHVxIkXGN+oxXWc5VN+evpeI9GmNamcpMOdLDlPUi
Sg30Zv3E/EBaBVydojDYTSuRzyXtbwcEtRHjJZGnHnUP9xBqT0niUpzBe3LfltOFCECHGD/2+1yf
x2D/kwpRrG/xP8gOjsUK4isMvBEd9QKlJ4BkxOoDghTk4LuOTtOjhBqEdsfLEBi+MnPpVhoj8bgu
SNuIcyq61sQWlww9WXh2m2Gq8gwzo8MzwTWXUbk8c3J/ZqgKUKiw6fwZ3MpCDKoBwqaJVED8UWn1
pUu1Lup/s3j1Vt7G5i+OPiMx+Xv2x0dPV8s0B1IQ/4Ie8ouk3wTZfj+5antxcQOfmjnZ50Qv1o1/
9lGJHYb2ChpDGiQyLzaaaXKACu0rttqUGcXQTfkvk+pXzMsHEGFIeogBF6UOk3DuDO8EyN/jf6UQ
USZxu5zwXqHbtJYXYya+SKn7/Adri2IgA1Rt1aYzTAqVqta/D6l4ZTLLEBnKiAlTOQNc43mf99Zs
ttsAywXc0SYrYghMYpUtZ+qQqRlOjeiaqlWeVLcFq1qGZZ6nX8DQl0buWbYaH7KyUjBdWy1W6EYm
+p/NggCoGBf2wDt8UnQDRl7brCX3xL6eUQ8aPXIBWMyaxq0JwS2U5rUcWLDrusOjE6oRXiEpkmiN
rJ/caF9lAS53OyUN7ooaxD+4NN8k/NXJJE4bTm77fdCuZduZpc4w/zE7jkWTS9clojiQnVz1cZq9
nw5hCea5tamBMQdfWjRj6yJE3vAc5uaBKjOPZ+J5F6gHXHbuK20qt7czD0hIay/8ycQ5WMD9Gd3p
24e+81taw8RGE09QvwfdfusHUsIV21y/bQnr5wRKIJRXvdpo+xVZDZ848CZsCe2fYr0Xk7Hn+Aq+
yz9MNk9PLaLRCYggiPTnh4fse0MNiZ/hHO9xW3N3l3Mi/vAjY6uDg8Xzb5nkLCzfCrlJxlIpDDIa
gFi4Xy0aDr1U1f5g0ursqhxFtoIIFgZLpcLBtHmJ8RW4R+lTG8fbUlit7JrcyWNyTT0H7yW1GhRZ
mX0NuYFtPGI0ZlU99H5DZzEyxCLExj2U3iwUwTzC7WSDixtrZvnZ6AQdvoUlpWjQCX79Fgb5YC/X
Px3h/HV7bf3rKy9GEMh0/DdoC/U25cBJCwC8FJ5Va6Gemos6pM45+uRTMTcgubbO/7b1ms5/B9jo
yKL3g2WuIxxLIXR6MZnAuBx82spgqW9pOY0QsHAsC8slnm/fMz+GRtBuPWlorOFTuk0OrjUFrSiY
WTWsphKkC5mGZNQFRWJxYaHnkpsbt7o9/CeVWisLfFWPkMbABj/1VTx+lQSe9TlFF8BmDYIbom1M
SXM0EZ2qYSOBSuy3lGG/SQYzP4ia5Kd/8cPbEy9S+OSJZTtCQgQl3hJtASdHwpMOQ5b7+BcLEc9D
JTtoE2e+aF2aU8/PjwUI4nt1365Vyue85pbxwt0k4i1CU00CVajUbFdR3IQTRkDxagK09s1Nlg8E
uwUUIXPOGxebt6KHVNUq55iw39d3ycxn5XAG4C2A09O9erYul7npBc8NFc94RGwa70tmL2jOE/lF
SLe6uWk7ALWeu6KaXpNIuTXDCNKzkRRz79aYStPtFR8JKEn544UJm9zkVrpBEQ+y7KjaKqOPz9K7
7swtnpFB5tFuEBxg/aib6QRRSc1KhIfRYAatgDYk21QQLquPPp4SiuLT/41EwF4JcyjIHiohb1Ab
yZvskoQRGvDSDUwpWwhQRhLIqhEwih+U6RQ5rVEO8brFgl4qhmF/5QSZ7kiZfvk9EfIuvAWA0SKe
Ylve8CYKR2Zoy0OOLxOiCbjyC1pl1A7xsTcWugFBDUvr6lkazMTXKN1QYCrP9osRS917QiZGvB+Q
nxha15swmC89APxbw+FAo9mBLU5joKN5YkptkwFZ6OY+DeoYpvPCCoFrgXOQAILh1ZUHLumHkTEU
Nl5zlYA5/xEptt1cFl0RuGbPYaPRp7XGXfJaoh3lbO7VDqVl7ZU95CYq9MScknIkwOQ9adtkYKp7
8mtG8rBGWG7Vk1VMzrKkgBGLjUeZyNsg5booWODDcJYkbW34VVxICeEUE4pCOaA4YaP/VO+1bT4Y
W7XYVkntOD331LqqMnWM+yE2O+s7RaaHRaqwRWim02//erb26lO6chFmbJxosZdlUmmreXApXo+A
juB/Jot6mFB1cO/Qc3ZUialRmxPVawdzlOnmNrXeVvJnilg0p35NhoYrM7lcYuQVWwezlwktrMRO
LZYZD+pc7Rdg9eHSMIBtSIoshAbIneuGxXpQaAVkcGrumSrAPSGcM+MK/LuVBTS0zMExCY9VFzB7
e/uNX25F9GPIZzVC8vhj4zvaXEGM5vVZQy9W+0xk8t/3FPo4IeELBe58R0OiBHJG43dLI3flQ7X6
MEo6uK1Te0JyNz9LvRp9JOVFMRfKll6zVg6u1KE3PtfUpF7VubNWnqOYspYsRtkqiz1fvRkEFS48
6DJApaBqBknGoSOOR5qMy0kKdMGDav0U3F59n1fCeE3KS2pouxo5AZwV5GGrIDRzJzvhrY84dHb/
lxyuAXpOe8PQusa+Mctc8ptcFLi86nDn2PJHSAH+/6qNnBkEKIS+YcGV9VIw/BK4sCWM+rUpiKDv
Ch+o5xHZD2M9M3va6PZ5csZP69wLEoxnNSBOazZH4Dj/RHPqB/9DY3Uj6kOOAzavmU5v7IryLo2f
6PS8hHui9qRyD4E4x5HUBnEQtlty4j/W6M9olCb8I9VwEvpwM/ASrmZt3c8hRe+R0qOPAua5EFvk
r8o11S3dVyaZP4j5b6mcDy7YHPEilJqWHdCownkTJRWgPrVy0Zltqg5QC21sjWlnzWT54v0KETZE
CFJBhPbrBlnKziawu6oiHEGI618/v2vWcseYHIyJMmCRtzEOvL3nej8NxlSXBv7n2y5nbpAzodvL
ybXd0A97UvdbZ5Aa1WtTSTMmqHBI2Ox0qfisY6SoWEdzSLXRjis3U248d5en1hOo4NCwA7cnlRfG
3Aep9c3fzNfAea1UpHBT0i7QmgYzcEaGlrgMAhRnuBxvpknUv8AP0ngPM1I/JIIwDc48jSRYe/58
DzxcGvEL927cDfb6Bbotz8R6t95aa9mmK1VhMclPBwp329M1lYfD/Vm1IjSo0RdSfr1pt3sm0Qc5
iAsTBHcYxM+qThDkrYI91bc5qFWSiWl99UNKiiwDMNsui1LjqtvUl7F9+LXKcAZdIfOlWLgoV/ho
IjW8cMHMSTPmD6L3+k38oNYyaHKpMXGrlSAe3kuFWhMCpagzzPCVVuqQ85Gzz9oEnaRFSpDbtHBv
TfaO3vSXZ44qoxVU3U51WAfWIL7yUOLBRPjPHnT2N8u/5EEnw3Kh7WRY7MiCWubtG2cbpQUlFnKi
CL9UrBqrI89Kea7QM2EG0Xls/q/WgbZX/louTLlvOpWs3D3DsnaRHfS6oUYzVZEjVm7M1Oy6yzhS
7skjm7iruSnq64mJdiLU8ju19WxalgQ6JE4RHUrwaBfDz8+WC4KSWdTeGXobDN0VHNbxuV+7KA6Y
RwoAa7SDh+c1VlQMKNU28noXUwi7Xs2XiDWfdF9Xr4o4AYK3uar6IiEveH2pMyw/d0Xl905BECR1
Lpw80YUGVZoMAXN19lpaXtmoLIZ77LjfcYaCpC7NYSyohA5qHDTz2y8pQxX/8PX5tsi1Rff0mBuZ
0zLy7SqLaEeMdU2L3QonTEx1O8WtbFZtANvY9uTSc5nHMOu/hHpqKkfNLNeFkcQInKMCyNvHnuVl
3r7Ue66q+hZxTNw252qQiaYrGTHD78rHAXQSaK82Ko2fD9GKaB1GIhViDtAgxX6z0GSA9iUFGcGT
HtcZ7B8r2zBpyzTuamqmQPwM+YFW3FHBvoq3eOD11DK0yg8govwPx2ElOf+xet8Ic0CqN0suDLB1
Ca+WmXgxHkQC4+O1b/JDyS8EGDfaQ4F43t4xxwRytUUzDWdjGMo0PXdZTgGmrieEhq9omNUTe46S
gQq9jEqGNmTEbGNeaVQB+q0wIvQOFbvfC7tv+Q9RmDmg8iUFNNsrMm99l16uFzXzXP1i7dycujE8
Kh02LOqECRdah2mAILwXhxDfuSIZfD0l+NfJuBqinAZ+467HAyqEnnTuObrpVRqixwCvMbrKEL2b
HQCqTKaZrRqA25vMWAh9qLP/KzaW6ZWn2AySvCKnLyQiQgt/2SljC24wMM8gX1gBGACcE4nZfC1b
Ciymx06JelIM/erB+MRv0Pg7O8NsVkRyTKnJ2xOW8JrJW+VS3KylkvFxESsw8Tkp+pqAi1FGYMmM
43jCPNBAuNqu1i6W/+K9kzi8N0XM7VoqDrsVfvKJfUkqtd39vL+AGZ7XgyB31vgNmVVoZniEvkdQ
dK2ZQrC3xTW9O2tuK/gIvrxlDmZX4CRwLI7RTfkqoeE3PdxZGZ0OdY9RbtRZvie0ixPM4fk1zJ7o
vk9rkoR8nb6BgBFgVuTdnGtdBngjRlVzvlCpuhy5is3kndZltRxZadCiLtIeS8rT+Muxi9p0uUYo
GR0HcbNLlH6Xj6A4zTOVMnwLznf2BVugBNK2po1J+gilzx6Alp4STFKFC+niaQvp019HcM8d3U8j
5lNf5NtsK6oURpBmVRi7E168LGUCGTZCJhCmGLukZFxahIPS8m6CLMBB60HYtQDsLLjyxiYn3GDT
3hr3dw2eEu2fY8iVfI2vcD33G3G/aTTWdut0Kmze4yFAqwfDykBtMZo3UptU+zra7c56GpzzQRgP
8YzSw6tcpNs8abKaZ6nUzuvZkBBdq7c24ssot91v4wmqAu+Gy8tCpZ6+koo3GLupdBE48hJKCA/R
rxhF2sOu/tHZHaD+YlxNjN2wEz8C8MwLKquYAq6O2fC/NRSOoi7vg8aAMl62FXs+jm7aPPbnnBpN
Jfh4MySAMedLCG5DkrG6f5g8Snw1XishhIazH/8BZAJM/yor1mCsWwxMKg87AhhpJN5LH69y7TR4
Fry0o+6za5DGuHXlEggQpjgr//ZzqV5STA2gIQmiJFVVVgQrsb3emjRNCZ7GyknFg3biR12+jwrB
QTi7AnRsEJ+knAcikx4mhNhdj77VIHasMn6Yi7tFKooZ8/4Voj4A9USBzrirrWob0S4s21lOCzrz
xJYXM1DL1dwA2DkV67qkGrTM7zMqlvS51OqE474xmwZGDeytOz/H2hjMTqK+wAEgCkhxOnVu0V4l
EvmhI9qeuXDJuCAxjl2GD23GLTq59rx9AICmDYLT1izKsJ7yKShMP4pSgKRnS9urljQ1mJmOJMmD
wvhEbhrFPITe8yZ6cuHty+GO4tCgXqJreQGH/0h7IqyTbzzd4ZrMdQbUQYLIskR+ho5YpbJ2qjiY
+jQsnRBqd4/RH+udb8hI+MJwQLhzyUXy81YBigZcrjOaFYoBEaTGAgLVXNA/W9PIkjf7+CglvV6e
AExyqX67mmZqZ05/65qspP1U0U4BKAP16PAxPN1qn0nzrhs+hYfosyL+stB652TSE734AJj0ApKf
dixTGkUJ5sIslmK2LXhIsVrSpEacO12anzcdIldGDiZDi2dyHLX72lJ19KIqDtXel9pEN0G8WXAh
XRY/qlZEe2WJF7IL/GlRTFZNuUD4IJ5XuEJI/DO8MqdPzT8ujE7p3SkeRApySlTQ1/2/z7dNAaYZ
voQmXQRb9mfWdxcr/kqObbR+Pke7RuEPuP2A/lITIYS4NlJb59x9K47C1CagWhwq30OG/7nVteAA
7FDJF96rR6rZWit3HeRkGz0rhCzzMCfQPMshw3lXgNYx+MjQxOw3Ebu2T0YmKvQm1wH7uU2m5pGS
IMMhOZpgW+2EIQFOiKR+2d1jtOv1H8n+fAdsKcHDDCh9Gi0oaP6ClZucYQ+8KzuixdTOmjv8Nxmr
U56pjI8FBgbkBtc3+Yg2U9LlFMH9YM9xCAAu8076GGgGWEZ/gBkhZTuopn3vBxUaz5eAEx058EUk
Aq4E518f8C9KA2qi64X00LAjBsEwuiBQOKBxGcosWbyo5o/p54/4on4KvQbsMmfQTuTQbw48sS3c
ndQnLJAxpEjlwbALa0IsZIzOdkIgiFvwoab/VY85JoNA/noejHdGP0PXhXzuKNYwPJttSznFIm51
5hHxCRI9RM+PZcVzXwJNtGZ9jmhfONpk0yiC5VNHEtofB7E4fFsBMN6a9aOZGG2Dlb3TlL+4udhK
kuzB2WaZIZEh7TMNOu6+7gUzTRcf4tFoU3ph1dQ6ltKpbt2vrVyU9VTk7U1LxHiiO1sUNlepA1dl
sWnU62Pa1qEtm/0WZ1IxhOEXXIzHmQQTrI8vdlbauaQEg6Vrj3JRgyq3hiOG1aq7ncvmBsHVlsLo
50euaX2zQ0//N9qXWWLFX16F2qaboFc2bF+3TXmsZsjY8plyTDFtCyN0BmsR34rLJX0jPn28zovR
3DrNxxMOU75lU2wYlWiRK9GpcBhvsfsBTnJeFO67iGQ5MFPWu4v6KbAAY2wjQHdPYZk5EJAXrAOl
T6YTJovKjeRK9DycUmpeAsEvzWaPjjL+N5MkqC6dEcpzKG+Om1bI9U4nW/vipq14EdAaaCP9MsQ8
JPAGJnuIOBiGzyuKsLcRD5kyOhW8MOdwTJGeBtfXCnT2Ywo8prthedcq4ltEOWkXHFXH1O5rewEb
wQYNhYgJjDuyz5ytyxDM3nPy5nObDkDRqZMUUBkjtt2iICU8ttBvi/oyk4tkBuCrMTgeuBN6+xmS
h194CCQbkIg49gAfUDXe0J5idL6r38P8qEQoAOYKoHZ3ELQKJYYlZkRVOzcV4KqSc0coIdMPuFPM
ErLt8aF95imCL0NNHiU86u03ctWIXb1E3wCEFHF6mNquBE2O6s/QdMss43112MAZqbbSIrkunQtM
SBTCwLHFSj45Le6q8ZERbYYOY6BVT2DWKYfF1QkdjiWa/sx/6Aud6FbuJdLY722ozPo6QWC0hZhf
AFlODZC5fdul8JIYElT+tLPqiSYEOnatyPUfEH52gUz6aX91y8pmLcBrQX9qpNil04FI29/YwMLf
1gCt/CQcG9uBW9xLqNKO9mtyXE5jAx/Riz7pBmQZQjfHz7vHSFzXohf7GSyoB3sSYJ00ZSczOj4e
MjmPadwrSCusoyQcwfL6aQALVqKyIU+aRh2EkdcAVaS4dIzhRdtByioms7P2dWI9WIsb1L81bQqF
bxwqswU1ChIQ8hGi+4l2dlPzaNVIqbH3RfDSqRSySM3UP6fN7DYENb0xmFb/9J4KdaANiKGA3RRz
dyoPVISnlT2YlsR8aMwDe1XQHmmaz3auOiiin2HtIn1XfFrpSUGfzLDK+FslbYVrScMA7mFPcCzy
HeyTAR57SXLRyd2mk3+bqipyX3U9AA0uMNuvr5HXiRPy2e3Xh+L0ZCGw8j4CkAO/S0WxLB+Q16VV
qdpc57quTH0m6mgeWZDkbap7jsvYeWP+YyvVw1bmMvl+w8oi6sXQhtZyDggNv6gP2rEVotMkgf67
wlKhNJlNsdxmvFEeOt8fjMhDsPty5TN3K2ssnpEG730MbnvzxvZSVyXwBvEFRAerMb+vIuQ1igGI
KbwUDMWquKgMZmkThhwsT7TudfWCfJWiiu55Em49BkFc76xKckB/6qwuQyD+Y/nStjK93TifnGZW
KPD6IItZcDGgxslB75nIqM287CAM4WJ5IyALJmK67y3G4qtH6ZSG486qpBAy/FfsPFG2tl7LQqhu
Du+YW3iU7pLOSKAAb9GBKW/lc9zYnoRw/vJ3Mp7NdTTKpI+R1UB4nSsRyaWaZc+JsauX8/GFQ7gS
buEvzb57fXHG8S27uzHW0BXlpOOzqi7ZCEGWaDY+S2FHORlgc7uZWae+hsndaTQRlwbPoQPAv95D
cly2fEbX3LQwodkU9r7GErb7+l/Hs7VkS8Aj0MWMDJ4T/ADFa5fVion12MOQ1p2TBklbpIF9ufyp
hBApoYo2ohw9T2rp/LH/wjoajD5JGL05nYMEJwDfYGF9Qb52i6Q6ZjuRU8RBMR65o+eLhKd879P7
67OHYMXtfus8LN1IdQnEoQoqPoy7A14sJX55VVry+xPDURU+9qJuDEYxjkVh0qDvTqxhegg3cWw0
Ve4JPcOFCg+9NuyztXUiTS5i97BkR7UhQuobZ6lS945Hc8Hs4RGzNAR6BXT6x2u3YTcPN7lI8O3T
Mqq6gKKsBnRWiJmrS7sRUiFiFV+rOT+Hfa0JxttF+z7xaEv3xqelUFSLD6fEpNaM4GB4ovNoeFDv
A0ivfIi13jJhxmei/eTZIXV7DVi4gH8WyGpMLrOfib0LLlC89l5t4iCiVvXVDpDzHh6x3WN5D30X
m34Y4j5SyEhDdkZNC4fLeqT2MWxBJZW3R1+ZJClf3Wpb3rgiCKth9VKqTcrFuxI4YmAJuPyRT9XD
bfMHRS1gvBJhjQAr8ga61SnlFYu2vOWBDqHRHS/Qza4YkMQuVAxx81bbz4j+mn0I0P+Sbx1gZkyR
pODPggd4kFdktsvEVHFemTchmvk7iJS+6G0/2lgJgcrnI52196mp0QdW2TiwKr2ciGcoybp7jf6L
JI6xYaIXzghtK3PKn1QNITVcHzDmX5Fg5jNbJygr8RRyMY1aJgxDqFc7oB2CTmjAFadJ2rEeTIm2
HftohFPJGrE7nkuIoIFuTSSCNzNlFHV51Jip2i78kg3Sdcb4RBGFBJmlglmHfglx+LumRxy9mJe+
BRihrRN6y/cdPBftaHMh3++Cs4dKtcHDB/J+4b/jYYEttcES23Xm0PVFqxkq2pQFsF/pDqsiW3/+
KoBaQRziAilRatOlyzV1PNRN4xaKL9lMdwPW1yce4KUSL0daU2ztLEQqCOc5dQRnLDqBqrrQs3pH
TW6bNq3P6GLcvtK0faIhuCP+JO5L5t2E6MYRiS4uz4XkchoQwpUDCA3MkIbJCljy7pVdHy8qQ0ob
tG4jxs3dJrjGVsTVip3EjWSl59BvCT0iHvEx7cdzAaT6KNrQR19dlyjYfXH/FcghkRarYDVsS8PK
3g9qjE+hPj8kd1aBGTIFluDa9l+yLO2ByQ0u363AvuuuUh9SQoC2SB9sB4NTSKpXlCtOBfflbeHa
jZyPlA2JIadJqDJ6ZEYwR1f6ov6xkq0MWAfBVdVrMZN+RrKeAW9b6P4AiyENfokV+OHnzPzrJfiE
0Zjdh4+i6i3rgw+gRD+yeDS8N7wsITtPGbXsi9E/d9aVGlZ7hYE9rImnAHDEhpXJYv5mlPkz9vmr
AoevinstqQLuSFHwwhF2vdf0Wo1GLdsOB1JGA/1HPMvY0gTkKZogENJsiyjpL44Jdh41nUdlycug
N3WcASCwY/DTOWPSn8qdHDyp/BrREXaI5B0YLb7ZLH2XvLqLCPCNv5XxRMmbyl+3cjMEYuVfBy82
D+HUxLoTRywU/7YYSYHLccvpQ5463pzAbDeJ38YfCdDx5CkXH5UmY0v+qb7DCt0/xkrMJUuK8+0H
PtWfNphYlOZw6GQal1FEqCwCSNivrdGmtyH8MyF6S3IKjsRoYhPqMAMdkgYluc26CVt6MQ6M+Aio
9xWX61iTB3bjAq58qR//qFltNTC6qfppeEKo041m/aKArXKvd/t1bMpFu4V/ARqLHIl57MgIsbiM
/1Wpvm+OSF5Xvr4tREl+KRXntsFqfTYHK05ZUn54i+izns6twTUTkhHTt8IDRyItuzaERnsaAANx
AeX1WdUsUXrRiAsYonVwN4g30g/EoO8mdvTeClIhLrbENT/iZKYXJZX+THdgAnu5jigIuVGWHg7Q
lmDkQ9nwDYBi+KuvXCQpWE01okuiniJlKK0RCT4DJBQ6LXdXrEJhqXcFYg/4L62VqL51Rkx/Ow/P
Ijlg3WpiI5S0lwwS66NhyvzVLaroMvxuyDd+8JXGCsdOLZvcq9P9tZIsw3rErcZpM91jKIL1VmkD
iJJ6aiFAdzleaZItJ+4uqOYzHVpDZZ/9fpbGhOHY+qgRXuajDptB8O5UuLfW4rB7sqKqpItFBknf
+popkCDCvnpdne6Tdya5fx/zsjsKYjeJ3iU4XlPcyJyuiFruB7BB3Psz61vaMrDXc8XAhtKX1aGq
3p3nM2zrJ14Xd4mAbiU9LdqehydmDmlAAKoYVkpNIu/mdiI4KWJGBvwvawJ5fCIFWbV2tO1z2z7v
T6PLaGUWIK9ZGXaEcZZOvHu4yG3FfYb5aD1g24Pr0vFOu5E+JibYht8YJaPnnD3AyjCWm6OvmaQz
lNEu+2Z0Fk3IuSkAyxbtvvUmhv0ESwcCwkVvRSeiJJ09BJBMPthdd8qjEb9EFXRM8uT7fXt7dFTF
oIBXFhryHyiPKpxRmCDrJtIZKpR+S3S+ucLzra5kuGnLS8bTTG4y3BMMCt7fOAv5+HVwjRxUuN5u
WwkSv1w/eda+YYyGtWywu3bbQ0+tsEqZjrJu4aSS6NdwmcioOGtncst5VYLY6+hXfplyN1eoBQXJ
NJW/qThaiiqCwkOO6Xp2i93ANum/PXc+DXbJT3v9BiFz5hbUhjJFFq7cOwR6dsV80gBj6McyXxkA
/3PG4BtHmhj0iRH4fMglkqxTcuA9COILh4CrzfnPAZNz7wRNiJChCmrqTnt06mztYUObRHFwqc5E
OI1ik4+P54lMvs6Jzp+U44VbkBaCD+qWHCK/5o71eRKnz0S/bKWj4oz/tr9CAEzKSWClbecmDrOm
NHwDtlzGf+oMyVcdjEZXpgxvOyPUDDDM/RU/+3oHDKsf8mOE9WvwJmIeJVK34Z5XZ2hukaywtSvY
NuDm/NIbuJmlIpnkvom5/CELWZ6KXqvPJTG6Zt0dhzxwxrd1bW5RksDt726byW8wuZjWb1zZSGS/
iUQJd9cCFbtYtM+QfYDNWrr/ANSzQSxKQWT1CfymqKNifuxnRmGk63iIpcm3ByIUtftngOhRGmlt
rfp7apHUr+auz6kLvxi5piQnOc8DbZ3Bttp0UceEkv4ESfYKLkOiMSwI781Fwm5Nm0PMzZPDx6dG
pgJZ4BPhWB4nPyDOcNAebNNhjW/xQ6H9J+zhB6wHwTYty8iiGEIJwNZxC5tt3oG3EwXH0JNj5N0w
XdhmfYaB7w6cRFaL8Inx5U/akrHmI0G9ffFmjoHMn4rykSy4tF/uivVsZw38l0zN+wvXYjTT60W6
9Moc8JU/6SIv5fblYL6pWMYvkRggjJCd0ID0wfJqNd/PWIV2OLggcHJY/9xqt+FCYK4Vjon+Uclc
7hX9TjcygnbmuPy4YRLhExkq9H3DfnPoss/vKzlov4m4EX8jpOWxLq3yqEBnEiPe7Io8+hj72EY2
CHs/VBeZqE73A0Y5PU+r9v4tEO2WHIitCyY2TyD/CynvGqdDMnzMGgqqXp1B06AtwhiHE3g5c+F9
iDOOmbJc/7qakd5xJ34hxo62p2zyziLPrT/sfunI2HIHPRrNQDm/8TFhx5I7VJ3KdYKxKOQybqQO
UOSsnhgzBlwVsrySYuHqXjc4HmVrwyoSzZ5UYYCKx4MaXgtjnCbJAKGXKO4EbwA7qQvsK5Xkm7O3
KFBRGXmJ0QZ1E5MGvRECgNO0AY3AzSCQX1fL5G9Js6UkgWBnJf0FbkKAGd7RH0IMZI4+4hXKdgKX
rjyNkbG0Os/Fk4VtKBAGY8SW6AM8YZ69IjGeya/26WiJp4EOkEAGLX6iFwfNEOS6bRijKbdkuYIM
1mmK+87s934S7TbMia/ydyYIYbM+GJv9STUYurDSl1CruquA9WQjXECcUd9wQUP4IiBoJmFVYjvP
jaWe+QCnD6bFapNh+5r7zgXNHiQ0mTAKNfn6HVll7YNm6ZreAqtMqqB/3RLZ3bUuGzKzJjTZC1Ns
X1PbkRCpunTV3ec077d5mEcBr8xskwNvRO62uGc1LPNzla1usMVlSBi5Ag5fTqZsQvGc+dd+gIgw
SfoOdYrcIFvKyVz9Pl10cAiMF3nbcPc+OJFWLcyYOsKXMyJ4BD9zWveA7qbJRHPu3yUJI85L1hYO
tz+p1V01co4HoM0DTUBO0V/xrEQAKXfI71MckAFN03kZNht5zOcYQxybi9dyyCErz2nZENF0avIM
AA+hJHbdf8dFnes6JKoOAEkWgCH27BxKV9A+DcT9f2k5/MW8c751yHqLrA4Usjt2QkRX1ylYxRT6
jDWT1hKxZXQox/+tjPmKjFujXSQAJFgaJ+ZQmnwOUBERDB0AxdJuGwgT7NgZ/eF3PBjmIQRNhzVI
LFxZkrdEuaWco60yQ9ycUtUARZ81jJv3m+jt0G9fFgRv6dOxBj5YWQ+UseiMm+2V0Gt0Js5hVAXA
MbSR1/v2hID7vJfbDovAM7sHw7A8b6rrlnomn2H3oM3cdzjByBOxePhRNAfyOPL+nbegBYbg5lgk
Q0Sc13bvt1TAv4lDvpokl6g+OUmwFkBMUsqqWpdpx3OIUVfH66SjGZ9QwnzHwyULuB5XpP/Tkljo
zn28BTpjBjgTn293NIATIdZM9pbBNHYPWGMdVE8X4kA90okTkDyECAzRJvEIpBm79bHMXDYPSf6Q
s8PQjSa1U/AKmGkvqx+Gifsn8JAoviHanPcXbXQrrZd5hi+hbLIE1iBtYiKYctiMUuOPUfbSAPOT
UaTbbNleoya0IgpSdlCgmO7o4pgUvMBkJrb6oSX3X9t3nZBJwm2PpZb3/j+kmoOEI0619iL0T3eL
njUk4+RZHeBL4xotyIqYkY+Sv7J5xkf4h0o5jGF0TbYw2iVCEeLesXuxFdYwno9GRX/TYWiT222/
b6kshAaPp59nsxTy2BKyj/sDTNIqkVKv4alIYiWABR0l62DLAje5M5PgoGBIOHl6E2e+PJqvIYLs
PiugbzkL2vB6gpK9W/UtWHrOYV5ip7SGEhmOeHV3aIlHHtO5qok29JS6yDSmm6mwRbdaTqS/2qBH
wSZY8D7G0YsCtrx140p0GeQGYE6yyodyYr3u5NdJ7V9SL1gxc3oJi6VjaC+bifAHnz+gzsWBf3dC
k0PFIckm6+TR8wacLKZ8zBFiFrNvqPSRWv2POY6PkReh3DMKEMYnU5i9eCVWvuCgzxXrwK7Oxr9S
ceA0GfWSp1Bi2PyIdOAIg/GKN8WODtuaeFATCsS6OSHzpi9t+uqLQSk38WP0W2LcjpDO/vHNkps9
TL53ML6QOXTV1KdkkPCfY9CcHsPB9hAYynM6q6TZzzbuOw5+h2Z+tE9Q6SsiW2s0zQXqfn3bnClD
JHzmEI8sc0l1xLGzEtaB9Ehcc2bUDoUe006l+8nMAF2UzDOefqjz58jGC95TiSNHlTBz2lDP++cd
QiqXSJk+I2g3tnVEpzBuHUWZ3dxndARD1lLFyt2Um+wRh0HOR053zgNNXEpnLPiSd+yjeXVIpt+U
xBimLfxTe3cOlKj8rKWcFargpahKg2+uBVf8MZrQJtEkwikUmkOqCW0GH11bo7YIPisTD1iq1ftm
WQkOaraJ0Tw7xmy3U1o8SPzQCb11ZA5ADiQwomsZIVX5ECXJ0xs/9XgdbPbeUtbsiBvWrHwn4pH5
+xCfk3xbhNdQNeiwxWg9DiU9EUHDat9hTpBUMpR4CEXSIdjdXtBBvGwbOOsSbLjlXGl8OBpR8BqM
d3xh03IdjlJSmJAgwYRC6vJqMy26842J9UC2cweLf+mZQXF/Fxud4PX8gh/fwF9+ElXmO2iDaigx
vJDAZANjXdDi2rvxvutMUzrlYKAKC/bZRir8ZnYrHtmTBkLPoro8neG+soD7MwAQ6uFC2NT7WYRX
7YtlOaraXHlOV6vmqY4wMeZ2WbgIj2h9q9/TFxRG1PTxX2sRaANpZ1zluXhAw0FDGjnWVOporaf4
LWNUwasJ4Avvmo+Ifm+UBFMydEfoPYsG1V5qcmTwCARZ78G21SCmLdBHRcMO51k85n1c36QlYUsK
3tg7JwLvkwsd9ES8vFpqVMgCQbqlK+oWsnapfFBB/Mdk7vyQJsPlhhUpxDStRn/JwNd6hdxmriQp
VnDMEnlnP0bKQNRnXoV5Ypm2cCNYStBSfprrWP3nIXOBm5uZgODFdh/ntp1rskGPeKXu92Whx5vE
mHWWXad+cjRSnddghugCig+fbdfpJqOyNA8KijENlQJj/ghQ4vWvR+6ob5YibhO6nrRj9ft/2Jxb
DALq8wJLV3DViQDJX/k+WNsmpryhikXx3rmGOABrqWhc/QZMdrUChzze7pJrwA9Qjc/EzRR+496+
GtP2jtnroOwx0xJ+CQD3dFCrn6Dt9BaT+42rXT84+vf2EemJX+sXfzFAF975Zan+XSVSLX/wmuWY
c0UhLGBaC1OEfmCxqxGS6NZ6pBZZ7DxDTOuPnETG+dQnRFu7HX2ecCpfVDfPfY2HIxn9I0D+IDiN
AbRG/9IinQAMH9jUTd/2H5bTIlj6pMtG/VzQM0omv9DW7pKga2dqUuFGavVvFPusbLywS+mp8WlU
9lEpr7zKtHDIK6Q8GuS2/BtLWB/9I0zOMUbo13+j+Pp2P8QbtCQRx+/AQ/oVaA6DeiDg/tNBt83v
d24zAk/V2qMIrueFJ5PKSZO/p+ub4uaR40zmVrmGkMKD/87l2Qd2kNxpJpngGyUjKFBSGi7kR83R
nbrNRzYdhzFxhx0ShvB/4m8W/rpRV2jHWH5PGhXJQLhLbOq566bIgkSW+4tO+ocXJA3KsVGRJI0R
ok52855NBBmdpNV6W8jQKt9B97rz9gOe1AowQwUeIKGiAWrhXdyHoPJ5ODS6BCzvXLgGb/0EtwJA
JewqwxY9jWlacmuzoProaHWVrsmKZmID02rYwIg7SkMeyBOiE+YOxzXxl0PT564xaIqTdtqVRsNv
287BLbAnQHmfnayJD4ZWivkDKUFuGXcTvvetvVe6EJM2iEcz2iq2l5pKBO/aL1epDnZVGF1Hx74u
/tDXb9P7MGdlKBwu0lpM3+IwyNosM0RkV4BuO509RS+O49eoTEPVJykAQUMSrEzcSH9swmOD/iD5
WmTMhdbZ6tws5d6gOUVtiOdIGcd23vJDqrtqqmLsVzjdZbs9T8BXZspSEKnGKlnwuFx8c3AVVKyH
4QFq469dADf1dm3btXG4IZATGM9Zd++Bygapv8M+iyR+CqCs7Kac8801eW9KnJwF8TlNo7fyXT56
NhF+7DR0wXesSdhEhaTQD5ZOS0RXP9I2Dcj4GJIgs725HZ69CjxP/wM5fPENOW2KWBsv0ziK19gi
DSO0ji6vTqN60QwRNJwAAWaL8KVAPCL01kmsKxBjP7Q0tWZ7XLrdhirTvpUQgJdAr/gyDMnqkYnx
gf3vkh4C3FrJKVsYvnBCEYv1sgDTlnMgf8L4valf8QLrYNeV7kV3UHTCgwaJw/6apXEdHcg6UGc0
ORtTZJWK4M3+/UzCfvajYObcXBlyrW1Dbk8fE/2g0XeR31eFDatyHpPNVNdMJ26DxYzF+mWXOY/+
QAlgKyzn8kUSCUZdoF3tfjToH1KtBQCnMet3f1CczEzSmwRGhnMpo445y67WCcYsAA8NSBIDcj6e
qjpMZd1RCeB05fVZBYSANzDX4EQynqSOKx1PT5qiCSWfof5Io8Eh1NT6fkw/z4+gJ/aoU4zyeVqo
YfL93UHUncaOIodkY2zqd56PNWf9XjjCHpQisLGZF39+UO7OAPMCFU7r3V1uDc5HSFbYBDju8Zl/
/Z29oN4AaPVzBkoTl2bgsetwu35fCUq7VB+PKPJcjmMXtNIPOYu2l598qeikIE6xEy3wnemIL+rW
6j1FGVbyyp2Gx4dOFun1mMBBq4shB8UAhKgGjawdzFxozJz75l1fflU9xr/3+ZGPDdN86wziGpWh
CrL1FAgKqhVLYl34qFeSYPUawNiv0/J7d8sFXcB5ry/jcJO4ULCRzgA8pQTiWx5axjcf77MvcEBk
279PHDR/d4n7jGAU7YufK0/MkjvmIadBzpANlCxjJ34MOhvP8HsSOuW3KT4Yt1hjxzS08uuW7w91
3mwInEzSFgQdyZrK+ho3vePRbo8iaUrpM3X+nwWObJG3YSd3ybAY8L/6lUrOnX6FFPK+bRLhhwWC
61yeYjF4wKDRzx/Vvk7Vq6ptSPnvlyoxODr6dUcg5RS+455tVO2yiBJ5yF0i0vLRS49DD1QPBnUY
el7BTYVw3Rmxl3aIMUrm+kGBetn9BqsfOTU6Q0Un1mSYj7Ydcky6etFUUUO+CX+w+gxT3cSwYgj0
6Jlj4T9SOYKiliGI6qC1qXKEgLxtbilEZS/ksApSDJ5lMNnX6sq6L4PZG468e+ZyDz+Fo3AXyOcH
s/ffjUfHsq65wy0WkH7S6aeeLm8RYZfibCglj+Nk+22++QGIuQ+q1SvOpQzJ+3uF9mmEbGCfEn5i
4kQuxmb9AaAWlj0+rtFspvio9OdR1dYBmKAUsWe7CSsm9fSgfnTl41S6mfmYHiO+lYssi/P8WxGt
wooM96PKEK8aNCYBY8LgYZRF14AelbVoVBzALRA7iFGl3BDvhKMB5mZrZDWCOR9xO/BKiiIGTxDE
tpG5Vq4ADIa/P65dR0jwnIr0/9SkWQ9J7gI2HKC6jgcKkJtZwCIFiyuG2DGQxltEv8qHDq+oWgvo
PiGFMG0k9k4oq20Do4LBYnkDU5kdxx7IeH1gG2s2yeOXFL4R5BApFfeQb/xWSrWyRuUHr1/TYK2q
wVCtWaR7+vixdrEkRqsV3TZDzWg8wkD19glr5t6oKPnNpOoAnwrikmMEYRMmSXGZtEVEsTPVmuoF
Aan23FQ8WcSCvFqFTeaYnSl8WCgFjahXoP5l651g4dtIJtsh9WO0eDpKPFa3cQKanrMief1IHxSm
WyCgpHbifsMb3BBjaA1YhA5ZIkxQalLeMKvKOPFFrU9Kfo9dvm3EEcuIyfEzCPt2sj5RcBwUObWb
7Z5Qz5ALSCyMEoE3dN2rX4DY5bTmhTwqxgQBrTZuvXrCDdx4CvvO24D+RD3RtiFhqWCoRiu2YaxT
a9XDY4kL5JTIAX9AY3SZ78Oj2As7CYDsDmOW0WVTdj9rWz5AB40je0Jc1k9nLKz302eng7tIgq5k
7V4zlsDRN+DJQ59IU5AOen4RiAIY17duOWu4f2RhDXnAB671anmwLpxaF7uOOnpB37LcmiCN9HfN
gCSE2eKzEZSQjhV1HOyEfNISIvvVqvz1Uj/AruA3vH7GTScjKD5t1mvz1lVXDJraZN6QKodbekhF
xqdmKkHNp22+swzKREVTA6eyzHzNeANuU0p+vce//NFTBLRr4XSo9dfk/M8qvfp/o+GCZlTLv645
kGuNpN+aTGn+YBWYL0u5NGWTVVlo00D5cmdwQDTQAbNZAhv3u8dvWTrMQY5g7+KjG3meBJZfD+4/
KlwKjas9RvCsRUm0Q+R6KsDlkwRVKkgbYJ5LFupuT+/9Ml5IQ6DN0c8TiThOuWk7UFq5mKl8pU6M
NvnDLIz4YJPKFKIuF24PCxm10HGgd2zs+A89b0C2H4VYdsYuT9wIB2OHyhCEHPCPNCMFyO4BIQb3
uppbZN8zSh/6PoFK5mv3hc0/8zdNYCpw6PUhlnKxwr5lZv9zsTdeW8ltmm68YyH4vc4GDtcBf5v+
AxaivF+qR1SJj7P+3rcbMXTQ5ypgOtSF8YOnVi/9IXwanuhE3fgzaa6Fa33ZqTnMyI87DNnZkMHn
ZJPZ1jx02bL+XvRFVjmbfvxmHeqoIktoO56d1UNlffQXzF4Pl09dtLVdIPEp6ClHgbQhzU39sFjD
0V5+dT22RKCExaSspxGvfdZOEnTmemD3bjT0A54pF0RBwT7D/XRuh2a30ioIKVILX8SkstMrW73L
9KOukrh1mSky0J9ENF16Cdxl5tKIRL6k6wOv0nOBnMiclOgV9SNI/5RFC8Vrri9evZGMb6fBIqt5
2Vvii/uCC+a+44kbjwk2z5rn5LsU4LbfyJRGHI3UgLAZrsMTTiTpK2Pqn3inxKclylVokYoVhd3M
iVKur9JWZ4IcFR9NpENaPlQyfNPzSsXz+IksIa0iFNMhi2IKAPFknMOPi5pII7OHWm7XVnAg4rL3
B8uBTeY25RAnWFs1o6wmAAP64kj1QwfX14YWAD1nQ6JrBunCsGyxfpNWa7LH+5z9g9B5evL/5gdJ
gyG/BwguY4wdHF0d24QIJE1KkoL+fwZ+eUhtJGNYFzij2AJl0GOUsW2+tCzR/elwESX1h6+Ym4um
zq1zuUTAB5rGg8dxarCqfGj0s2bhMDgLJ5qbLdgCxkwYLEQ+8rXQG587puURdih+yfoqWNhkvWDW
13YVBCEQ7L5Bs5BLUgaZ97Rng0Z7AiJY71Y7JohqtJ/TlItHybGMsZLYSLqYEIZh1fHwGRwI4vze
eVic6TVaVEDZhDnWzP5/pZ/VZOyUb2LUvvGHNn+eGqH++YIm+XhglstdKuF/UCLACd9KaF+Qkr3g
yJXPF39YBUf6mXDxlh1TpdGUB7WfCQH6OPfCgglC/jFQa49kClDmelk/PvO99AHRTa8SXVUHIhXa
mBQfPDA1EAOZ5gQ+GLE+ZCLGblVYahsITs8GkVhNSPyo1/lK10egJVdZDOodr/OJDJXRf6i1GQUa
dhkUWxzJ0aW9FHims2pG1YWf99hlrTKm/ookIwE0k8jlNMcp+yvf1mhGytmmR7nIaebmOo52iXZ6
8Z3mnc9xQheNDO2abPiE5LgQwLoGwjy9hDS8eztvQZmKpnTuI40HTJGKjlwYSxxeNdHTVNKXPwf6
FRCLXh1ncgzp4errt7Cj/2Z6vj6AiIV6Vib9CypzZf/pxXh3PYk3OtTYQsls5T397I0q5VRFQypT
A2+XKhHZkFlKBJF/I/AYo+yPjwfomR11bTXB7w8qbNm5L8qIcFnbf4z77k3nux+/U/Lapcn43iM8
PmoURPVkKzmNr6dtMDiDwwlqbvN8aE8P9CKoulkeC2kGuvjHeP6MkDQGQASgSzGgOG9Wky2Ypc5T
MBjJOR5tQKgtYwz2OFXHB7bQcMrSs7TDkSGBTBaioFQWCazgcvkKDSXlTZk/K7RUJmRTadlxa4sY
+Vwboew0cDy5A43pB79pmoMBe6Jp3F/b4Rul5yAjI+2rSB6JMEjoi0GlEppjmp11OVldOd7ncWRs
ksmasFnWT8GQMhXTr19tmiYgSclYdX4n/D/V0nTuV/1jaa4zTI2uD0F6OFLTAszfVUmdihV325FT
x3IGFNhImDDAkwdfonBzJ99I0LHsoYYzKJLBBLhFYcGCJy65hfOPktMAGH3ES8ZAp/NUMlBe3DBg
wP8jG/7R39nUh0nqkjtE78cksOG4eIKD3BDSJVCxdV3Vg1B0azVpYyZfJc5HVrlpsxbCcRu8P6qh
WYj/nLqy4+j/UY630HqydXpMiPbRFpC8+RlOhb7OqZ0oS8znjVWiJS3u8Hv1xkYMrD6za+LBppo0
0YmPMAPd35EisLeHZZfmV8fnOleBugo3GNs+l+bN6GtLrZykeAWIN8QPvpjCVdQQBjPfB98d+YYt
qxYBO+uxFlKRRqNlkVWKQKsKY67VtWerHsfijf046n29LFk4TtTzHXE/W4ku8PtShTM3UGa7gSCq
Il0gKrsuA/jup8yHOY4bddjCD7QNkyXwN+MXDCbUjc02CytPMnk8cMTXMs3t0LFdioOTfApcSHk3
KVwTn+cJca2diSxeNY39y+o3ehe/edTzOFD56HQ3/23S5ztTBVKjXlLRck2L+Bkqh/BW20CiWc3E
6hoUCGE4R6Sww4vaCyEPKUCIaEVn40OrS4hNIpCRVNfZFJe8YRqL9RCR17xB9GTiwFC6mIAREksb
FbrEM1cdcZaHZ/GLXFE8GrQuoUK5hm4a1+x4DeVzy+VjErRZ5MLiPeDUT5sEfJk4vHw1PlBRQDeO
atGcao+zeEpPg2BQb58/a8EdTB8JjcvdvRdTGMEQtY9tYG9a0iR1goUJownvyxBkQhzE59CmScVB
uEBWolo87/WULoYc+Im/u8cBBPI5qP7qXmy3aCWLU4f9+YfTZYsPh1i87wAXGdpfoxoJuGEvvVT9
6DTwu5DQwZeAx6r7ZQSwkcgltCUcqKns+OtYhRIbA9frTqsp4x9bv4OYpjf9ljxW5IW844eYVlKV
gRaOPtOlo+INPWIrMXsfNax8WU8WYco+2IO+Wy43owxXG+mwpU2fxXi1aXhN2QwermRLhgToWt5u
OFcOU55sC98YfkTqeyS7GOTJ8xf5fRkPc7CSR80B96ZMSdRZMTJM/Uv2DxOquYj1UKr550perq1j
4wVNNF/Bc3eKL5pcXw/+HLCjykNBLVXTFtNgFClass1bnrFhnKiw8BznlqfYWkFKzeqdvf4s/yZl
QauTmqYOw1xTCFOecGccO6s7iOFe3DrgiFlGvoGUyTtVfQqonyJz2rxSMtR+3oKxdrIZ2sKjZELh
wlKHJ3k9Epx4F3sL39SnseI5rtCxSwzFpFgDHSsOYHrZqzrXokKJfFVmasXMCm8yynpG8pQDPtXV
l00US6bet5ZRt13iF2ExtxbZhvEZSswcSB8YL8otiO2QnM9PFHSHGZNpKsu4UHmDvqVuTimbJ5Qn
CrtY3VUsjmPBizBcj0OgXMDl8fiQJRw/iQtcA6DnVcrNGW6QqPT7MFLHS3Vc4MbuNul9/c2HzHkd
hyYQU9Ahwx8m02DKIEA56lN+bV1bv/LAHDIkbXjK+NniI2zWGbLIuXL+1s9/n1ATZd40xhKjy8CK
oKQ2dYFSdKersozDT0/zi6+3pLo0NSN+9v7K5s7z59PGLEvOFZWmiGEfRxTPRhAO3gDcNqk3fcim
/KdbXWidZujJCvsRkLYXmNQdByW4O7VfOwMSSih/tSdecv6OwgiYGHj/w8LNPqZloUtDB2zNRR7h
eKFHDWQFZ4EWxAQjchq+1jXKybp1RTbm9dZlWtKfMYCWWooEhZbwO50xDGNLgkDXVQynz7w+h0pg
Fk7MwgktzGdRjC5+emZsNld6HXvyrZDW2DAMP4eW5yn1ZdBujro3ExGLkRZg8ftWWhD/m48y1Jll
3BOdLKhK/Ogd7d/r5sV0RcZELhpqlQgot+D+ScQyF62Uo4bh4O1Al0WjuMIB/MiCGqX2Oh9WQubq
g30Ej7Ol8QtYh5vdvDue4KAw2LGTqf9Yf7noCwr2wpNAEf1jTdzzRtEbpIqOu9FmP/5bVDz4EO8s
8yQeAe39c5X6rnn1YLo+qczXoDJpcWVKn6d4Ud9MpYXIvbncDKBJtwK5YN7As49O/P67vB90AMH3
Z9HPbg7PUuE2T/dqW2517T1sbtBPAPZoyc741gZdoPRrVwp46tkZUNKTu7TyEkkyx8lYYc0Oxfut
EG9zv/k/xYo88IOK09ps/Sdx0S7leVAGpeyo7NVZRoYxDLO+AXCKsypwOO0Z7NHz72GKU5jpwal6
/jaLyqAfqpUIoGyXgeJTTu7UZmzOGdlwttO9RRFj9ays76j2GngDFIbQ7oAfypd7gPsYLBwj0QWq
cqzPLwCfy6klzMav5XXy8SSsDGAdYTbMzvV0ILxJxjaa920XZaS2xljzV+MjwGwj8AM9Hwy53/VS
GGbQgOuYqWmvilRqHw1VXyfyM5OFSOjVPomB0tvSET/9l3zU3S3X/Js1U1GZsiOjEvn+buZ6PV2H
xztuxthUq5AeVtXRtuL4LxeI3TWQ/oY4MkX+2TFG98IHcKBftpaAiKFhf1JG6/nH4b5ck+tUzTQA
ooMZF6uBkw0lQ4vG8fNzDFOcWtIeM3DCrLmumZ8u1WZm9DCZDWLKJtcrnQn8jeIoc5BoWoOmtdEu
JM3WO0pJSf4iOe32qvMcfh6KdLpgqF0kt+IvDIEp+d0hk46Zy8z2YaAp9VGWVFkkRQJlUo/Wjhfb
VZBCAEgc4vbJp3jGj0poVLMv9tfEjJZY356EgX8949y/veg9zQ+zBRGWNoGLyMQAK02OAT8N+xzF
u+F2wuWKuqFqkv47Axn+Ta5h9ACnelhwsCygh+XA51RI69soORaE2Z/9JemisExTfLKcyaGOSgD6
Kus07tb2Mk27AXmSi14ujAbzBkv/QPZhv30KE0WtaiHGK4eTYht+kW7iLegNX+DDycsX+hdd02RA
IfUHDbWUC/5JwodKsNFa9TmmQdMMcIY5WEI/ZgpOHMjfiNuKr2xPUkr3BvraSJcGAKjF8/maZK64
kpeo9b2vB7rj5Evf7z+ZrpHMhBfQLgpgfgHEb+t9HnQMPZFZr4pmmQIAVSfHy599M6+ekvwh1rZq
Mz99385Ia7PU9EUbApX8Ijt+6FQ27zgyjV9fjT0MMPfxpJOVbrAgJIzsBerpUsGtIFRzCx2yjSbd
mANDnOebOVtiOGMUneslsQnSdOnUFKdu1v+C6x8+MCyH4fQRx8bijB9uoDkpIAH0reTsGP+qjm44
vM+mUi6Fv4pb5OGLWgbqq8TZYHquF2vzFmhUr6tQ4+bGJmrZQEwbOXuGM+3CZ6onpTZbpgt88fZW
r5AkaCdAfDn6oNjclOZhKU9eqnhA5I+gA0mbbWynyygDBFRGXj++4JBnuTdblWKR+h+QZR6FfkSO
xy5Bb6he677HSDm11QobqDI7obfRXuG8lAbGqt4MECaJeUBhN6UEamnHd+hdzVhPodYwOf2d39/q
8yWw/4ND5BfqMB37XJM3GgmqZWScUEVIpKNgxQfqzhjZhfwO8C2LO45DU3efqr0zVW7GyZyD+qHM
/FPR3WRaQE633bgvlI5BMayNIwVrgstcye9hA7p7dFbtX4TQ4sdBgUma8U3QY88ZL77dUg78EuEF
MunVWfPSHf2SbnFYwR6Y6euPUm6yT+KdmVvrp6cxEWoeJeSPWQB15rOOkE0F5vXgH9d6Y+CaaT2R
9DnW3uiDA6dFKsGP9xx305tOCHA44hXfLpTttYgKUk9Ci/zZMpGcXXk7G7z56wBBmpqEJB6PT3bQ
brMjnW5Spe5NNiTlnbwrHePsODePIT4xyMLdXqxvkzczBZdeqi7igfjhHr3zNrqYc/8BbOILWuJr
BmQMUlhViMuEUBrXRbIv+tuORTGxw7jy4cMPGJyhn9sfRdLq0fWuBHn420k/tSx8GwdDSrPcBSia
I+SMedi2iph7Ce7Y+WuOlTsKOCLtN/TrZBRE+bf8dHB08v23JpglhMn4reToNNjSCCLwTYyClqwa
nzt5mQA2wjSo4D7xcIhUctByoNah/Y9tC2puUibpMVwWWqZTNttcNnRnOsmBXVuL390GtTthuVUp
Bsv8T98WjnFKtz3i3ICmsFMQCLd8egUt59Ymh8pJmuQINjGBSEbdSHYmcM0hLrDt5O1QaYqz6G2b
FgscXsL7Glcw2wCI79iWVTtdxkmbSZjgv+IvJf3ZftsjHQmUT9rfQ6AT3GfVsCwRvUwlIeT7l62/
DFBJXhUjVbIdfMTUgMb7gSjNVYkX9uj52CT3wRfvX51ZRL079Hv/TiHNTG26/M1YRb38THpLDdjv
aImY/GJw2pRioiMHxj12tTCqD+/Ch+MisFS08xlQ9thaQi9O3H7WsbmC02QLrWKtMdQcLzdsnZHh
rU4BlSFSDKav7di3gxqfzOSmywtXpDhjv4IoDVk065n9Ak5oJdP3rKdMBQmVDpx/69S3Z8zgKgmz
f5r9uvKMjvFjJDiimvS29FEHj8V1V73mkdtv0Vmc0EcVAiH3AiveLrYv77JCviyM4poWzThXTwUu
wSpCeOgC+QSImOGcA8t8tKcuzHTIhSOzAYwnXLsibTRVK3P779DGu/ZVZgxulvvoi1phtuwjnRQ5
Lo2zX57KNH9B6NT2T6YgKpMHKqnwg75ePSr74yHs3/W4oTVWB2c4Py+tERSZYnDW14iKg41szbK1
TbjJ2U62hi/RvCTowAoZaDu5Er/8BQQzR9szW7GH3YLuppV5jBS3PBiYPclin3XjotwWzt3TRYA9
GpIXxEPzc8+i8ZL9g9LNEO00+tano29ggv9pV/NamvPFP50+9ype1noemsYY4dBfzjYZwgw5H0x8
jPT2lgmSNrV5RzHStYpJgE1ZcXyYOdOkxTellJoaWx0OUdgxYs/RFYsekezO3y1pv6ZueRH0ApwZ
TKOM6BmmGB86UnY5MU3EUgTyloAMJysWwCucDuvLIxZZnkb7eAUvZ6Jwu+tbzVUGfVACLUgHbKCv
sjZ6sSeAR0vV3HZ45z4+yE34UuaAxGnw3aznX09ZDK8XGya+DJmnCNjOaWev12SkLfPAdyhuNXiv
k2QP/yWpKae8YhEA88O7W9wDCEsMOMVVTV4rKFkbqbpnFk6764TWxHwkAHanZry0WLu7lqQbgPUa
nC8tDcyqrq5kMbji+HJyfwmruJGyAnWYlSOHzkG5HeQqE9+blef2ljMGle0+RchXQCdNV/Zb+I+Y
/mIPiH+YXwb+OV7/wADjUJ88Z1BJaWJp6gP6gmnJe/t4Y/H6ACtq9VO8wADBBgAYSQEhqzvUyZt6
bcyTqxE0oOCTByvS63JkAJxZIcuZ5GHUp2mVmXVlAXafbz3qLZSfXxquwxBkNqquREr8FgwubQaM
PDY/WdokNSp41rSqjhGhoDXqb5nKlmttj2KbChiXFWdVlJQrP3e2rsOHBl3YnEuMvUX6kWogdL/Z
7EzOzGXSWDhp3ATLC1atVfrLRBu/2JKjL/RSJNF99OxH7g0M2I5kou258Y1iOz9xePoUnVAcq4A0
Do6xk15jyap6FmZRmRXXrLK+7Db5Pc2bJMH9jkW4g4YsQbRVJ8wxsdEZHsiPkC8JKxBPmJSscRi8
G6gLFI8RjwylwWKLevxkXGOr+zRHjLG1dbBRUfqKhZmLI1U1wfunbeZpOTvMqUX1DZPdPIZv6K+M
gMPaxNiWrBGBbSnlyPRtrA4bh+EgZ8Tb3QYfhUamO1YuuPnZuXcbRUDHWNibIsalXf/XzxSDJFZD
RWSwJIolLh/NRKoqqCgBfnr+hHtt2pdIvBrFYUSLE0sYRAAL7rfxG5OhEHaTrxzaw4bUehe9QECy
DcTwdniPUGgyefzgfGu+E5+y5FVrHkb0tzyHhuErGELd+PolY6DYe/raPUUD2ZduJWdZLkt+RLDc
jFoK/TDfwPjfHyKOHnyUCM0oSPkhKUAtvY62UAUsqHgqLAnkDZjN5MKrhKNQIBo29/HlnQ3lvPdg
6mGpE2OwYoAu1YJyQ4Rjih4JxHZJvBjDCLnPK7kJRMhxvwNGo9NxNGcJQmW7nrPt1GthIEjaDgfU
1chEITETQ5xYLjRza7PTNPI4j62rgOSLT1HRPjo4ubWSpnbSzCFpvmBXZre69WjwOshdSidBhObq
fTnKAQs64NKcVABWGUZUlNAmnj1UosNUoak5SabZEtQI68YAMG6RE+SIxzD+z9HpP+cmzMXHD+Rn
zMWAvqX5gw5RgM3VaYz7MjEWjMfNsY0zcUwLrUvv+TVgradqshtGEa76Jw+77uP0uYODP2o3GKIS
zPxs2j3qd8U5waCoGMQptgu7wZxLdQ70vXMCtEaokFdPGNivnfQDvPGIbj6fkKE3XSyBp9p1lQuw
yitZ/2wOZ33WYnLiq7GCLvYsXIYxxSKx4teydwg0X1y/eLcW+ylI90NRtnetrKOwk7AA4gSsOwMq
ADUcLZplYpU5x0qC7Jn7+vjN9Ia7ir6A4//kjADqc1/li9nreAZ4oF9mXJRq2GS5XWTWyR+NPmC5
5GJREqiS+Ft/yWoKOEPGEbyn5ShlOBGIODJ6Z/FOiADlWJt8gwgQhtQId//0BhS51+88LcAgOTIE
2MeHR24JhguI+CZvDglIenEngZUapKf9JtdnnKXTlO3QNT1yB7QK1dZVLCyB+e3iNbvMHy1AjLxf
W4FzyRO3kYHY74y9bgtUYSgmM2JD7zQX74UnCfuv5pglzttky4jyeEkcSW/VrI/6MTjYVF7w7nJ6
gqJULo1mbtQFuplD6FYxPmqdg71L+a9Ugky2OEiSg/fPUBVe8v6V1SUZtZ+dlm4gIUOmmoA87Csk
+Hkwb6x61YlKwbvMKB9UzWnjUZUQGUutlH7nxVEib0+JHCIsGBXczuv4iacaCXUx07QtgdpOxatL
Z/fePtUwaB87JT/OpPtALTljy24pextCNpVLLb4m6BFb57k5/7xEQNVA30AQyF4kBrh0L5kShPXm
/c2abSne1gF/qVS3PI6L/PrCwn80K7+hv1jFOP54fjqcH2bCZEeFE/PzPoLI2dkubiTecJCcSf1P
q5yV73douMMyW0s4zpEK1XI5vEvUERhTblm7biLj1fWEhRm39ndDIBWwcir0UI1FnU7tTK1dtCDD
cHQUhzb7U2+u6e3PmnlukCCZzAGhQ0lIcFAjMby8+bE9auqxQOuaMwhz1mUDmfW+KITylQuGO6nN
S7bqwcH6bMym4d+U+eLuR+NQ8YqxLq6T7PuPBlAZD1+SBNlJMO22KYn41pa41GhBM/tluKTbELeC
f2Cs3wbOs5PV5LyxnQcydXVbevYoKpyjqrSJa0r5qYeMArC5igtpN1inbUOHU6zwlDCivUgoJrS0
C7x84l++MWSfB1zUIBD+sVHXJPd4KIx9FAPUIYRz1BlBk7Uny7I0r/2L5CaGS+yZYLxcmwrTRQmI
LC/BeHfJ9FiYKP/XSe/vjUrnHGLJ+7BGUMs8QNNnAvW1BVZVF9iB/wuFaSS8e8Okz2LGTrq+mJgY
e0NPtII8t9aNqNWUQP4OEaf3G0mMrMCQKbd0zuY9kdAobXt2GUKVJ9hMgvPtZHiBXL67S9AHM71b
psWMJx0n1hb1VUF18/ZcUQbo3b4xl6QO6flE9qDiYnnDLBPXrTEGWxSmi56BuFiwUF2qESiM41Om
hYhiylWyXvFRot1pgHHKin3zjbmLY1BNv389ONJBTpKrtrZ2kGNiHwjuf2Xp/fDOyc7XE6QJTxUY
5vvGntlmRmvwAHycH/DPuDY2jhZrjExklNkDSlH7BihVPDIAmt4uBDovYbqQKhuxuDIJxfTrhIpv
0NH2pa+u7B73ZC6Mo4a7kpRH9EcPrdm7AwAZjm/GB3LaBKI3nBs4d2bY/2jX+bIanpTbRRsD7HWZ
1rjLW+yIHkkwZaUWaaW1jXWei2vgqYJwI13a8O0djqxpLiQruwBafCJ20DLnzXHgXAPQLVb9zEuY
66x+tC8omOopitGX/PyU5leclr5EOhhtMtz4hvGd3QOEOTDrvmyn5AC1IGCCMyn8TI7HTvkMU5q8
W/pAWnY0ZG8dOFoID1XJC2dj4RGwF3m9pgpVPVn+o6hhzJWyB7NWR2BBhTIxTxwYjx9F8jvAPr+r
QWdEMpgKm1/WjSpBs0nRYuwa19TD4gFlIAp2jba/DpTMOmgKg7iWg0qTQI8jGESiaw2soxCm1tkH
T2WHJ6e+jebjmGKF1y0EipWdI3/9Bx5x7NhosvJR4SE99kmMj1SL+RZ8h5U0SyLAiyZ9uIjjyc0R
D4KIrdHN43SBV/SXQKFjKuimt9Z2KDbL9TxY71LDZWR4Akv6z8EAl1T+RdFxZQ0WsrfxzFTZf6QB
it2olf3gVMpS8CqPZwZ9YIhoEt/Z9ZfmWTAWITqWUqR1lHGw7yHc4Ob6OdUwzs7aGRF/jO0RqXVN
CgJ4q8ORYmzlWE0ugOP9pNLd1h3w37o1GA2znxBhVIYmj21lrzUA0k3phRhOLah2EYLoFZ1LZ8iO
Zbz61eU7TVFJV1AbgTjSTq4yJqG8Bdy7bTena2uXocxm1vbRoDtMPxOzWAmMm1SebSbwEv0eE3zr
IX/on8BXICVrj+FBX9+Xs+BFFUJ8IfixA+U4LtecyJOJbIeTQTFKJIwh2PPxCMbNvOUtgBffwGjp
ta9iU5KlIGltXv2cd3+WpOJ2cFpgcPDwKi/XOH1w2x3oJcacxQey9vIhXR6UYTjfm69UZjcWgvS2
CjRjJ3wCHXGNyom3ecSKt6Ek5Zb10CVNG3Yxl0qJIuPzbIqVSyVSVOrFUCyZUcUDlsz2bzOrtPqO
0a7yvT2jy/YSeBi5eod/gdX+7veoe8sHLocpcB4vUNDI5BAkXCmIvSc7E0nLr+pUmIcpHC9WixSr
YCfylZ1GgDdwL1/MqQ68Vh0KlzyC73lYxsST8mtZ8ZlVzXwjAV8H5skC2cIVNxtMzTOvAgmL4nIS
lLHPskiQ+zHX+ff6oOE/hXp5ZQAMSWgSesWyM43jHyzMP4kRrXvRb8+Ps1tBdOdpWZUq8tzesczC
mlszJ9hCRjxI/cndMdTJEb432zGURQeO3OxUhVsPy9ftvOjXsqEvzCQM8lijDfTk8xgDpclSd9yi
4UabA5/taCKZrh8BK0bKgzMWnqLOKWVy2xDhuOttRVQt/rAxSWh5E1QKa22chgswcmuiO6Qu0A0E
OMWKg62PCsRdeFGh5r2dWDKo3L62qGo27KgLDRPcKocEvKTU7FtPSpj/p9SOm/NbrVHjxQc+zB5F
rj072KiwXY9EHi7Yf06BQhqyZkuQ8vknQutedWkpZXSC2aY1DoewkfEwNI88dytGmjkwp51s3UiU
sdSb+eF/Kt9eiDC1yI9uqQGO3DiMtiDx/rIIoHxXNTOAygMFptOL0P+29+FPx/9m/69TkIsy398v
jwWCS6nlTsGHUS1xNgp/VZyBurc//GDqk5RQn2DSkvPoTO3Zz+xFmyOkag0IauEwo3wj/dfamGj9
DeuXW1ERoI/ALAMQOwp1aeLtV4vlXqibiFveZLrX+IdX96FyJLoB5hPTyo3G4flQpPB3kwZnkQop
zzx8ksa/1T26se1lsBJVPXodYnbDIDh9xlfkNrcKulsNZg6MNRRts+I5bWoKJRtehIyikEBQReo9
4cjkOBg7YGq30B/+WbhOCq83JsDAauzFH8WHWRORaGTzsXwAcY0yp3JcOYfu3srzMdtWyGTqvUIr
ER5Hkm4+l8HDuUz9lzy/uxigRL0UudcYD4Nyc6/6yeuTErLpxb50xEMr5RbUo7l8w88T8EyG+myV
ybCPWIqz/x6Wlaxy87D5PVW3+KgeWk77nK0O+obtmlJFVnwn1PNb6/Ph9fKi1PnArar/xdTQ0C67
kxKykyAnlI3xwhjXDMSN5OlYxqpbjDFV7CFKn88XxTn2v893IWwDNfRZiwmLmCfEaUUbt/3QhDTz
ilPA1+rJOWyPxKdhC8BM4m14SeUA8kebyDViESTJ3ZfUymnhus6VWslVFAwClQFPxLLproXP3XaK
fYPRoLqRgRxE3n9wrTlXW32a+8iteI890FhHqkPdOJwEHCBIMqo4tjdyev29915rkSHaO9Kn5Tuw
NPiMe05JJX7e0ZjYONTRq5ZCWiK4vXsbrdE5Jq6sVnVwB4NuTWFwfQSHF5l8KzL7Es/2+c5KN1uQ
wAI2veAiDLtuL8prE33hQ/c2MH+FC1KZ1VY7lJFGXZFINQjY2e2jEDzpTvJbC2cl2YHVwAbvmuNU
F1QSYHo6eaev3nz282NaSVrhGSiS8bXSowOaWuHIosWRb5PZIm0dquvlT0UfVJlUPX3157vgVCia
DFROKVntaEAsHSFHwX3qtGhY6ehzMM/S0/mVMU+ltcdJ5DnhR/eiCFZ5IUSTkTTvQ8yy1/2GSkiT
qT24vlMliaMoeooIbSFcEJw24o2m7f56EDqwNwqO6f5kzDjSy7p5O6RzKyr4ru2ozgVSjTW0VLW6
vmX660/sH7zmVsooauSYED2X0U6TvDm6nNentVfqVc5V+Js4nUWHiLN3Vi4WneywmTvGZa+7PxHT
1GAv8/DDOQhkTj2uTdWbOWqnIn439soAuRWThPMVla8sIUAgAJBRCIikV/zw+2SHhrhdAbftdEah
MW9mKm0sMqRZMJaJG+LUw17E/yL1skv8gKzxzs71NWrRAAA2xGstWr8hPLUYNO/4DKNMMyvjBDLU
ojKfLIO2x/wXl98d/cSJKtPAoeDT1OjmgO4AH4Z4iPogSawRyAAFy3H12Gk7OQovnWVmj9eI+x6a
juZioH4XQq/J7KX9GzUZfXSQJfVy9twO2sn1SRjV7e4Hz4Q7dT4cfO4RN85jK/ItsVBrgrwshd6l
WsSu/JsdKIAh33cUanfsfZ01kzKajERhx8rgFLzPm7xbVbC17tEYa3CWOL9DmvlvUH1ERGo8xGFZ
xWgjhSuWZEWJp4yE0bIo+OxF6fESQC50O0yTvdbljSCmIIBnUH2zu5zr3ZBN54ecuz3FyjO70o8Y
maQ9FRvJbP3uf4z/O432GLb6klE4Rw2nfj8bVrCT/OzlQn+Q32GwPyA2nnMhXoE0J8Y+yAXkMIi5
dN8KevO6MCEsSBfqj0UGTfI4t+5KPhoWA5bfhvIx9wnSyKGA802ldbbQzA6AygBnh1NvRypAqY9g
pwzwWSzYXFo1MuaCtx/lRAh6+Ku/DL4l8kwg+cOxED4W7l1jUNozRT3INzUamWjBgFdV1iOcPCcv
+aYwiC+nQbcHCsxRFiyS+Tv0DZuiVHDv2Yi6k9uCd/M/ABLaRjWoeWwxmwyPp85qdn06aVgBbo6H
qD/62M9g0C84ba5Y336wlnHImUlpMdNy6QyIGdnQ6/k4J8iFgtG9OgaEvP8z1YTR0JeocvhN23Lb
Bd17FKlWR2Lv6b8FhEdv/Cr97S4KGCYKoNhlg1Zx2+bAteUzA6D3BZ0Obj3T9PF8RvK4NO+CE1jk
xhcoNReWgdEnN9O+kVfsDiE/HhZ8y3CjrWXnpsSVfs/QQLWGh+cblpSv7EUeMzHwX/u0ra/n8/ql
goE17az15SuRG89BZcH65zntv835ljNpOtmC/umEF7bGejwxlGiORfAybRGOl6Hc2CWMzmmRD8VF
gwpE6ixzy+TJV4pDoQj1npiEp6+J8Ion/q2DqPw1lGGbn/WN/SmiHuDIqiCMyj52Md5PlDecRQbE
MNf78DB8c3la8guNsCCaz+iORgNKkz4gN0sUZmHbUtGyTZXP8ARv4K5jQ2RRyk6A7mJifzJb20Gs
bLtHxAeBbWzLGlZDNqVfMs2VnP32c/Vun6AVcoJwsdvr/LyYWfIk8GMWrYROSu1hPleC7SmerS0Q
533HfOsPQ5Tde/f4NrDrCJrl1AqlqtVoSq4mBAba6wRTlxZDFzIAj3cMJANXqnuLN4fjSVtjogM2
vF3WzvoJpYerisXK+E+h7ZXlM4pn5A2FGQZb4iJRlAfmeHgMTl64eoGM3ygRNYRWOagScqOaanZk
u2kvk+bp4T/tVm0ksXqKE0Jm/wdyrFEqQJ9zKQZx+T7Mqn0ZIHTyKcNY7Wu1viozc6/Rl2g4XIxe
DeUKhgY1bUWTh+MJMdlAee4Fk+l0fVmnn5CaMbkEDhSSQnuYT4aJX0YayuTMR6ArBYC69Q0EZEYh
0hwPlB95vF5AmFVhWxiZmTSNDAjVtoiD5IkR6/IXncdExysuAU9IxiZr134Kfikr6yqCMuofTmGs
obVPcUEVtoPCu4y+54x2sRk85BVeSaXBWYgU0yJJk0o79hTPVHE8z+XS6V6HFUaTSEz7YhEJQttA
90TZXwsi4IMjjuaAO9nlGuy+W7821iOXXxpALG05cQuny2+vp/woR2wzCa02i+cjVhtZVf585zNB
purtcC10oISefy7A7X3ZazAQu1UBFoJbhoUsoUNN3sh00ttUJJrsgJpVlWUhWJY1hQim4mWT0VIz
KMebM9Awb95InyyGY0dbBUapIhJRpfwGR6Lxyi8qkDUhjapgPZ51HRWArGOpeENHdLOq5nmcELIt
QWC7BNRUWlfECqb9wGoITHWuRjCSpFOhazgM0BBx5dyqHtShyQA/W4pboOK5QboSF84hDEFjyWcf
4PpjNP6CjQyVDnPNL0CJPvxbh7uizuUo/H7bv1u20z3qIwgufJHbIoILpQR6LV3AmkBfMFPj1LUT
vIG0QOtbjYrXp6FlwGLMRfzUQzWKFiWIIJ35x+LowCEjlLlVLMi1O/51EaKkquVriOYW2azJHd3Z
skFT6eq673T0313O5vpNDZsghPuqVNc4IXutIVjyNQKiVpr/FXDC/cmPYo6XJ5sUOc4S3dtSpEIc
+ThE3mvxSlJLacJv/GoeTJIxCFDzwIX9E0ohmYsQ/JtePo24ZpTJ9GxDqeZ4q4thcX4xja1wvc/v
JaQk3fcLJ0x4t/2YO9tHPl3rXGfa2AXeaQBGNv7Kx4D//n5K2Eboyv/uMiZPMk5TTwN+ciraQmW2
JxOCayKHtG4Ncq/0R5WWyBS8a/WQFB+d1SzdvBLOJzC2gRT0OmreJ0mhTY6nWZs4odpdUG1YWlhJ
pHJrPBgK+9wpPSkiCRY/D6wU93jc+WGQWI94zsq4qyg4/eRHzolHS3f4BCDxte8UBMJJapgQ+1S1
SNLyDbwi4mK9vnGdOzVyY4OLmd2s29YIi9l6Zz0iPkPVH+PKCU52LguwFlzKnf/Xa4eNVLT0C+uf
f/EorrisJcIU46veyB0atrN7isoexilmGrRqYxl4zXofOmOTfERBXJiT1EnSMjwXi4TgEoVqbTrn
txoKddmVN9fIguNrQQ6xKKXmw/hPZSPntXpvwGFKGpkde9gOmVsKgNv4uvD2879PWiv5DzAYM4Ni
GqIrXesKrdxxcsuVFZKTxA/r7DnFY6qg8CQwldErctUJHp5i0vOpgii989lc+qKzFC+aVPzs0SU/
wFAKjL54cA1UFE1Qb5qAXX5B7Rr+onDQmehUhAO/05AzMX71bNreRV9Fe7tSi7BQpADDrJgy3c+t
DnvnXDklVUiWRWuXkxk65VnR7N/Yh+QhI3NiRLdKC4slheAt1CZShd8DA3B4qwGmtXV/pSG0zG1M
U3yLliSo/w3Ysp0RY5tYIGgOHrXea9LypfzxcAnoEqNBijRzhItlRoOIWnb6/fcdchaxgVK3Nr16
x4IMDkjat5OYVdSKN+a6BQlfiHJTh0H6tuuHm9nED6caO/V7kd3zxhTsgWYWjCF7dx4dDo9w3oRk
nz0+jIa9MK1AxjqFaSw0hQRy6K22elZUZLOrIik0TYCPSdxYHtsEF/1MqliY/Tx6Vl2Hhrs85aET
g0LSSSWDTZO56IxLR3J4z4KNHaWrcO6KVZ9Wh/nXbitad6ueKjmZWJCGUObrKY20GOjaZ118R5WU
PDR/ymArq2s3B9bBjyx07b6tY5e5Ss3bHOs0pU0OyqAjN18h6gCVivaoMnNH6irC4bMQ3+agKMaz
BikN8uqIRe4nYjWoykUDhlNwBOKv4AuJeEAHZgdiejO6oXE5PqJPoG8GewgzWnWj2eFTUwvJEMmC
aOzqz2NlbHl+pKM45nqtHBpyWQA5jsNBLrLJHlMsoEvfwrSzNiaEh3PK9Uv8OvNaCj2d1hGpbpff
dhtOLg6REHZ2knrxdV/TAeyccVOQ3Gcy7VEmzOfAe55Bc8FEVsAm1m1F9c7uvFeTGQxuaPg3PexS
oPXiJ7v/xPwXiQV1Fg5I5QTuf+iwo9gpCh99AgWURe5NArXKeusOCg0PdD1ehGgZAd3Vt0XIaRff
35uvLZuhF8guQjkm5lpWzFveSdDi9PRttEprHKhGMHIB4uywgQoNhseayUN+PZUdE4eGVikxgeyn
TOV9tQXabOsiGMbGaLD6Q+l9CTJqPXT8ODfujaOeFrHUvPAoYD6dJMFhqJ3wRZJXGbM5SQvZl9zO
H8TkWEx8jJraxqfXcqf/6RThoK3DEgKH11h66w6ujOiyUQg6R4AM7KNuP6k73+vbV79oqiWvwZ7j
7lnhGmM82opMSZBx7+hqUxTKSBL2AELAKmwmOchSqhhTgMspOcDBt2CkN2o56nkDP4ICeNqfB2EU
o3mZLJArAmYFrR9LQI/LE4FHrhmPJjmve5GAxkwBaIUtnyZLCNPXijw+WI+BrO3t60ph5Ja8/yPD
jjx5hiByHq2H00x65PFJm856XArbI/+THSK+OXeTqOnIZm5aJ+tEN3eRn7VvRjkR/dup6tkYIrmt
aHTY6DROS9or0uwVTTq0XNVVxHtcG6HeiH93gKsoq1ekJqhmVWZLq4uakifBS4b7BPukvR0SivhS
6qSoEcKQhfXMXBf/loPwglz8Rug469QzfOjr3BrlNaZ7RdKMsbwWvE7NO4yPxJObJe5GJ2eJeSnr
FYOxvvn1eOP2t8GxNX37uAOTpOn8JYVloTOi+0ohXr0ZlWAs1G9782PhCjRz1P9skIEBi4Is1/zG
9Q+umAJZ1kgublcg5xs9I6EclWGBKD5lXArQaNmDpUlrjGBu/VyrlzZbh8ay2LVm20qzkERAredU
pBbDszQu5NaJu9oO7h+jFLAOtjvCG7kifoU3CXG+fCXFD0xNGxgKEH54LULLlNKZ+3t/KNJmfWqu
Dyxt3Wy1dsULQFdsQoZZylhjfuTCetPNAeKjRi/kEe4SBgN6Y7pQNmdSu9WjGTB2njJUNMkwm/XG
xpAO16ulUa2bBFRBdd1ixou06U01H2OMYzq1P+Tgiq3XWGhhRcxveV3+hzL50/VAzpj8IO7h6DNB
ozUnDxXzivqPoSePw4TzIRpAf3RdiKAs+dIXOS8JzIfFpXEjXLQATtPwS2uN5PJPe4OGsN3OQucE
PUg6EA3vYwXcwlWiV/a9HXDWiLkomLT2C14YJVDC+QKz0jsC0kMslJ1hTMgqsHpGhXQrSJSHzlLo
rCPbZg/EhlePX38ZOu0ihDanU901vqevAk4+p4tv7PX5+wgZUJnGJ37NGmPU2XyY5zw/asRRluMm
JW88qalZCjYeUBhJN6kcV4Yn+uMClpQSEIpPAxPC5O9acfDg/uLo4aeinnqtX1hjlZ8HaNdI7EXK
9SCOvSzlVHZeFWk4bcOlNbEOV3fW1yLVHY5+zPw4gssHO1JOMQxquZfxJGMO1btjOrdUOJJBH7AA
ZxroddWvYSxYWZ1hvu2Yon/J2eAQJTB1NbAc7MxqMdTqNBgnjOYFJuIgkl2MGqiNepyI5aV/+yh7
AX/1ADRd4MRiH/0EfgE9hQmFGxvJMdozKZbve3hIP0WcvBf/GWEYLCST0BBrHEwsB5+AfRAF34XV
l7JscSpMHgQfwaQS8bzluVnN2hWevXIlkuxjBRLhrpP7Bb18N5oNWRzgcmDsc+wveklNUfWyYpWr
mYtPE2skIt+3CNMGIi0Vz5+EWpky4Y6q1h3X83U4Pszkcn72zLLPeihdTvXKEyMYY0xnZzRRA+cf
f9t7lqE1dpIErylzI9YXnfus5roEeaCX06nwMIXCY34GaDalq5YrPRnNJ/YNz4vCWbYgmM2e4WAi
mBSiMmHsB6pUh9Ua5Thi9uk+vXLHJyqnwYx6yJF6vuSqDCFJCtyC4RyN/T5XU5OfrRSyXjAs4q+S
LDrtw+hxSXLIm9ZMhqQ5YVSOSGQXPBDe2/h3uO7U3VzCuvWa2CD+hPhGgEKBSf0ebg2FvOBtNCX+
A2QsrCI1AnhxmG8kAfo94dbc4jzKPDxJDV2IEQ82sJZF+xHVTX5JgXMvFIpNLVGb0TOflM/2xF8O
w71aRRHlVxwzECnKclMrnSreLZEnGOBBVXEyqd6HAXQ6MwR3zaVx8g2ItSPtY80SbKRant1xoG2m
xyGWKXSU6jo8U0FnWEeoQyyBW4IE0l2NCk6wphq0CkBnENdIhAWWl0YgoGSU4zMXC1UXaubmuMJA
DGuXqwHN8Yo/kBE5/BPI9+TU5d6YoWc6oslaDP1xoT0NLb0YFV2pTMGOwA0ipS7R5BL6+FdrPObr
lxc2sL+bGMvbLfjtyU0wJScxgdhfHSLBbkm/CpkIhKi2A2Mm/huK5UdmL3KRGp8guO2Bk9ZJe1N1
rulUhjMa3qfO85MgMGfJ4aXAn1zz7utogO6Q6jQtb5GhUAuQjQfcFsqY3FaUVClxxzcNbU1M+8OQ
L6/B+lBsI0k1S6P2idMWjvxYZGTpXtRcjNsCVXjJTzOq1hViF93XGxZizgSCYTV3nQLijnjdEMkm
NQZHf5YFBrH4iDSpqaH5IDsRqAf7e8k3dW8W3RdvCf18oY6MkkpJBifv9578sAa8PNc44vyBwXWz
TJc3tZzKZ7ARB3p5U6RBHJEL5NVpSMwhVDU/D0BaNcPMLNxyYQHF0kUic83XkJnrHu9UVUf7Loaw
a9R2iX/yihOGMx+1LKJN8CaBy9IMaxM9gWy+Qu2EKpY8sVv1im2NgeA+EWaxbVJ1THLbsQgdDRqi
roSjWiaBH7OYKTdW8U9FjhsCO968UhMFlLtG+kudMglnnYbi0G9cfJLez8Pxwtk1RQshqAAmo0oZ
kbNfKPyt2976287pgzWDWKjfCgCjOArl8jddYKB5nGf+SWoHDMG8UQH/yreFkkVzHYKPMUEsaEfL
2Qh/ZFQmAI8I1/ZsZVaz5Jt3igVvnNi+QKqthRv7rDiEQg4w5bjsxOUllqzxGEgnfizoh4eX9XTd
MnstDPmRL1PawZ4RhrS06Cy0EigG3XkUt+Oc6guhh1v+2C4LCadPkie0CQ1FNVlS2KEhfEliwwpl
uZcG8cnax8LzakbuhTYIctWGlQxtw8RoPlW7j99fqRQtEU8qKuT0+BvvX90SVLOq5GGWTGyvDSWs
8ZNUrxzKXIDsCAHrdCeF2McPcXRBqInOQ8TnXzhXw70R9z36opurYibp8O4DhisBHQ9+OTE541Bz
dESCmt7zxlbWTB490bEJMZ5cForRtiJSV2UmFAjtW/9a0fKmiM6INmuJLtfFyg24GkI1GOH9C7AI
XI2344y2ALGudQMepqPtMTjiaztqv+jrR2U0pyKfwpFGvtjn71+D56JMVMQm8N8PDHmDN7oEOLS0
AR3+RbcfMP5syq1IOaT01P6SJM7yMhpPlllvYz/flMhvUTg1WaXgWebt9N+PGmB21f/C3VskneVZ
yIIduHu+uGGOlDrfirtqvwbmEid2jiQZsMRxcvYjF6ZSbf2LZH+4xNXVgzvsVoPVkUCbrh59r4mn
M8W89b8wus+kyCsYAQpZgSx8meaBYVIp3+VUwPmQJq2vcNa02kBpb192SSlz6X4ywQJnYjiItrWG
pCYQX9wZ/Xs8qewpL3upnga3ShZPLsF0sqJ8BBT/xsIbnJQkpgrDlQClSQfQU6Kmfq2mrVmZx5e/
Vdw1Vhe6ZHD4ejIJVTg4cett3bZjww+9DYGkTc6KAEQEE1sbYAbc0y7K6AFJJyjSOFrXzuLnBbDZ
+Lau5VYTwLdYMsgKNBAv4uufbfmyI70VUb7lmqVC3f0Rwp81DfvLo/ygxdx0no8hyeEbdJhbl1KT
XfGJ3/ZliGiGP+BE9gqoP83wanFjUYvdDM0pB3RqJ1Td/wLhWNNXYsLMjvtl+oATq9PuvbfUyCSI
fwBEF0eqCQHgSmaDN2E1kMNBo2oHRLE1G3KeVWFXaxUUtR0LcPIxW/+InVk+8sOuUudX/eHqf5QE
bsZYe7ylW8LXPo1oLFAWCk+Tpdu7QE44zNnpuS7KcIbhvadhV60nH2AGZ1g40S9NBotZ9xs91rRy
EPIJq6O6BiUYV3AE3/QvQrE8HA3LhRY3Ct4leAOHsmdPjZkLllx+xPTZuQjfSHECVnFeNEXQFGD/
Vqp8+2v87TdHTY4PNg24c5oRPqIPHfYPviQwewJ7arz0SbbrNncCf54vDAaVePdeRUnMAvQ2dBJ6
RoBHqs/HOX89bE6mSqnRiQahKQFJdCkcHeM+Ycqk7gv/CSSsbniWs+yXdf9DHK9mon2u0a5NU5+w
0GwRbH/2UsfuJWFqQ5gVzbb8HR9+i/lVbQqWd/lMzMX3IF0enT+xRSNCXllJ5uDlWwny+dDQt9d8
giVeq5mS/CGS1uK1h7BsbJw6oywenU5P8jp4G1T9MGnK6g5+gq5m7b+gWYAV/inj8CYdknfo6eG7
1CfsTfhGv/RBNTczs4tcxpnC3rjJ9bKmgI9DjSDlhlWapS4LO8jMBJn481Qv/TZKpQJYp4yDxtut
Lcd04oZaSYMsnC0nXwCaF4l/EoOPdPeE6uwLE88t7lxh+Eb1oaqCm4m2iT4qklYwlmnAa5xWwM26
8lgtPnSevx7Mj252GmjRalEIfce2suVEFpG1PRtgHpKeei7HZU0cr81OqNYO2FVEa90S6nFWeQF4
spoRMG6ib16z8h9996lC8pAI3yZC0YEpkxjtH67hYbpSmJ0EKno1qOUe+m/TL34kYc5kZOeqzRh1
DdYMYVfE4UYn32NK66VxP2PmHlszcUcYkdd9Pvh1AjJODWdw13MXDLUUpxT/4aafciY4aJ07n3xu
5ANRYAeemuexNYgRdOVp4XqnOlqVtnS33Akq6cgmUrH0oI54grinynP2KKbfEoVt0Ybl9ziPq5lX
bMNa1z6TLIqsgBUml9AmbSt7jsQdz+aFlKaGsgrrNaOjQZsfqj3BAjgWj2J4B1CqsP4xjcS9J6EX
/IxBJIehiiBRCp3Gz4i5QSeMxuxcVzpPc9JdvcnrqXWXd2SRQVSIRb8ErMl9UNomGZGMvV1sbU95
9VcUiaBdNtF7xZh0Q+UHVfzQYN0oHg+Um6dZUZLujBfyaflTPy8uh1IR+2J2pULtKzsvH4xYeYVu
ZbysXvlKDbKrKMHuXKkbFXKK1y0cgnmWmAmlinIwpXjJC+98s5bnO5wgrd6OFIWtSm+UfC1nxcu3
OD0bGsg89StbvAHr7Nb5plx3uLo8SkriTSdmzP25Caxc2tFzc4Fc00O8TJGhcBqRXSCj2sgtD2gx
Uzbosne6sGzCwLwgVI0KLxvhlc6ZIMp1bqLW1qXHbl89AA2rFONSLSccXL39nvUBH5WzWxoAcU4Z
/flcm5GEefp0mAA9hGg5i8oXtUHxKyKvNsrRvgJk+s+Q0HMbJSj4sQqYrUsZ6aJT+d0algemWur0
pdXVJARLA4Pk8lL4Ynvi8EV26EIKsoL2x2+S2k+P2oKmNvNrdifdoQi5F7iO87t9pdmjqunVJL3o
VbWpzl1EF8PGnvnec5jm3hUeNfEWy/GKCtYwxfSUsKf9MdD3UpoCcNoOifkPwDnRbEM5+/UNilcL
muYGotTAIVZZMXz0Gw/lpsDZ2iQjWl/E78MXaGgBfbn40GIb4oHTnOzLfupWK0hFUGp3K2pEBEC8
9mkR0s4zqSWxV+CyMk80hpxwjAmRQHwUvqwSg4fX6q23pJ+GpAr9GmB9zCv5oUiHh23GW3s2E+UU
OSO4bM9U5Sp9zIj789kKUWouGAFhZ/m9MkGlKeqehSnRxeD76nQl+ooWoBoaQbvT5H6ZpSFPIiEt
wUo+harox+Cu1iHXxzhVKd2/N/5pm69ARtgg7uX8GIw7GzhU0V6Hh6hxoHv+ouPCib89zRtCF1Hv
YIuwHkYX3uKtDIUcQNeLcZFYZWumWO+dTeVa1Zh8v48X0GcB7aEu8JGIeUtzOc5XDly2tOB0ZW8N
D6NUzHV0rapC0sBXnQjdHfhgsqfLawg3dqz7t1PyiXHVH26l4OfIrX6wEnex0LZWsH2/vaxyar4O
V2zLw2jAYXtbD8WXjSblX76zOEU92zurwijTabznIVd1m+tCrSv6+DxQxJpd0WjkwLIZUrW6lrYS
rrMM5v2z6NHwsgo6Pv/J4vrB5C/q0TJEa0SLm0BGZ9QtkUXUr6DedVMVHwrOfW3c4vYDP2v5ZyZx
DZScIn5CgSmYstiuYl8GH5vHufq+wTbKPH9ioST1VwsAWJ1gYUS1g5Za1qkPna0fcevjcP/zPyMC
acePZEhl1jy7L0h/YdrQjjUsoYs6bDwAzH6BU5tPbKLGyFZCm8TxJfNi+2QMneKZlICSHm2Vl9Az
7wP6qL/Myet134FgxzPgRR2E4a9iU2eZaEfudV1eaMnOI5PMNuIXSnNdEpkxLnpHCpANWRXp5+Ep
9hr5kFrPFnveS9F3/VwAj1fcEe2vKIkc4zoKWjBWIduq8/bTZCk26ox+YYmVfCjWBItnpm3rXTGm
8c+MzSh2BlVs+0VVuGOalqz8SqjzzOvX8VvbalMq0S1ICi9n00fh4m0ET40Mqj/43k2Himy9eKVm
LwuCaovwtEHGGbwVcmOsOl2JlPBFWmeWPiQfmy/fBhFWlwzWCxNQZBgrO5BUhvD22OqniHZYk7hq
u9eU4vU2LlN9GYRq8pBnzNwc7E/0Wp7tn4JeKPg34jk3PNp5zcUPeETa8jLC5J+8ThFfVmcoZmbx
NgeaUGSSYgtFteCMrmaj9aXEXkZwZhOFIDeXYO89AF4EjDOoRdhAczqikKkX696Jf6PjZMK3YzNm
1f2tM4Gi6E108GNUIv9w8gG1L9YEkmgexkxmdZLcutNN2DBsVZiuPDveVWZaY3REJN055znN3wPk
zJ053fYnDxTNMdaOVgI7wSjR1C00Tt6mRdHAvMAsU0Xi96xEnS7g85dqdk+PMMQBU5Pe5NDTPmNq
a7p2IznDQ8X70DlyyVQM8Izsm70DtQgtjhqLVQYXZgSs/JQstmekbMaboAIZ/nTg3KIkymh2fHom
A1wsL1ZaL20DTmqMm4MYKddwKAcXuafqfIQShqvw/WPqwz5pXsa0AU/K4Jm2Rrk6Q2+LFUr3j9GR
iT2Cf4VmXDHTQ2TAvDoJlPmJ8I6qnY/yJ/H/jltlio31lbwZzRztSyq817BESV17PCnwCu9nxpt3
U3wlMGzboxJUUqL3Fmk4ZcWf144fK/Az1CvDoPXTT6KNDNy+CeXg1rQfk83RSZa2didf8ehTa9W+
eYBO5dPapW9YnOkDfLvoAthK8JttVV/JQbvyiKT3gW9BCn9JXWBFXCwKZC5TnHlBuLOMpyXt2DhZ
4XDT5ONOsVfvB2/8shcmBveazSBcPhPV0yHzELLxHQIUDfAEwwab0EKNOBZZ9vOvyzsVB7sqBWVc
hyZs9PuqXPICbOJTV1MUfE3dWJyCAU9h5zUP6fegNKX1QhDcDlckjb5d6gHU0iAMr/SpSroMeZNS
75LL7DOoOWM2SvwwZVUJ/l3Lj+bpTvxUJyJzoOfegHQu8EDw3wI6UgpNdWrrauo2waQMdU7OH9FI
UhR0xOflyP/Hr3YKBiITMTk/ubehv0u90mkgy4naeCtYYQjlAnU9fI3I8u4Udq+E9d3vab+WPwvK
lZUw0zgHnlDjjYcQ6JLqUrrLjK8aqvpmH40/KccfP6MD5dF0upaHoN23mYRYTtwObLecwBAS60aI
uR5W0Xg5UIw1kI2z9KFOyYgSBg166wgFZ7Nnn5HRQ5GgRNmXJyFyx5fmaV207c3K4wkb2DbPFyce
JPMm4SD2FSSguO7rfLeSGJvX1QDw5MWOn9H1JF0P1Sjryxv720PaoLvMp5jRvcCGeyAVYcY+iusC
1s+rHpXN2bmn79o6q9ZjYHalDa6Yqpl4QXIS8ACYOAKVZh2c32zP5svfFaOK5ib8QQUMgq+Hjpga
9CH+ZPACXMU/mupbwOmx/hsA7qVqvby8V/VvYMxpdTOuQ5dz88u4SzP5iuLzu41fsR9iKnECjwD4
xh63TvwcGB7C5dsXP2eCqbcT7FyyTEcXHFWfunLwTQ9REVTOKjJvUou6AiYvSap3+/zS1D/FiQAo
qewr5zOy5A8hHYQmPzevKlsLXU6pVTXLZVS5vL7zOrZTfGkca698EGcBW3EBN1F8/F+BWfW2LzB4
qzyZ6oAl4cVy5jyavoMAOVIvz7bpgNIg5GhDe/pXULv81DzZnIcvhSdLrJiC6I/s90gHTCBhb9XF
DvV5m6NYVwx0UZOdopF2jdUv6e+dbb5/FCM5ojdIYntBe+TQHo8BMgDE2BuksOh0ELiz76NqNdFe
hcAclxToQFqKaI5VXxBHBj3l9aF2+cLu5sW8co00ZQKuBg0uKnXEMhQsVKB3YW4Y8H851BEbPxF/
qSL3kdpK+pVihQdEVNwOFIy3H8oLUAjMcnWbs8E3AOHO1PgtzUnkfl4xqmCueXwPlueWxLyjqLyB
vi/eHpP+3kIYdvW1W1GAC8qZdpHMOxaKTYmS7AsEif3cjrNCuxs4tn7CKe5oMgO+E3GCURv2pvtW
LXWZ0on+I+rs/SiUTvojTBCXb1cjGhMAo5wkrWsij+3gzvZ+MfGbClxGa43WMwWk+r3CRNJtj9hX
pD8gldMSAL9GbnftErJmQuq1yZCgenE/EFIbA93phOcyrffF3tFccoogHIAhUzjaYDxt06Y/pxEE
X/bs3J65KgZEJNgLvGi9DZ5AE8SBEnsyDqN6lUPFicvG5AhH+pzHJ7FzC/H1Ekk54dKmbz+E/8Ie
CwRwbGiCiAW6OdKzWH9iAqRb01OZoI/HfbUYyDlzYKIV/Om59ePWqLBguFzKJcK2Y0JlBC7suGcY
vxJxqHQ8nIkXGjYSfBd5kr+RMr5KsdI2UEh7bZ97HOrjn1Gf45VmsLlkapKQhLRsWnFjFhYxZgHF
86NimYbsHRFzsPZXRPcqvhxoe7FqeSVDBw7BrEZ+6KTRRqmmJ33eGMIzNSsjfZTZV5VeuCw/IDF8
6bxzyDldaDnhzlfziI2t+m6Lgimc1KRVpcqxFJIc5fD6qm0lv3Nyizkc1mk1HCu5y7c6Bi2vMahV
mwxDv3r3vcwZQYv8aHn3aRZcCFcaulJ43pNWnxVLvwYFyc52kq0dLSDtHmIgLRvY9Oa2EjyOhB4F
YSn5r4FqVPkrPGPnizDe1Qpfx9e9yKnbSBMl2HeOZHtJfz7yMQz5KBkMqFrGW0zR65K/Ld8JIWIe
DlYxKgW9P60uZM5CUvwrBGMSbvZ2PuAmkcPNi34+efo3r083QgMbfOQNeb808HBko0xbTazlI2Uc
1jtqXJR/60wqEVWs5b4AJc6Gj4gWq3eeVufX01AJy6lfagSfEcVp2ztrDECX+R7HFor3HjclSNHH
KXi/VzTkFUIfyZfGLDDl/GcwFdElN/FbkzywIEGtzNnMYpD8Bz0AAN6YSn7oM8oPwRkS478k1Cfu
gEcbr1Cf57AorZwBp+KYJCZHRmQR5gzy8DXY2fTOOBNczIFCUDSlfBwntck0WPUQvrnvVTIYQfZF
MCbeRgbHOy+piJHOomDBvKzeIuGNAzNqS62gD/mAsemqZ+R4DQRAoBGWqA/mECzEf4ANA09EaO0u
5mOduH2rSEfDCtCnC68o4Kt1v9Ml3IIHYTWtZ+iYDc+i2zaAroPbvBaHJ2nf8U5iaJ8dmDylvqK0
G4m1v4kDyZEBUw/32crTwDJypSmyvpQuSUegLlwPOUoCKSuQFiboflrF3U0EB5ZIhJVarTwnYiT1
VQvdfgsPtjN+WkXbUhFQD9+bEz+EXaF+bPmxg3T44j07e5Q3aLe6AWusdgH7wAHOl6MegblthQLl
5rFpW/ybbo/xUMtFEItDP1/oYMREUylC+WgCtusN1mGnBeHnJSYLQ9ykak6Rr/TicCu++mPwnbL1
fhLe5wlJjoxo/tUivSp3seyOGa7OqoZqDmczeoByHGYxf73bFR6ekm9aHugcJhQ5xzpiIFB8iGKA
uPXVYrZhWkrVCCTZew9BLQ4awH00EoEwIk0JHlDg/XKI7g5IcO3gtXOv1BRmH/7u4bzCKNtjUWle
bHEopd5iESdff7nXpIHOYX4hGO9AKWUuJzuAIQkF0sN0Ib1eGki7DyqZ6fiyGslpRAzbDHOo4hG6
BigURa90xyYAJlTLLDE9aeCq9NEEjZOpZUPDD/ynTS5ikHaA8ZaJeC2Q87rznxPEMZFiQi0oFh1M
L5gPpj02Yl26yZ2oWtFvlxiRiZH/0+03OqnAKrooqfkhkdCHQBdgLBI5LBcdArnmrAsKhZrkof7t
na/wbjbJBaKwruoFcwxKMGwS1BE94odiIzeEgxry86jESD3waoCQyj+rp2aVQM5XsBp8RQ8xbteJ
eC9/9z6fI2eepMDbGcYTKXapDF07kUN7BrckDXV02ShHDqkZwLGR4+4EWwvzF5sZxZf2KSWaG9UZ
DWGJIxLWMxrts5rAARorBd2DeZ6n2gzdpoz0ktBxQCQjXIwaYa3y2Df6itzszZiBhuvvJ/CY7oEk
bVaTG/kPMve68S4JdPD3DkLqwrh7/WUNSiVUM0y7Mktl8IGBcfpE67AnHZnF1xf2RPMXAfaNF3Cx
J4IuclqwurU37Xy07BPPvic+B2KvkxNTs2PPcG5hfdoRgITpxKyXk+fsp8b7y5vRnq90mRLWnQNZ
5xkByyWanS+eFdSUrscwZA5la+qEuE7nzEylVUkvVTIUiGTMPRqvv1SUwjie7e8toHfjH9xyl8r4
kqQRe/IJdbczHUlDArcGYoHAel1jXF1HAkGADPglM1jWdlVQUEfJ56cEvTjTy6wf1mzJT+I+zyLq
4WNclOGAhwbEqYw0p7q3WjEwdzyF2YHS2Iat2+KrdYZpHOfBD3B1cw5MC+vvRTWegm4WRLnOaYpC
f7zhCqYqG8gNT9k8fKYJfALlOu8RgSi2uNThTdBKu6EZhpvp8VuO2lWGZ/nsgTLzaXSR+SgRqSlR
pxCVgV/m1UA00Ij8SC8QjUYkWCGhO+HEw4JZQq5C7XB4SzOa6vsP2tZAx1CillkRXhi8hNkJCwnM
qXgQeEYtOIaRrnTamNyPvxEaNv8IGoWiiXnzm/BHabJ0+giGhRhzSVTI3pCgvU1NQzDcGI54bafP
zRYBnGDHmeBwKN1T5emKTnNYLXQOqMqhtZxBHo37piXzKLnGpZDA95aSYU2hTVYKjd+V9SDUDzE6
zSxa19/KhNys3noMxbUoZB6WoPd8gIWOv/yZB12PDA/mPZfo9ec5KGwZk22tfHCjOP9TGVaxK+2V
nzpgDAq+nk0jZSU8dcfRLaOmN9sgobfHaEf+bZ6+Cz7P2BjSbVH/jgbiF2s2XFL8kzfkcklg5VTu
PlEP/T31vAwXIwcoSlbIfOYtyaBi/0tDwzRzcPfGDRN54nWYurOMOMIgRiUH+Iku/P4xNW/pOm4F
GpqYTkKDrzWpoY1nQKj1j3u8Xqrt6s6K5wFCdIixoiUyeoB5nS3y03Dl32eMb13bkWdGbdkIpvqP
kXoMsbYsJIPAMrQYUzPi4j+DJkpNQsGRKV3HRuj52NRKYCXxblo+lifDovuyKMhIVjUWGC5f5lhf
SznoUkGwkiaQG7gTuQToziGsyFc/bgsuyspTrSAdYItJdERdctjp2J2+mlHb0De6C6B9KFjAfvCp
FzcHSHlwZRdne4HulCIXsupkRuC6W1CZf0t9rITKNbOzG+3y5LJbVeV4SA6Zb/NKvgbHbb9cT9DV
SrTLcFiMDfB5qQbfXplIJ6JRUeBHv/6+qlPOUb2/2uM+TWGToAjibAx/MTiQkgYSBGM8149JJXrn
REZeu0eqXWo3Lf405y341OelOn0nMdTB2GpyjRS6aCbAsq4xc5DL/SDDDIoAIlFOdYRsUsp6hFl3
xu1fb25GQ5adhVPlXLQ8cvI7C06x+Xiv6epobnh94kXw+WPQNXlV/HRAeB9MqSfHmU/KAancETIk
yCwuwWArfdCE+TfOV4qQnfQ14iNYJU8b4V8PPb5DP/GzaKi7XyhPAqR3dUAHXoBDGqhNXdxnElfI
ar8XIDcsy5XVihB6jFnwMXWiSxwqPRmzbORr92Ex5Sz3Vw3EzqyPC8dwb91PSS05UCcOjlzpIYjs
AgZmAh332nxVfnwzRb3kopVwEg9nVQqnZ+1ukYSSPYydi59hbyvbmT2Nmred3wHnPeCAkwMY1fN9
vXhqgDaLRz6fpHfvc80wgpYuxTm06HGkwdVwopjajO+pV2HfoauqaAcalDivFxi66Ztx8JyhsSUG
GY6Fuo9dgGlGWOFaFf4kJY9a/x7RId98HWk/MNpsujmGEyLho+4qFopJRsHGHi9VH0m5puoNf5Hd
lwEU5+GlPiJN6ujrP5HomIr0WASYf1cFgTd23Ipr0vsUxH78GpCfIO1HFOax2bUQVYqzTY/oH/tT
g96B7WYmxLyGUT/b6VMPp9X3iYSTfROY0mHTSaDYk+38G9fuRXHMO6lGkHSUhXSUB9559h1IVS62
iuG3LdkVeBvz8BUAqrp6ptoC1t+eRblz5lBZGxk1mPibBfoHhMyVYFM7jHRRBP0MNARgNyvqQymI
2Q7u76ctvbDll/hlHyKPn2yTdvJ0DkabRuOzs/SF/cL75H9tkxD7v9qnGx0aXVz9+Yp/8d8TmYpK
rB4zEPA4l0vemWgVkHjlGWFoRBitDJ0m/Grs/Kd6rH1ErqhheGuxhzz37iNtt3JGms6ZI9qXLySw
k/+Nzhmcp2SpjfBcJ04Ie29t+KZEQZRxJgbpzYovkr8xtu6ypKLHLvmqb5X3OfKu9Q6RNA3Mnokn
s8egNwKNhA7hd8tsUIX3e6t07hqrZn7zo2YNbqvkqs7EB+ZqTGgzIEdTOuNleySyFWao8e2fT575
5wUX6GbXDPlXWyhxYOUa6hP0tqL9cLZRlny2THjn9qkmdbH1/PwPgICOq8ZJyNr9Am5W0b5uzebp
DBBvDIyJtB65/h3dg+fyb7rG9R9TMOQju9vqwAnmJRn/g83OGIjxVvyhwNJi/AHN4CVoeO7ZtqX4
DxAVOqngM9Y+x+5yub86XhMiPtcxqRII3cJtQKVjrztKggoYcfrL2USw9bdvsRUwwBeuUfEIyF0u
SHDwp82jtll4ziHNKvwdg+MRxgPl7d5VBL74xI0FF31dLvCf+T068gDI20YAuzX6017hLUk9gdT3
24K/KjM7p/gc40P+RKFM6Nv083jBeM7Vt9i1NCuICk5cGxuoT5qTy4HyMjB1LR26fCitRJQ/qZ7P
+PXeZ+gC0PgIUABGOD5mQwKTX8LZrnysSoGqmIJK6U/UjECHap8RXOynYfogN5QDBoxnzdv5I92J
Qp7S1L+mSPp6Kki3Ia+ompMwpfswBLegSMUBrgfAU6gE1T25qOsFVMB3yA8k/ME7G8oU3lBFlByL
fXkF7qijBVA/TZVrFP3DfFQGsbE3vTJJhzZO4E82bC62CZAv75hiTapeF/CpDi4nrbngFNowNh7+
V1l63tM4VEqJgoRH8OQtMOJfE1iFBMXPRYhcBJqzQfu/Y6+xCFDnFO/qoo43kH1PJcoMWtLHHKdJ
Z+CGmv4kVqBYFuu+7qgVd92tHCp+GnpLWKai/Q6VwdcPz0sVZI4WRXiY2z2xrxKLSxFr8dkd1RL9
t61F9VGjzF5TxS+iwAWYTQ87cssxnPmUz4+nXwXK2HtMSw+rhtarONKCuma2+xAN3KNVWlvWcbZs
u2Ui4GkqLd/aLP7AGzVzZZItFHIuQjVpxFF5ayMcXr0yCL8nOf1C0gqjbE1V5zdzHAucxZzMKHOT
heDABRF+42SIy3BsJbM7HcRiDqn5HxOnmDINUsqP7zfwtsMa8+lfvFewjJuSHfOomAGRXQHIs9K6
xhxcJnDlUn/JqSdMqnZPL+mW0UG4Ce3mHFcq5drNEPyyCvffVRNfIuifcFmvzTSVAkyItvBqeobx
V3f9NNgniieVAMaNi+Bd1BCzfteoK9CKHhoY33DtofJf2CUpefTs624Sac2CM983TcqXhAESdUS4
EdIvNDWHxxBYU19Qn3ks7jLZnyHhIUWWlruB6mtQ3z2E1oiH6jFUaiQba2wCTgfA1XiTUN7lqrtL
qfxjGCxUo7dMFX6W57SAVTNVr1ogdNGT00wjYD6UVXyqPB1xfiOTNsSABPAmbancNEaVt03GIVND
yIn/G/xcQ+ku3lrjAZecN3yXgx02YxVPx33tEdtwfSUfsX/9MjL/G9RHH+khy5JnHTzD5a4ejEAw
05RPrTzqwkJzwCLvi/FRQe5sAJhBDOcxKVQMm+8TBTaWHtc09i6dN8HKArAzNEBYUPqxLKsHryxm
P+6oDpZeimjieGS/ZK+hSRPVze0PiI6qul0yrrNAFr7ijVwdyoiSMUWTfjlIjXJsmUfiPauYAWs/
X/cI+pX63WXpBBcP2wLGPnzz27QIrlYXRmftRJDg1YpBvd1phnTYSDHc+hlv1fqXUI5M+saXE9me
54sII4dXz5l+LDQGNEY5g/NbQpiJkyb3jq4t+/Q1IEPW4HWzjLG+8xXJcdj6EAMsNsrNeYvYXwdf
ZUQ0nl5BrxfH8jsz5h4/4jwOsK9PeR3WbtDGqfeTV3FvWdnXDwcKZX5T0yYvaxrRTo7AnLSum8go
eWtFkP7CRdQPKKKN75nMjfKNDMko2yvisM2pSBWslkJ4FdjTnTThBSznu6hbNvM2qEWft85m98dZ
DR9+3QPN/ZMJT6WM2nbJDYQvUfS53ObXgiyJTWVUm+o1fS6X47J3VCzmJM31hxbIdKa/ub2TexIQ
BpTwOVpZOKjocxhI7zL6zK4n+8Wa8YDhrp6aW+NLCA2dMducPqFNayHnOiuaOn81KKdYsGDF/8sB
CbsD3nv7uNG49/peYgEqwMEtsm3FZIRVYjEu9k6fNRs6rvwzZR/5paiKy+RHuB0LxcydQY6AK1lY
+GNuWjfiOnmTp1RFPJ8weGJN7jkTbbGjjDehwHOtfO17Zq8pfEhWAn1HiMMV4EeYn1htP2k21rEL
vZkvti4PzvQN3yNOkwiZTAD8zSRz8+MNac/lR8U9w8KV1ToQIc3edA4K9sHue2QY/vlpHpKA2kOd
pbj1RK8TsQbHc4epdZG0CGkzcIeolbcdm/Kc/phG0mV9IeW+R+30h246Ell4Al3w0QhY78saXlYB
7nOHGxa4au71R5DuiqM/PirpaYGzWZJ4n2nUdQX8zPsd/QQJyZxWcNqiV+on9Uk6qClRGzsSbvt2
UJ8mG3G9d97n80fYM7RdQlgVC4rYUkST1N4R7GNdfH8+dtGtm2gMKc8bs05PRqjzfrQDPWzwnC/t
rIPCyo6HSPC5CImwsbyVWTu03b6hgJUXYXVbU+s7Vp/tuP9wo62P9HWXoKGHEPYpg4w/DiTb7Qn/
G5o88qRuuZQJNURIsGfSlyxlPrMSDQmsPTa/X4BB9TCKq+3GJ3olkzoLz8JL1ma9Su/NsxMey7+d
CaPs0DRXmrYtLZqSHwMf6+vROlTLgBJqsVLw0avkcYK60BFB5l3fTOF6B/kuBcmXc15AUh5tvc4J
Ff/4OfDD/ttUt0clYs0QFP4/A+A/a2Vo/2TxiQR/Jvvf1LmRFXdIBp1GFjuQP8x+KONSkAGlTINp
inXyeWtkNLESaOlBa3g/u8glxKLmDS8Z6Un3XFiv01VEGgzdv9SGNx8mHAosbYAEpsd6scu8/kcR
D9RP4w7Ys5KjYEAlwYrRbQT9rSD8w4e5lWtsaddpfJOaz73geCbkoQF4tORMgXOHYI+WO3N30n5t
d8JSs/CYgO42XyjKcw+WAa/ZSQwz4AAaCc+FBKEyMcQIgGejov5g81K3uMDqc1USLA8iuNcKj5Ux
zcy6fE82ccdz+5Lccm8+ooe0twNMqlcpCjvcD6Q8BE/7u7oF2aSJmdjJ1yoEBHpVO7cWFQqunQoT
ZO+G07zztnSCQBlpSRDV+xOMPjgUJVw0OtG5WHj0xmhHzBPUZ1cINEJhHdA49x8769DwnY6TPSmD
Em6eFfgEifKKUX1bqKjTRI9hOQk3X3n+sOANsqZvOhfTQaQ07PCIr/Ce5o6HjdHhS6eyatsWSzKg
NJWhsCImnowgNU0Xy834p8vJtSodZwiD/qyXC1mDe97mtFMq5FB3ovl758EX/ZuNi51ZceIkPaTo
NHRwkenYIgSSbRN0QCrGJlssEWZbkxKAxEYjscC75Oggd4Mo4vHMbi31uQxLEtaZkhTxGYX9xuYG
LK1arzQL75Vmx2gDZ5fKs/QcsMgiOyGHVlxb/qP4V/ZeivZMke0nd7N25HEzdcZ9wF0xv8qtJgCu
A9iXit1uCIREGrqKVPuO4aTNlbAG35DBxBLy8OjnVkyXxUh9NW6frxy8JuLHFLHZFteIgXy7y0Mb
TSmOl2eIsEz/NG31ufPJWhtTL5PjecuNK28TboXDcf32vBpnx8yK/H0bBI6TkzANLGgHAPlZsFO9
EiyB3Q1h8Z/trTZncxggUb8xDuXWflUwDq4TkWzT1LjSyfIs5SF/SDQSuqBbQKOadD9CtoWy8sVz
262FEsIF0MmTcZZMoAO4uo6i1miv5n0gIF1mPflPt2H5LrNUHcJ5kXAYeLiwDk6aPbYDQLWimNSK
4uX39d8j0q3CdflqR7TZaywBWHrMz84zvWBBum7TqwQk7f7pLlKRe2s0diYm3FX9w+pRd6Bn6bRO
jDc0tUB7PHsb2uGl8W7YZFSJcjZcW+wM3MhQT1YDOtKIlXEQsmXBsw+wTexIzZJBidkWgIH7KVqC
zRFTxpYPGpizaOhOdP98qwHN/arVgrrmL2ackp/ayKCxCvQUhhE3E36SYnFqsJWR7ELlMCBPbdn3
QBbj+IzBnMR41RXrH+Qqv0da/SmD4yRVCVLBhgfs48jz+hl0cQCvXqwpltyWBIIc8ZsVCxNDaAls
Ae8SdnVVMI40VmzMNvvdrFolUfH/xp4/CpNkmsTHfRdkrufL1J0qKgfs39S73uNfqEgg62wsnXnu
HgZKcbIHVW8r9WeuZSXtBHHDuwObU/hJ1Og6LrYofPEAarrLgG9mxJeVi8cJ9HX/t1+MKvHYJVtU
CvNWTauWUEFpu0gYcFGZMVHP2Gvx+JfTVFgsjTZG27rIZ82F9qENfdE88XlGTNwM0WL6JAk93015
Z+3KZmJA1gbIevwM7kAExkv9pWqmsT+sz2m7WpgVgGvU34pSqVaLvcSClWPfQKuWDK+8E6ZqnFOY
qmGWKA9D0KJLEEF3pzShTG9VPRJT0YlgnOOH2DZMGpAMAZ3IeOk/SnWpwTgmLfNL1hvS73Czonm4
KEfGTIxWeW4fK31XkJtUuCpa3eC1TMiWMg9zrskawel0tIPojO09aTVASIN4fkRYTu/ya93s3dIa
64MfBqrc6DSdmyQcbDOu/Z29y/NTWuLMBLtPZpCJMepcVEXiBpQl1o/DuLlRVIto/LDu52VMeiSr
IVfIlPS0MtsOoy+2jCynLEuQYgIFoXcy0QXjBSjbQBBlfAOHhZnHDGZNl0vG7DpWoKu9p5hYO6tx
5BVusgSYPd+hv+k2PUfU3E8YpBYzligTDNHzc3Kml/vwerm/PgO1HNmOh4U5vvRFADAs+4hfxKSW
0lf2aw/NKcnnvp25kBZ/RHQpkp3Y0Iqi5g+IN5QF1gK3Ech7duLuKWfYx5LA2rFrBHM/JGNfYWDk
tdBvSyMTJMAj0kQAv5bU3nqBWoiW15zqpCbt9zZbU39Mffmq7yNW0iv7d512qnDXoI0HF4qfuKjB
QjQPlvx4JIOH/SJ5X47SA6SdyLEOkRYEBhUsLa7Rv1SaEJMWHxbMP0lepRoTw7pI6+aIH7EN61N9
+PMnkMEhmentw08MF9/9XH16AdNoTY+KbFrXKOmsEUTWh9RR6TEJOuC0KGkYB4l6bStsdVyaIyZJ
wOp3oeD19r4MnAUT8naAkrhj3G3Eaq0hBysCaRt1SIxqSQBZWWVOf34ZfXFOpStzfIHuMInUSrax
DxsV4Ep8BDudJUNGpQeTVFjdj4EaxS3pTEC5JtNauoIAoGSOwIyXrpHuf8Cf5nKuGThECC6krH33
oOFEbYLNOMdCbYLf9xSRjYMm4CZXO1wSJIixmkepkwf0ESn3DEkaX+35xiqelirTOiF0nWTVBFWn
laM1RE6Bmt+BXNIZu7oFeimG6EgCXaRw8jnq6d5ddnMd2maNKqr3zy+q1F9iLcPy9Eu6gs02eN5s
VMuz0zTjnm11VE+ogzwWZpQQHBvAhricKU4/WPL+ZIO+URB8uOt0ckQAjq0FFvBMqigkqQpVzpnA
lBl09zVVlyKzYAsjFKcN9iHNwUv7lDBXtFIIVqCCP5XRzExiX+rZs0v4M2dpNwJvpYpoc7qwG4HT
H1xMErsjoaa9SDbolU1oz3ZKdYY74yUx/gBx9yEU/mx1do7cgvDvKiAK/LiYg3nLVFfo6zg/0Akk
Cwk1c3HfKfXX0FbttRV5VmBDpDJPLIIQm/MLdIpIs9GPPLgDMYE7GLDdwi6hzWu8SaAknYh2rVN9
k1G4StFy+c4pqc5R87fNt+8bf5gNZ5ecEW7VhAmD5L8jvhKXVeZkM71Ele5rayRMw1uLwsHJ8xEh
vFwZHQSfYxxMElDd6hFWKug5xJrGoASkKTQG28fAd+tFj2MA/EcNhlIEaZ8f2E7KiLKcdm/jS36i
MaKyr9V8yNKKExg5HL1m0ywW90QsfXk/3BMDfqN7z4WyfADy1XpWEbqAEwt1/0uvHnWArJOohj0r
U2s/qHKNzBFGOXLmlfOlpzok6xt/I6Mf/KfRHohhHAMpjynAueUiwp+8N8SPKXnvxLE5v8vAWdJA
LXKlZZG3NMZYlOOhUlAaO6KslXLGoiEjl1+ycWK/Nwa+lCmLZ3zBt3Nv/0c4BmBhhw8CmhrfvM/R
zijXo4KdfYmqpIaoQ+68QRG0YOL1OxCWIS55Vp/95wcP0xyKJY9Du3kwPSee2hmNTrGw/vIpZRZR
KkaGUVL526HfAZwzODApZUkFzNkyNHWtesaEPs+4cSXc88xdToQ/QqWGu0xOq8bDIjna+4MCsxSZ
uO+LGwr9R+mZE+aIgy/qp4GeayJ/2HqO2Z+hn2ivd0z/Lb3M0Nl8DSCt+aNe7vMX04IO3c6wqJRM
OIOC3bpkBk0Zbdo7+mxufzeRul0IBuVRnfs2rX4rfQXFI4MAQlH88JGxPP2jwCmrESEBNVqRGAiW
SrHRXsOYIc0MwHIiuHvW6CehteaTBRw7BKnojKoKRstRb7XQEwyMbzz3b8CstzoZ0m6MnFBVqZyo
+2mC7uZ1rGHJOgVCLGZhrmuG3mQCTKvABrtbRTkVXYR71pNk9qJITvPr0CzOm/q3xqGhgcUa5XyT
0/diiMwx0HdeTOy9ryvKETkn+XQ2Zvo4EhelCfVhxTHyMrw0k6l/Mvac3bAeElUgqql7io3n4WNY
6I5be93MHMgOe1n1OGrHG8IogPpbLzHG7ABptnBKqj4MZlz7NJEyMA4L8t81TYkHmt2NeeDrNS8o
ErJPtGt2JMfXZmNiPNczD+qM3J1tC4aO22SqZTrhgCUFtYZZWes4f/iH1doALXC3olwDssPVOVUz
MGdkev/XGW8SfH4cWL0Mi+RZZa89cW8XwPqN0uNIOGRNpN130MjHLaPkx0dLpzXHKelMaQACJsyy
I8xzKW5ZpO5uh9NpcuMy+HMQrMfQrG2Pu4LDfHFsPgnONbto8WgaJCxJrC4XBX4ccLWY7YJBFanF
/N+c+4xN4iJhMWFcDOO630Z9l0WVS+AjH5gdgndf+CLGJYtyRyBhUxC00t/l8SY+9x/w7RcoWt1k
je0iij286MdnvwRzw0nUxHfy3L88sW9REUwfOBpSP2W+cQJj9Ruhj3mnD53TulM0IFEt04mi5Ek6
U+eSmg1eM49gn1r1JGhCWvzAT7enRpYC0cs1USAOEn3swKuz7hdSEWo5aWJFVMGyCphi2VEHY3M9
DQZ0lt/JWtVp/SGO4QYA7MfjsD69dSrkNofv4tIX4IMNBb90Hvyselh7CR1C4BJaFZdGBLCfOQzp
fqrpvhXliEx+3gM8tHMz80OrDzYlutUP+dB0Sr2DihSJI346bj1F1p2pQN/qZLQ3niWwEBPkXXTf
hwH7prOPc6TO3781oV+mGIZIRKF87sEgUYZUxW4dWAOxR46eD9OUVbsIaTUuq8aXU8NBHq+8gm3b
/d/m1NLvOMDNcbgfS1XtD6dfozptty5GuYBQcCej1r50rpE1sHtvLz3C2gMre+21PFbWz8YMNAQM
RzgsuTzVBmqBGZ2BujKshawfsyAKY8KfXEjDmGe61D3BSSA4i3eYIL0/UeGbSEz4KWY2lF4ywtAx
w+sf/ZhCrJ7D8GsKtVzFoUDaZGpoDKX5ubaYah1KNeqBpcgyC7izIies75ITCJndPbCZhS6eTC7h
pWsPEIvwXt+KeP38vJvd9Jk2YPyFtd+qe6w0jGj+npySyu+AyNa12QeUNcuIm4h8HB2MTYQSb5qJ
nWGYMpsXzEwSTbVcOLhiwrwoWLzjaYhyxX5p6n6ctrH7trjg1Uv10mhbBYCk41E4CYHm+7YByv+7
d22FNVI3OVkmDI+wbXodqM8HvYu2tcMSzvEkNp3pyBx+e087wNW9vNzkRkS+IMjRihNEHRjGXUtd
W2AKehY0K9MGqdanQ2m5xQtpDBpd34xmwS2wL3SO+ptRr7q5ClqQv9S+DG5EQ4wExoJFJpkVatP9
rUibO02DvPmuq6ELgwZW1Mcz/+vqUWHlhJkGFfKf8TwVSFz0w7WG7t0xHaAtYtKwdLd1WUVkaOko
vLsXmy97PztWNwtaecrlOh7fZBI1Sefa7Pt4v5TzGa9EG7E9jJkT9nd33zC/SgpJoKSA0rXBvtCT
1HZHEs4n+Ele5hrydZIBe/SbktD2w/YM6sOn4Iz2rMKhOcnmf/B/n/cMOKpbEuCf8y83LJawGupd
u9KhubXH9GUJK7D8QGj67fD77+NEXdLdlEzF0NBo5lSrATasNfTYe3BuBhz916w0hJShqxG/e1L4
fnCJXXkRdxzQvoE0UnHGcywjzORblmoxV82oapZbC431ekfkMOb1f7Zg7FhboH6HIHkajRSHkgVk
wSKSaL2WrmZQJFYJ6QLnxq15gb3UohOmlLy3YK2SQQ6wm1m+481mqHvFtV0RsJmFn0Z5MbyVacgu
BYarrMammTRh3lakorDPy2lDDWGp2KfjcT9rno1K/htIDKP7mb/ts9epmXzf+o9WjxeLjvonE8ox
Xo0v3HL2bu7EsXZ5Bn0M7MKyBJjJvYq1c7CmmWt9ISIu/8YcnbwvDAotTo5wMG5AJmDPscWCWrtu
Ia2A6cwTSVyhfLwwj3x2sxNGTD7/raKWApOh90+Eoopjl1pSTVbrWidErSBBJBOhMoNZ9+MxCEzj
1TkIEE7MntMOaZadY4PNUoI2FXF/28rjO5RFfdDh0gut8Zu155VDY+/454VV4zS4hIN12Ru3PCLj
kvB6cU4tEVseFQpsXtvK1NY823penomOsJAUWkhkiLH+LE8daQm+IUiei49V+lvQECS0xyc5xlsT
OQygEJUOC19otwyIOmmCQgg0VY5D4t4/+dDAAynvqbfnF3wi3swWGp+HB0qqzRzFEmdKDg26Mtkx
m1CupcVZCUFbNTsgcVTskS3blUO3Sg2hAWQNH3A8oc37++8WSXyAzsrA3QhNfEXVtbYn7RorJFzn
JSJMS64lXIsdJI3Nxdihy5fyOE/WNSIYW8y6segIyia1TfR0SvArGDPHg31wUwaSfDoTaYIu8Hqh
u7ufMiEh2wWxZdcC6dchj8f7+gIeZOOVrYQR00knTZzYa0RXtoILbCkaQYQlMVM2Uh2sIChmiSqU
P7X+UfMmoQc54vnIaQQjU/ZgaPa9Osq+wpkDlPlpouBofr68BCMGHyO4f+E4lMoVDoPKKHj15xAZ
Sdfp4O15xE+Irswg0BLFUVdkm0CfH7YiKR1Tlyg9AEUSaoZ5+5KU35q8Bdl+7cEti3iosH+eUVGc
GaFDhyjIJM10N4Y45Qb9VrDQd8NNu0LYaFhEVxEtet71HuE2Sg3Hflw9ugy6zZxAV1h+sCvybJ13
5HXqYGcN4CDBUjSwkMRkjZI6uMSVM526Ch5IZpis0iPehUBfN6KMjZyztRGD01wfEYfpx6A4nxWH
HcKnzL50BEKNvWc9QOZJZM5UM8yrPHgbGBdEmAa+qto0Dqe78Wuv9tFF5rpFmxuJ+dYTOa6FROGt
Y+6hvjnGNsXrhglHa0jFcIGsOQJBrQC9heSVUMIUrA9KWrAyHBJHUDHkbo/wmad+YtaIPTYrsuG8
dL3vWlD5sdwOsRs5s19qNovHecKQSs/Gwf/pMXli6eZPJJ5xOKLRt+7/p1tUWqYPH4R0u6SxUYSE
WuyfbyX9EEy3/zASvZlv6ECuhMyiCkRxnkI5zdEXYHXzK9978H95cjFNK/ljHi5jTT8Yzjno4TjX
7UBnEaGTLhs0QhLzIsp0ffCzXWBEHiMBO5owHo75FUiKribHgqt0ED0UW1DK8fj14vtF05CWXTHr
oxUFtcCY4u6d1krGyCyp7McnEQHzUd1kazh/sZekWYXfxLl+/NVg1dyKYaStj1+aBB1Qqanz71FO
o5HzJiC6jubqZ6whQXG0PL4lUnhfTHzSPotjXQoBElIjUEBaXMbmXmQQzFQPanpwK79+JVeola2T
TyR6iaEJgUAt9aKMX7BJc6xFkJe0aeZsSKSbR/EWiNglKx23FuaRluXxM/FEyOSR7XwiS+EQfQKE
SksU7W34GDQFstQTmm6BF40mXoQScafjteml4lD/0UYE2Ry4Ld+9mLRq5tmNEvpq6Gp+LoSfWz4M
jKd/j8eeMgSUGW03Xg7V8jpEw7BUPtoUdDrCBkRFtFKA1saTDw9MRnWbIOHAPBCOq8HHGNRaTxJi
piyzWTJfLfi6z8ATjrMzXgGXXCzNWwtNGAYoH4jsCKO1K1kpWoKNXB2dnGWtfbK0y43t3fwxdTpf
i7iFxDXEBTAfZMH4zlN4TdTkijKdDNzH9CMHTtjQ2mJhMBYtCIuyQoGo3YS2xPzqYMppZ/eBdb99
m1qRspRq+c+JcvWjd7ZguTedeC6n7pnUxyUQfSeegSwsGrkwFBfn4PBtRjlODeE/0tQTsUUgQENS
49o7SS3IAwbN2FxLg6yO/W50Nla8Yp4e0NyHCbvZt6ZY36dhgBPs77qt1+Ao1IrssGQUMEbuS+bN
ygQmEFmSzHXtL6nAklajBFDk/ykodXitgs2s8KgDaS5sprlUciGdfylcAheuEzVPwH5bDOWrof2/
STzGW9FEPxvfnK0nGALcYt4/okvPdOoleItxuBnaZrg9L4Yc9m3e2xMXQFLd8MfguexG83Qk9kfd
+yS8aCum2fAttTiTCA5Dj4+TsEz0rZB3+f4UeWuC7b5QI7he4LmRX5QTIdFMhDyUK8pC6slvbidg
d760QzxoxH6gMY+JpK8QhemisWxl2HU9tzaPTRqs8K5G1Po33NtcsTtNd3M5X0s0gjcOOThZuAFc
hQg3unhblB7iK+xWE2er8+tzMTzxabO7A6pVRo5yyp7UsDI2D4Af3B10Ov+b8wLONX0A0TS1XgFi
+B6YZjsN2CXJlyM3xsdUgtV1YBjo+7aQZPdUx0AS8wZmS3a7yVlTNQDD+M5x1u16wQtkGOEstU91
cp8LA11qBdh69yZjf47//8JH88NuH2UARPhO/utyF0HnHfBEDGz+oz6uE6wWcGTfr2UuwLRU3kon
MiKfVw3KoQPWHHYUp7tEeJfNFMNGR/6KjmSpmCetRG4KI9ba+MUD5e4GemYDh10aQa0x8GwlQUfA
OTgSo9TL6836pef9UYg7bBlbBD9e8XUwkQiqe5dGG96l58/gTmi7RWYesUPLWfmmM0LlLr0r4hKe
Foem1gYt9CNCkGDhNS7Oo9SteOX6n/Ws7uliKIPELF9hxGOdgC76pkVB+oRCxAwyWjUC7n51x/pD
PM5PBIeczV7bBtlO+zTsUWtfNUfo3YQDgWCKmxQoaLI4OaS5MdvG1KJbXqas4q2tuRID6Tn6LYT8
J+f2nL57Sw+JkT5K2GpZnlqXFNwiNFuULFgK8BIZGwZP+fxXRLye9T1Twtnw7n/GeeS5NEkZg7Sv
tJgvJNplI8FjSfnc1agzfEK+FH051cDj2+dCrQsBbFWcKuZpD9CMhoM3ak4Cuppv0CajepHvxVos
yUfVs0d1L6hVTrh2DJEyznLXiC1tmYClVJe+gS8u5202dX5puVrG5Cmb3C+zOh2QyBeIC/6Je9XN
VARpBtAzeVcE4hRo1Ci/gywMB9qMSbMY5dTSHyYCAN7KxUgLWoYUAnvf/9WmOTmN4xw7phrQDk06
H+Bxx2+9Sm4WF+cbBCi9rsVSwX9YVi5Nf5f/+GtedlhMV/hWOpnx//qX07TdYUEZlTJtIj+uDytn
Q0krtX3sdNfYNHmRgV5cS+DlcaMU/7T3KpNxxgvLYYujkOqphnqojt64bDJkYUt03YUhe6F6y9dd
sewjOiGR+2QgLe05IUYrqVIHEB/amiSfapXu5l3AoBPAn5EDLLIk2Q5EqxaOf8U3OQSwC8scCQhC
nLIS5uer3AJBDnfhoHpVq6JTuzxPzaQz/gbqIuYECsmYPr++cLTovAe9fsJ9KsopKK/7AC9Bj6ll
OrIyDRdB2RPo/T0gDbneIJ08IZso+z+W/cfCEHnBg1NfoBTemn6wwZp0Z1x9bWKGIRcHp27XT0bu
bnbIcOWS7DtcS6ciq5AGw3Nv3TcM1DBIK5GXmtHSh75sN/2vf2alZ115ZvnLthm3YpjFeTOCn7gz
XpBcUAT+U31DcwUsgHfZ5XrtI9oJIY8slT7NtJ+mr5ONairekNYFFE/9vNMWoetNcWO9Tl3ut2RM
BCY/hHJpf7H+NQrrhMRK5pyuEVchLTWxIAs1l8jRh5CIu02PuBWHSLJWSdEVEFzh12Nmer6Hfng9
T8ea4JnLB0ogFg6vEKC5roplygZneFhVg8lOZhsZxScswp5GT5TfFwWPcmpaMUeKv6PN4E8pa91n
SKFTyNixgJ2uffQay8WEo45xx6wLCZe1EBTo7mIC98squGrqWgugf+8p/gr6dvfaADCAHYD+XAj3
MQzFtl3MHmIxfIbo+aMvniyAUsPsASfLKt8bz7P7CA/H4OO8Mj/AxVGjk0VytV4h8gdojsBlKIqa
j3VJU8GuwDHuJnsugKjAc0bqpS5ZZxkRtJ/r84LKLjtP2mBkDmwoDosaQCoDSnsUa3BcO1SS1X82
2UukN+dAKR9YxRtnWIPp3OUnV2g1OCAsIhWJC89T7yPEyXUK7SqbynRWkyiURWyvRYzgcP7U5PEd
TF16NsOK4YstSyUa7TYwZ4+OTcUn85ZGHURjvLr7NR1lLUcMI/A39Kbei/wlCnkNoksXoMpIa19t
BB41/cR/Z0Na3E2qJjqgl5x3ujFkyxMUJGWWUjF6d/QEWNT+4QCg42rPZSD6E5c7jCytYJtSCb5W
x2Ufz8Axe5Lq3hwSeb7acDiAK0i6h0iWNKJ77bhGFkFY6SyM0VDbdMjfsM4esi4Br4tCZGbIIp+L
qUgNqJ1/ccExliWYWn2m3ykO9kwkDQzklWaFhNeRUuKqo1h7Ev3/4LFSKzc2k8boyAuZt6PpbOwa
XWPEnZkcpy0E/m+sdvTj7V0crBResFVjPa1Se2pFNZy5bJZSS5Mp4VLCit8OFzP5fWarHm8208s3
7X7EUVbm6fETUKliEQGsY4GaI0OjZ6F+IYiHGD7yoLlQMzNL/ehs4V0L5JhgGzd9xM6J1Z3XYfgy
yQbU7gsslgmXMuUVFdaxiK/seHaUhk1YjfyViA6CNjA1RpSEiZ1lGTnM+zgSlpioi6M842gq+fHO
8gjYUSVqHwt8mMZHZoxYjA2bkM+eNAkZ6NzHSUh+OBIGObcUIQ+QTY0GKTqMWi0ELsDJuOwVdKds
w09u+jYfELvGdk7lh69Hgw1mutalFpqKrijxlYBPTk+z6wVrGcliH1Rr0BfXa2jZI0M1NFJgGw78
chcIw+EDS7MJWvwtBhyaw0Zf2zePJTKFZI+72D79zU3yMkDMbFvIm8YjmTFEjN/SpB379zox9xYR
kWYCiZGn4Z6zvJomPv3nhdVj1sltHkTSgXdHkzgb8ZfRvLQ2kuCXk3WkoszHyPX7A1EAtTmGF+0z
5AHCXcNXzX6VBn0jWxe6st8CrDk+u/y4DkiNLfo8Si57HVw/H2whWps6pKbmwKxIIr5lsnJIMmEr
mtt3EgQ3CfIb2BpoK+PWzJS8oFZItZfOmyGoprhyqt8o8brFxBzu3mQWK3TA+FKdLewWb+GuGTD9
RcCgTpwozozgIXAWmQfTU2iQ6n658nqz6s2cYilyJHs/7Mr5hZOAt8SO9sTCwf634Ru+HKfw+MFC
yA5bR2RBODV597LedwvUQ82biipbtbh/Av6uprbFxZoVg7gREOKQyuu3ZE9km41aJ14zQmL90EnH
o/GBc0Uk6PjBnXtbCCMDdieMhNJuIy84RNjMRhKyq6nzUEk7Yv3jyAAxdEEbZcgOEu/J+Zww+THt
2+XW7LT3bZgi/ZzkB3YtaK2UuDkDb2HF2xvM8P40wro3BnkPBr2CPV+He+C+F51Ts2FiuD0JKB+C
4kjnjEUyJmOFnPFeMRBcn0MMnBtxb4mo29e+8NQc0+bgToh/BoPdgjY3O80aIpjdIvMqlbzhKM/l
BD0ULgYy8YL94M+s55MfZssk5kJ5h+2nPdb/pPA1icbV0GYFEVHfTbSM7O0I3AgqliYBd6tMoNpK
0SauCm8VciCvjHXGazvp1AuruuhETkE1oSOARDppSN65iRkDLLg2+OIZR45QEuxCGk9cR6pmfo48
1UHcnm+sKT6h8rQGTefLlgqp8m+nOzqRc+/c9rfpjqJsdb2+0H/7lybCLmaDiPqpYV7dV0Pponi5
qgeuJ3Us+iabFYoT0D+v2VgZC1NwTG9PAVDJQB03F2i0HutMcDxP44VL257J88lf1XOTbkJ2nTx6
85OQz3At/iVRZfriYdbqnMuKZ8p6gTNIZcl+HfUh4ycGmwNn5kUquuiV6ci2PbjqprugCST+MiSq
JJt3qq3h/YKF1ke3OjuC066gwe68UY0NNhYFa953jkOViOOr36EOpkzHDoOdT5anp+1twxHXW6aU
rnmsm4io8uysdNMXXv63/ApPjozCW+dWLQLh1qmhj0SONVENmiLRLFjReI7Tv4A5b0wSVgQOljRW
7Hr87Y0bieNUGHZVsPh7u24Gd4JGfDflYqZ11NW0FvfATgnx/xuirqHbdc3nYdelOIecMwtzPJWd
FYcOwfQ72LW0mK4KTUgl6WkbWWdDvs2MCFgOcgfnFvdM98H9sEhBshJkAd9JXALKmLJwBzAR9N23
y32OjSuU5dkRtt/Z8bGY/NDGRUVk7J+uIzzkeKMBjYl4acww44Z63XW4s8zkylYEYMvyLjzCVuvV
QG2sahS8l1rEMv2dEtjAiIIBTm/J84fdx4HEzk2yUvI4vXAESgz9E1TWTd1rNSPXGOP+uoopHExM
ZyFoebvlEocZ+58cLzJe2e2823uJG6LZ74lTdjJW2q/iHpgJ2bfAxyk3F4aMNnsREs+ZgOydODFH
lJbjds95UmM6Y0w+JKwPbefR92KMrwNJw/fo1YwWGDpKoo/wcRciRWRvSnOx5mDj9AFEep0WKjnK
a/UmIgS8q4OT0Cl+IPwKW5vxhJTyME/PJavzrRAFMa1oxrCcYIldKUgSddnA/rABcjyE2V7gXait
WTBOH+VSvvPBpIk5muBl2R2b986SjyYvDkU3WXNjUbe44bfXfn9kT/kr9AE1iFmGAhfPMfeat0Bz
nfWIu8mrYH3DLp0S/TuxDB7zY/np4/UhurWvgdr+SD0eOglAeXo7E/7iy0DyahzjdS0tTAfoSrO0
Quf8LwuPoRBdHa5MTm8eaCH/1UyZK+h0PnUWxBw+D2GUNrRo2nyR43qUAdrQ9d+JNCMBjvgc3v0b
gV4YJ7Y8LRE6cYoDdLU+IWqIwVDiW9SVj+yz4q+kcFkcPY3lDeqntKCUKrfI9oJpCs5eKile/x3V
zVjguMIymfVRutqwooUHMRBAxhNybeVHSc6an1CeVnI36u/12hkwWuXGnxHGRr4wlyqgPA2cOnkD
7jZgK/9rRgJOJYqU3GQ4pEz2Era7XbIWn1/kHL+ahNrj92i25DSVl+8IDHncpsdLUIgljirdj6l+
MMQ0JN2BfG0m2PdwwhjxOPTdJs3hbLzsDq6/JqF9tnOMRXVCd4M+iL5Xx6T2zvnEf96RxveymfGw
BKLz0QikS36BH+i40n+3b1DscAV2wBe0mnRCChwOz6d0CM92qXZkJG0jaxIegJ9+lvd+qG/WXztI
1oIoCjvw5JW2fgNqOx1J3ojCzcw6N+JdVGbeGLZAMtqlmkSVHZIg75RRn69qiyG9M3Eel8Xtx186
9aIdmIe5GdrDUAYG23upV+HqycvUwMO26Ucif1SUdfRzIZ7DabDdP5weZYQ9YGoZdLk4OBN8ovj4
tKiXHsAdz7fzPG443djynS2Nj1RO8QL/rpm/37pDfBTbcFuLZ5hIbY44qU2TH3SJllzIy9CDpnBT
ZqvKdYmBE7gz5SQZDyPA4KKFkhb2MQclje+sAtm+HpSCQgcvZsbsRUqtNfCfhKLZsux7vGwcNbQ0
4dB9C8/ZsYL6eDV/pQHSrSUj0DBH30Y27o4cBkvjb9h6dwycnozMFCh31vcOazWqMh2qnf9FZD+t
NT11yt8a/uBJhkGul/Bw5oG6kfv0bNSIpjVzqmrs5IlSxcf67YR9UoZ7aZ0hak5FYEXVxG8hjvim
wbD6OcLnRDTdsQSDoOrGB9XKbizJY4GzSj/61K5Dbh6FAPc3tlKD/MYVjAb12DBqt+pBa3lEcX0u
MjI/UmJN4lxNzImj7N3e0wA93fxc7WTCpW+uXRwwPOGHkOIMWfybXCJKTKnIIPomLf6FklHxFiID
ChjQgxGNPqIBKggyCg3ncpyV8h1+k0PLzbUobnbx9KMJ8EWsf3JDS8W/kdGBDFMlg3n8YV7eDST0
EWRe0l+gBvhGasMd2XpEQTM3ol5xXO9eCDo/zsvCkWqTLq2asVvGvUJPPpx1X/wLc2sGS8uoJKQ0
ce5pV7DgIR1CWohIFjPKRJau1iLHwAj1BdVcG8lBEU/jNMbROAZfttp5ruQmbN6fkscf6eN2n4wU
E3Sy5UVrk6y0NTE66e8YgHFPPRbZwSsiVf0mdiYNeQSiwG1sAg6ST9PeITiO3WaSO3QH4is1RNfb
EK33wrJWiA8W+G2HpyQy13re5zdsWURe901ge+y4nN/hwskHA5xT2cTdCV9NrF3aO7q+/f8lRrmP
a/V/BHyf96dlNS4n54WJsvckrq+5ZPvAKaaQQMR2oJvHyaOvdGv2oaYsBMat2DUaZkdSaGBuMhL5
I9fac6tkGF+aSpTvcF+iXzfDmQSeollDgmQ7ig9XomwvKPOn0dABR9WvAdd3CgOtqXh8TKAw4EU+
8gpdbQLr7Lx245PBU9apG6kjJs2JUb0Q6wkPfSuivbC/QaczOOJsZCg3xPw0aK3+31yp5+4uR8tw
rzwCQB8tgmcA45wydhkDssAVFbYvtkOWOPSxs20GkMw8GCPloUN+pTwsIP/Y8J5NqyOIeh/E+THz
+Sk9sHWrhtD50V+3VyzfZmYzJkOCXLfAvMo9iXFvN/em8cv6wtP/K92E0IjE1T82Ofk7KArD+b61
TfAIJeW11Jx9otnQ8pvJdv4XUECzhfsW8gT1ldFuljwTiCVx9aQ0tecWgEyjZlHvynCN6/SXQ+Dl
Belt9IJrf3BJjMK8cflK5N6vOKkKLSzTIjkdTf16HUempJcLL83YUtCWA9IuolPSSxIeUG6BdoPy
pTm7DCQYuRq3CRs8AY8tIBEPyxsk0LhXiGsJhBuZmtok8X2F5xI1r1dmGNsQL0wVANeeprIAMfg6
cDfpU9113JNfWZL0QyUGeHkmA1Eu4BwsFQEOWKSuSH4+2zeXv8e1T7FDnP/ucpShUr/YC00U/a8Z
UjACGl2XlKiSrehaF/kdnLtKdsNZKMKSJb/rrB9yxR6m31x1NfF3z/cSskdGywCL13DQqVf6Czx4
aKOZKU2UQgWat43opO4vznHH3FmdtdBdaGLx5Emiw8reFuGEZXqbp0xaiBn1YgJeOVC3OzC/fJXR
Rr3x8JASHhXiAEREczOsI0dsx++WIPF8OwDDEKzn+xZLn1dmmI5oE63Npxq1EU93BLgnWNdfxi7p
KPBJtW7WOWh47J4nDcJGDddC+skZfQlIXexGmqTGEXWxdsrj9HD5Ycyv+nBlvTx+5WUtp7USty+q
/epELk6/9zpwTCmDNdYBhFEdhq8cI2GyWl/wsKLdcPOhi/arpGt9EP36I72IKuFtYzYUyLGtF45X
fqxM1LnQwgIcXZ68A2oxodKHAgm1VWBJmlrr//SOwlXAg1wx+OCvfd81qYc6Z8k4xd8fhsRRn3it
RojXiZm49wi9rAzuMDZRlXqlJ9I0+1sxcJbs2oSBbkzgGCFgSOA1bsFa9koMqe14x8vFqGgamSA0
lPz700shb97mLDLCh1rbIPkIGEyGO1BOCtayc8NWmr2HRKVCMJ+KQVu1hLSNwtNA0uws+JTIP8GE
rxa6Wli4jPeVTksiyq/tPUKzVbw+CTY10mWpuRNig/MxWqWC25XXOhUrxrr9l/jjpO9S2jZ1QnJt
jXmcXb1KVWUnTLxUBH2ZQ57k3EkMd0T3ZOXyLFZYhq214PXzYjVTXYz77azQf+z3NpHlc7Zfy6uA
valGO8t1Qx4lN0cZKK1i63IM2O77Y/nrb06DZ1eKh3DxFoEmHkHWiizvX6xTmaXmS5BMYM2p3q2w
GR9YV1dAyspHjDSEjVKx86sU6w2JGipBIhbO4xg+0JGPDGkgpz1l1sKYQ6pueNGzp/6L5CtISkbE
A0ilOkiJ9vWmCEq3mJua4AVpMbSxGEhKluEGwVFHPHPxsogEUY8XwB3B+McIcUxBZ0/2q/tei1ym
pd5SGiEqXzKxLICiOC60TFKBBo78QT9yIIg2cjIhEsS6ltCmey8+zwQ6ffOuWdDaDgvcOf13FrIT
q14QjVqRK3pPBUCSd95LBTZLCPpCBIa+kfCJ0rD7Yec3uEspqrunkKbI0n9loV7HeidbAAPnvspS
oa5kUk5K0itN6VD8GuAm9vFt8RBTk1cdo0+QfcyvUSGRtus1HjWeX5CnU99XTqwUYwZg2FVq6Azh
sPH3QrbFQ5kekye8RuPHpoQHMSPD7ODX3R0veUCEQUcu0EiQURxCx+/AXw6CLOXtBvSnwcXd/ffU
Y3luuSEjMgzSsTph3J+ThaXOVkjsP4LFzpRkhsW13MkEiLRwQTNJsW9539WLc8Ezn04PsiutQW49
TN9pfBDHJHGH5M9CLaLY1uKAg/Bd7lf6tLTsRI8Vjp2uVF1HBYP8XOGLcRbIc8hy6r/tIti8pECW
c2RB3vQd7C8v8NZ3Tqsmx/0C+ubgBBhbbOB9AFClUvGnzJnZ0UG8fol9X+4rHpzDti5t0+++t5iK
+UbhmuMrxdf4aVPNit1dB3kq32gkh7ybL7px7Ph6X3ZuG9TImUA+idX1ibNoVjjvkLhcgH8IBYJf
puDkuCoUWBte9QxhNA8x+TftLmtYvdAvpUsB7bcd0jb0WJmBIKTI3ccKXU8H9PsML2JtpoUZvY+H
DIR5I7AizOstJ7cOQKLgQH0Ah+mM0aPm5w9FATV5Dt1GRHxyiYofCTb4QWkdIraedtOBKGi/xYMF
M7lAaUHF7B0B3VBtrcAhgcffjGfCCkgrpHtomdcYDMi3S+3/PYHB6IgGix35hXIiwY03CogJ1n/n
nSTrQlWo68DpH1zejrRYXSN60s67OdoFl4bZakbg9kIwqUk47yLMrGqoxnq2UtfX6oy2UKuvecaZ
reswrN/ALBcGEjWqvM3/RwTOb0RWqROAP2h56jgmAtNWFvOgFlBmRtYoICgNinOh/ig7DACD8KZP
q3PLpe2KjbvOwS7cYnwAb/nG32ZEEXDzGsDu5/gmzNYof0gGpN5IN7DCi6RFOO029EpeIPMA0aZL
PvkHxnquG16KbkHUO6rPVU45FH0sQEkw5pfVcn2CpUZ5XMrG4q0kG4WEYBtZ2IcW4mK4r3/bUWje
zKg74dX+zrx/eSphPPtlfK3PAdjHKC4Qp1CHl/94aYjP5MHqUrt1jcqrhs3Ltrf4rX8FxNUKWRaY
xn8u/FP2nceJ0VyEFnhnhuW3JwbygmpSAKnTd94tfly3nN/kfvjqiBa+g8XIt9MJu7Vj2g/gYeUc
Ca/Rx5Iy2/wRCNSt3G3Fm1Nd1mQqn1om1JIHMAr6vjixEjdBnKLs7WmAj5XTM4aXCoo2EgC1X2Q5
RQ7bNUAyQ2osfpvwE8dMxnK2YA1glHlGNmoIoKqZMp3YO3JlEuCrLcbzHpiNep+0CtWMDNr4q+pa
WN0mgJaDYml6DgdQMoxAOh0WjkwfNFQpDEdVGZ6+LsC2BfWPeCGdfd2VISkCT2C1E0souYxatlls
2ZScxOwLO0lmPcGwh6hdLHN3yQrnde9vgka5fYedOXtSsmZ/9uaoHKGMZtMPE/Ddc/HUdgdxPWd9
LO5sINv6CDFVkIXUoDPjA1smBSPh4GGCu/YJsw1Tx7zuoQgPd4AkvsHTTFjcyuTK09tK+5qjoByG
uJ2Swtt9cjVeHXgVHHT4sJeyQ5nERuKBojxJVWOESn+PH47EHm6D+5BQIlmp4MVRPQ+yF0vk22nc
vCPHmic+2qgzsjhd3gwwCfcwAqMMAKwvRoDSbUD0V7EjUXhK9VhxE7oulvXBu/JlkDT6/3KJwMoJ
+erNYFF923bkae5Vw3IIMOYA+/eXtE2HjWLnyCsjJAOk/9PRravZcFOjyMPjNzfRBLfSrP2B+2G6
Koglo77DorJfqWRp9rcC98W20PwWKLOBGZpDgemlIQHVaK8yaDI9vR0C/xIaCFPqlgwCNh7DKIEO
VsS1/5tVFh9P8w2GkFkmkDd8D06Hp8LyGbqq4QK0RppeYmCdfxpwta5+s0pUwKXk5WY5rlAatYCk
IdKxl4YsLKF/xirrgr4CuL/oTleaUPJBbAtPo4c/x9xQy3jF5nygiEw3QILbd72s20FwQR5Y/SY9
dUr7Q+sAaJQXH06mvo85uJDUWaBckH6N3mvkItkLPqcMHI7vKUZ7AAK6wsC3qGT+ILS9/0ifvO6i
ZJaukHZ0cGheohE2j7Z7poL49kgyGlxV/SUh6IcE5qDby1Rz2RC7xgX7x1PaGd5FL/QRnZvjsEgJ
fC3PeZrimq9UxdWdS1oXlJ89+6kS0JP5te9AnsoY4+xAHPokl6HY0Olkb39bOs8LR+ZYNgFVqnV0
NTqP3ZXyX8inl6xu+W5bkDL7bi2cg6U8QIPBB0dzqLKzD2snUfYHHFH7AqyzIGGJ61lWTnavV7z9
bryKh/Q4Tqfd4dImTGQGQ0/wkwklWSyuLmid5493vo/Q/gQJHWNGqM1Vf5cgMG0jsawJ75qf70Lc
yxknLP6ZjI0rAk5k3+fMXK71k4E1hCgviZ7uzDLM+flsA+dbFBX89PTAVkwIILi7LKB45KjsFv0b
o28DC9oI2xyxm+OC59wXX/WgGWITNEJmuL1+48wGL7szeE3tk6oDWcODiyd585Yr3wFWpSubpzNy
L8TbEHH/1ZsYCEWLBXzgaUgl1ycZjWPwsV8dSfaaJjAdaEfDDzbpEoJuErQrvJ23gHMS37N1ZmO3
Jxbmu/Cvazw8ifeIYhl/Bxp/6DnfxojLeSc2WiP1SUxIiHmrybNHX/fLSefJfhU9REp+8J2wSdbW
K5nlf6J9BiLP+HsOIASo9Lc03LvpBWkTKYyGZLgA/Ehpv6sAJ7y4cQ+itoXi674/bQ7QY6YGaE80
QzIplaOmskG2bkg5afTYMpmjh5ilwZzkmFTIvftVNAQeQyL9tyID4RPciWS7iV0ojzMyWyRhQVuJ
h4fhD4oJ+UC0xcIIioayjoe7KTgSMsNiE5BtUW2Qq7OdAT+nIG5B6dmws4eEZvGzUd2nkOXfqIA7
LTAilwUYDPoyUpLGUzX13kQYXmr62zBBPGMUejgv93mTlYGgl6PNh0ITWZnfucXlO7kf2bYjVCCN
YF5UAj3AY35LeMUKObKi/Q+UUU7phhCUhEAHUq7BAluqbJ6u327EzWr/Rd6LnsScD65pk/sdSvAD
7xeR84QUTYLiI/uxjMAB/Nl1PNHw3cXFHCubxK2GkEK7ekqtURaK4MQqcKzbjgznYKjNf0M/3xOG
ZCcVmKlI5+bMZJD/AzarygyR+j/JLTCLvBgTAU6sBSzXHD/dvEbr81dXZ4zNQoFrCUpLNf8ZR3cP
P1KGd9k9CcLqjqfg35h1HDlSpKl78R7e0lE5dWEX6XtAVQaSynuHLGHO2LFcmtiv4g42hOTPWJYh
u9ZZIc9ZhXeqYFGIB3wZgT5vIz8rw0cC5DFHFzCt1fVFuD0/wuEAAzVsG3hMcAiXeVadm9ns1fIA
zJWDmjg19aUesM8emUhXua+U4tpxZwcNi/0xiUo8hxICTGuorLzfmmMAzIJOwmJi6FZZpa3YvkII
GQOSVBu9J47BmaS3tcnngcZgP066C4/t90IIf15YOn/pYm/7w2RHCdCkfrHvgeMdHPbfG4YPCzja
SuZ447/6cCr8Z3PJwy2MR9kHWEzDdHHvmFGg7RKsygLkAYSgci9K6vCQXmPCBCfsJpYVVLg4IsT+
UyOhjOLdaJFMIqvLXk3fu9Kn99Go9wvXOt7JPMbh0hghIYPY5lMpPJWC1Ff1A0UQan+iWatKWI9Z
ZvDDbfa+jMIqIa2b9Cd2srXxFilD4NS6YPcEnYsCye8YAclg4K5RDy/fX6VWK883q1sRMx4R+Tuf
B/WL7sjUjIvYrl6JnJbKliC4KhNWj4hZBb8RO9iShWgOOSJKTNcrohCke4YaT/DUcjHTL6hgx/nL
V1hMlAvwUMPgwmgbPcOoaJrIdb6/80Ly+RphX4sqsmobL4Uqk9cnICvFVoi07eORAgtnnzAqmqir
VfM7MzqDej83kAum976wNdk8PDP6XCc6DlLmi05hyCmaSRhS652eRO/1WIYQkc76GVwVnG0bU2s0
WHDzW531NzkYCOa+hWI+PqurXPoJ1AqE22/IhNO4IJ6G+isShcinhyd+Um8un1ESCG9emjYBimMI
dEGUNqJh7NDvPnfdf25ZcmLWCvB3noVqQ3s5dIfUT/hQ4kR1EFE/k/najWQ8B+MuopKvD8MC9w86
WLya/2Ha26Bj5bmm6dXW58zQxsmH0iv56ogjn2iFpo+oZBe92xRFAEr26Vp7tk85IDleZUBlKuj+
d0iOcF0AV+MjvKPBSaRCP+xIJo8dDYwgs2k+lJjS6QrewwY2iFsYotRAXgb7gUStURiRNAu8UWSi
/ViSjgc/K+EV0UVHjiXKzGluw8neX9G0NIVo3lUokxuTTISZJ86DQ+UlpfeANnIcWbJxK2wYPlna
Bo+lEgwwYYpr10uyRtjiD22YVjuTGZKSa+LvB180+Zyyk3y8jL/avf9Lj66ydhmZ5abQEnLTxC8T
UWfcJuYwCj237W3L96BFHU4ihZgC1wZworkfZ3TzvWzcoozIG6qWc24K729s3Il/iKemssCRHzHb
hruUTUbYv8mfljKzrPP0ieyhRBkzBINLU1Y+WH4hUsZvVk0arVWwv8eI5uc6Sr0gev0u8i9kb296
pe7N+t4RjOHAv3eyj3m8RmWKc2GZphQkSEiiNRRms/WxprIEC6IlzGSwduhs/84cGuplZTD8DMb1
51MP9KNzotWlHVVhJGD5Mv0zU/i8knAyhHfbSEuTeG7tb3CsRExE+exxwyEv/i7jAbICOyi0Xtg+
VLVvz5I9iJ855DqFDp02rDiy5c5I7RdaW8l+YT+l0LyDiUv8Du6v2TTNNVWq/JQFjBwo1YCnmi6K
oGW4SAk4LaUDiBdlCkh8cbuW/KpP5ev6x2VPOL7SSg0z8XI7sQnZ0ZjU2D0AbX6XU4pAGp1SG0Jo
Lx1wpUhkgICFKo++t4CZrzNCwnCgBAIy1Z53HCLG/4SduVXq7pJ7UtPa7g8QMaWDb8HrZ6+jKMa0
WiG0CcDAOg7nSVQZbdaImQ+eFyelLItCyPJfeV4vt4jTW+Os1fxaJ4eU/XTqOUubSoA66vbt810B
IHYGw+2g8vhkYxcZQjDiJ0rUcppnpVvgepxbq4utWQRAvvLxZHhAx9ndrx6DU2v7XFwXw82t7RhU
oCh+zM6YDidnXEX2KRU13t6YV+1l/+px4iNg6jKkJNLDjObgUk+l1Nhctl2hZcKvt3tHcYJ25Cd0
aW0oJQ23eLwNaxcplGQw8TKNlOS/44A0mrBj/mEiJ06X2D00T+s6z4zOq/V8icbfLfJF+hmdx5mn
oOzaHBSC8WBpNBcLt/OU0noNlFQRGeVqod+/9EkVhmGnxjeN+FJXneslJke5THMzTlECKZo0zPlo
N4e5OyOBvXEFc/v5JaG/T1Ubnn0b4bXpSEtWaVNOFcU9wOkzobfCKEOYOEIEdiYU0YvZm+zAvj+f
Dvu/pEkKvWNwGXG9Uov2DZmv7uHIFzQXG5pkdcudt9o96FnMgM4r2tBrMqw3lbG0rTIIaw6cf3Yc
sSppCohQc/Wm9aPuvGLC5HzdhcEnkb3f3p3cYoTs9Fc2tq8L2RjnfFJAnyJi5mJH60baUvi6tBNh
G2NueMw0z3fwmNQhVcX6ICnIeNYoFqdifiuATJ4DEScIIY8TCG9sruXp05GKRra1JQKX7yQ/bQEs
LAV2ETGN3UaWRDmAqFdVEIgZu6OT6eJRvTZXmyyzBTrUWmDFc1BhVAWb/86vdQ6mPFAnQ2th4Dx8
46ZqwnuHtR4yY6dGZi3Slo5KlXn33rgYTR/tex3HyiVj3GarFizdLo6Oa0fX/me3Y1BHCbWvJcZn
XlG3v7DxMg/dATCUZAb7tOsI+A20E/kFmGl/eNx1uk5G67BEMe+LQ9qhMs4pOL96l5cQqmb74Qdq
P/JPCuyp7rwhNMPnMRDg6Ai5Kr8dOw6LEIXzlG3pr2tpBVss6aVYljIdPZm9ibZIq//w6wZHv3Lp
KcgkkCTn3a+DY7sFyt7rdNgl+DNRuRQ+4+OuCgZ5jHuTAiMv9RGNz81fmI20p4lJPo8ZljlBwooL
sHkmzm6kNM3cC0mX+NmGLPvy08zu/VnmzdEj+95nX1T5ydI2JAp2GhbOoIvL/JLRHNF0i2+z3Smi
zS6CxP+9V2fRFsld/DUPwkDvYpdGGOuUh51V56kc1dbfmNt3H+O7f9SACL8JxChpOauVQUUFh/D3
FoSMmD/j2J6Icwubu/IS7EZy1JcHQ1z7AaynBsdFCFb0VlmbF+ZyOGZAD7s0aHbKxPJrazdRdPvX
dG8lNimhndLtRwzPfpSv6+o46ZRMEON1TDlUylvGM4Ox+Nb/n2Af2yUpbgqM6Xqp2Fis/xwqC3hh
pNJcBVIvCzqpxcM08lygOHaAQuIGqUrJqkkAtqVLmPJvz3gjiQPHZbGpZGqhCgHtwBVpEdLbrido
cF1N+jJc5U0v88UntWI4+KaVkHbENKcS+B4M6NZRDmJ929ge+PyWgHwedKWM43v+lTj6ttXlN2Xi
iig5snch7V1FDtX6Lz/BkZYV2lXv3dwHJStf8nDbiNGlDqRBWfGF34Wk6fzPExb83B/A6bR89mQy
iPY2eJpcWQEXFDDO0s5i6EoUqJFLDo46LzZJJgejRP7xQtk1cTAseyMydDKxxkvDFGc7MxJChdpm
29YfyRkR8DUT+BHViZKQtkUqRNdFHouvMTxsNXbZYMR6kakYPUCiBwhN52FrmPUTr5hudq0ThvLf
kWKq/us5C2KZ6Y2CvdFluRB15JjZA1En64dNDE1NmizdK4/67USIVtRA/z8pOkLVzQasFIuAZ/oj
tAV3fPGFlhZS+0mpCPsOJPTliumnsTOd4a/LHSAq3SD4SP2StdacJQ5UYsIPCxGseRiNFyq5OEIY
fr/tFZTVywJWbXX9AGAfzsiMgW9lz6NsPU1Do/SHqUBiEbu5Ea9n6U+/+N0KyfPBZEyTK6GvKM4n
kOv+O3XuNwKJ30oYFsMxUjJa1Nv57SNGIGQ0fh9MCZTiOy7wnd0EsuxY3HPdri9BlLhBAb/SgDAE
O+wWi2CE4avvZM3kxOmGPH+t5RJGgHmZJg1izEqsbWZIId6iNPLhDifxETvi9SUC937Sk76CGpgA
Sg4cWo9L4ymDHGTUCy+7fKBGIQ6Cy1DOqcPem/RdoL+22UA5qMkO3gmxuo5CWFMdMmOqfupu5/x1
Q078/xq60RqAwJjnUH+p3ymCP0cJ401VHqlvdY1dR7Fxx42p3BC7tHHwu9sBGL6J0iAgJ6SJBYPD
9HHK37pfmW6QpwXiqLxu/U4EFG/lQSsRCpsoIAsbngLSHf3jPejNgVpCvAwZk+0cIvcMd7RPv4M6
6gf5o9BStT7CshLBRjrZZmjD8ykHDRqE7zVCSj/nNqz/8w3wfryGvwSxGd4mhWcuYzMozL6PFatE
eL0LOZb7hcf+XSAwUdNTr3xWY0X+s5WeYmpD56P7pL7upD4F/gsCR3vhX0qn/PTBnJJ2hD5pyHXr
G59lv9FVevDEekHBgLOWKCNgjkj587adDrRS93u+QnIrEZJeTtd+8d3t01/a7dZ1dZN4Y77oEtzi
70rRbVqFenKboK6ERGQwHWcob53EyZ6aGDrjIg48SoR0BgWC5qmS6S1cw1/rm2n9KWkxBk91qhIM
qiAR6dRvjxjOuZRBOgaIcMtYPMuewVH0yI3ABsUTPNM+b/l9zKW2GlcKzp6gS2bFYfLVMn+bZEsQ
iRzeM62uQwspYUEs9Jg1IpLwAPfmGrRWAxzneQ4yTtuZ1DT8iVQkk8yLevopQECnShGxlx+xvgZn
APVIHVESp26F3v0ThcZjIjIyOBRybqJpqdW8F7UxDXA2UZiY5/3amXmsn4RpFk0mxOeeMyJlAo3L
Itne13CdoBf3xi6d02JPAzKzDhrC2gBTBocE+Z1ivLWHeAVEilGKy31t9BgTz+XRTM7rMoRJ3JNQ
z5+1OrfmRuc5yGMIwJq+LFdzFiUQJX5kiUjt5swuoK/AUBu0twV3mGDZ3yddGcT1aNKeItTpNr63
IC7rfrKn7tOHlEHZ9QJW9qCJUrpo+evh+WvWPyDABqNuLggUMfKn2AqovGUPM6O0aXDLj6uun0pO
pwseOGjWI6I5Til3qZG2Vrdvz2LVjcXze1qhs8hiTOeJMSlb19tWewMes6NvkHk7TgF7SLwYa/PQ
E4Hb0eJ9ruU1dmy58QjXYR4KsP/9HsKhLrTWPfz8l07Z6c7BKl8pm2uTGeY/8L6OkHBGsREN/asQ
2NTI8Tccu/xM9hZR26eeqKnNg3V1eNV8c9KPFG3hB4xhHO/qn/oCpcGbP/PnYqRaIQRIm5gR8bXM
x9HMU8hzF4PISrNH0Ur4j1ZMosQdHmA6GE34xmSG1P6a8GRZ9yv2pVfBM2tKc8gH6gB42I6uI+/+
lj4u4HlfUrpOOUH67dOBxgg/c2p0l1lRGOk64R5e8bnjG21MtL9jlyiGlDXi3kXQr/YO7GG5edzJ
6LPsAtVRR1y2Oo4OaSPPHYmLlsCKF7bX2/RYMj1ty9GqYUTFj8qDhm0xEfOpnYaCVIcTIAOraTJW
gEB2O0glPqErtjQuo7Do+CKAFbc96zF1IOqOJPM7o+viCPwkastDyyFkLkV/TtLwES9DrEqTezhO
8UBO943SJaweQXJ9jQvQtVud+WPo5wJuPamZJcEFfJzb8LkALWkoV0RT/NrdvJlzORCPlm64yt2L
nGAzGL482ColAfOqgZ0nY7QE6Td5I5Y9uHIylw/DnAq41VUmGhqg3cA32XNBxX2157BFSVHPqHxF
5x9TjmTo8xBwA/oa+Nj3LLHQLn6FhTyK6c/7AqlyzwKVWluwshFuty99a9xKLjwsCp8yCfH6GN81
iolVmED2kx4A0bDUPs8Y/OdrtbRVUKBaKdORneTFGOwMA+5fVnxRSDFbPW4egTgB3h2jMH3dcWB7
9xk4MfjT67RRE/wRazC9C7VCRzdafYyylifbaY7giqYsbu4lNjv3i/wET1wHdiBMzu4vcck4AHVT
zQnaP/601cwZ3zjYkqpbC/CW74ybHAG35KuwOPDVwaSqEf4phKdJkPLN2zyA8U2LgGtiRnbr+piH
+9UtWH7AI2jt3fKYtca3QaM2DX6YXsNtfyGSxUJTYqgv09UIdy3YUCYj2vdTFwce1HDM4TpM01eH
1HYySF3iRl/QJdusktdseVRXrCpw8EqLh0WMFh/3384O53zeIMKeVHCfcxISipjUGmZcJ9sY3qDG
lIlc38WM9pu96emRCi0ip0dTzdamdBtXih9IEn3rfQJzw5YNQeBZL8GTvTz0FPJHVZq+jX+l2iiM
BnZa6NbZOD8T6R06/lNpJs1HzPjgJTOCE14TT2rgNoHeCfruTGy7oSOpKgDcsFygaqpXK8Sz9FGf
iMjvIkYIHPnXgMuayCzA18eWDrXQ+5NmyIKoE9Wz7djPdjB2kCfxshaVLqWHWffM4j13NmD15/U4
MZIwzEJJGi/rPnR/IKrelUr5jAo8Blq3i4BBl7764jg2tGoPrUxlk8knc5t8BaYa6eYtoBd/wlRW
r7T0HfZ8VNYV3OxwxO9Unf/wwH1/0VTYcMdTEWuu292Qdd7N2eDRiaDm3G1gqeoelimBkfxe0gq6
9uRIebRp981AnaprqvS9dKIHLP9hXjQw39y8KL9+tg8nNgGTgmhtGLnuWo3absmNWq/GKxPP+sWZ
YQjpPuU354CEPAPCRgPHHO3zUKMy4Gkh41SVvsIhaMgjk83mnJZEvrC9IBS2ae+Yak3zTJJJ2o7k
gEckCcGoByyyd6b/pqyjyXRiZO/o7LdwX8MNrAmPeuu0w13MVVe957Lq9tLxuo7iDBDq7HX232q+
BvQ/ze2QmAaSVqgwrLB7afRhLOjODce0ZYTP4cHZQ+zkz688Xoe6omsLUAXrOnRX9hMl8NZEdvqq
yJAeYlxTD5ry7HGUj6KDwxXFZ+7J6SzzxztRkGtv7uQP+IiBAg2I703nUumMcdOYxOV411MiSiR5
xxUfpD+/2kssgboCw+rEY2nJnFydR1kT7mmSTjqAbYO8VmBUclk3tSLddx7nj61Yj6Inoq0zB0FQ
FkUspmNdPi8chnt9uSLC1cmhgCZdaqFqMkDLRPORrdVOaJhS5sa9NDSdrSUPXDQIyc/XsdqqfHUV
8KgFk0aoL/itPPT9WezPaGY6AK0eDb7ueCCitV+ENU9r8SvJO8PGI6iwgo3TQ8H/ZWhaEzVjLj0L
1m5B7SjnOyq9/qDg2YIBvTYYxEtjrVMMkNaQIDcO8Txv8FglxV+wa/IVHnZBN3fVhM43C5s+zuF6
vXcGta0s/yPR+5adM5c1m6zz8zLTH3Pf6NvKjv0cRNsyd2kpU1ULSI6hEfze/8TKEJlI2EEU0HTH
+Vc5aSmyA3g1IsW+qxuSoVxpsZ1axcZN0n0yuuy3Z64oJvfxyuMhP5nwPM3kzKds4gdyIXdEw3wL
twbzzsEcbnaFJWL4fMGbkPLGPmblAaCw5od9Mno1A8hha5nbZ3WVNRIbS5o00R77iKAR6DtCkK8h
cFKQiGqhtbdKvCNmqe4HtPeczQ7SS4U+hom+PXjYR6whpWjygssmb5O0Cui2pWI+W7c9Sluc9hEd
e07ULWezy/dXkMW8tB9nh7Uxcpmk4jhV25QGfbIvf4C5RixrKYNb+zKw3v9Wigy7vokYv+5FA6C8
2MKPF/BH8GSOU8fnSgwB6VvTlXmJnFgpvTWFt1zy3YE+8d1IzX60MAZPOEQ8xYESYSgndX21Om6v
ZLwqhHRk4eNT4lXEiiYbA9MOPNqlmGnoxucRCUj+/IFtTQ1ydgnfHZz/T9ear1acvY5aHPN4wYzE
gp2QYuY5Pgm+kCrFWEmYovjT8Ci01iZW81D6FSM6diSkb4YsVeOcPGxlZl1qLcbsXefSmBejh7Cb
9x1nsSSr3rPamFd5ZV7NJ+AlvnjAkgEk8m5DsDZrXDJPGFhnn6Q3t5wQlWjnd2/VR14Aoh9MWNmp
vCBvzfeNiOztkSMCeRXGtVNZ8rTzpzuO4x3ibSHUvSnkWoAoD2EicXYsukVxJLLlHdEIlTUcAg0G
4SIe16PniXWQ9pIqbIw61kLkEYsQXSnh3GK3xPT5lD49mE5X8TNCMUhT2vSlHBpBO2irrt/C7Z7H
cZ+DFRqtMVKi9n5xD9zVEQ/Y51/gEuMJbN9a2kXjo5l9g44/uhg/7QoJY/SyxDSimWEUWl3TnlH/
m7Lv3f+v7sKJhoEkVffUZK+Hu2+6zELamcvKOd29uuFzVFNL6XzTNSocwrmzTCAU3ubyxPt3ybkE
j+SgPw8ApEs4GOLZP5i47/gKGf8trDbJLfgIIwnqbSWd9xfiNgQo8o+ZeDkkjg+dO5kLn1040iXl
jZEzXIVbS7kH4rqhfvkXgGbeqxlAHSKsxsEZArEmJB55L4rmdMHXX98O4iBoemAFmwmTE3/cR6C/
EkLryrkQOAjhtNq6HjRGb54JNbfsIsYBKXyFVb6YvagnLfWRRy+bxEZSGceZwT/AFEQAu5s3ez7i
+B1rDLqhtVzNmPhJE5mHMCuXYrOtJnnoH/8Ne//9JiuvDo3NhZPuCi4NOT0aVpU0Y9k823/pXrps
HJj0oglfljJcaGK7xHvyM812IQn7lb9VGn+HVwPzaZpqn6v6khtmTI93xv23uj2DfWaBe9vQTwPf
ngXSnQrzjV71Q1Y7UMbjeRXRZRvVycRrTlZPphjoWTQ3w+F0zQhWQWOpsByR1H4BcsXuoG1QQtWo
1koQjI4HjlaXS1kcEO/ZTp9+yUr+L74Ir/yW5JMlLdE5XviSoVlJURcsEPKeSYyc688fNGh48ukP
1fcMZBOsW7RWpeSeW8BPc9qi6msC1EYwj6z3iUmXJ6v6R6FksuvhAvUPpgoQegdcVuvkfc82Ehza
MMFOWHfotejUdH4rXBbhx9L31h6Z4eWSa0lkCabahJsqjQ3a7N6EfijroMxoZPjfUEIAf15fcadY
QbdeTWroMQOEbM6OEopEJKT3/l5xuANInWSbo+MqprdZL5FGQ65GRDAkqCbxuTTQntYwDuzACwwX
RlG5ovw6kzTqyJ9D9s0R98xLjXaz1ubjU9XrbVhFTszAmnhxcud5MWksFrgTc7JQSuqrTMZSP0KL
abzRMB0pZdMkufOHwsF7Ew3AE4YIgrzWzni/ccD1v8OI1pL+i5ySO3ed2DSu68bgfGpflTSMQKFL
VsXOnt2Anh4GqtZ4u2rkkQnqjY8izTV6eeGeHC0rfdEIJU+y24u5Vpb8HzFys6rxk/BRz7BD+0JW
xaSB6+WHmnGt1mrBZ+AW+81ZYIgdp34wy0Jfa5Ksm+S0pFn5mWRw8nXborRrp8twk2DRhWsdHqe3
bbu1bcM20L44KIlJrRavxY6r3hHFvToDpGDIfHjFOC0XvDHJsltbAru2E08/YKC8nFdqku/jjdaW
f4c9Lldm69AIrLT1PDDjZWVwv7jy/I/2CK7JpG8MaqIF0AKtj2dO48AqMq5L05/VXpJh72WtlK1v
AO3x99Wrk6/KiwTdQEOQSe36AetzoYH7aFe6OSMpFii+LYk6fDxqtovejEeN11jI0VbeRxpS+Imq
FkajeCkUsicyTw/021pwjGvuKkiQRfHJPnNjq7mfk1tkkStoK8OTS1Nwwaj5WosbeUSl4m37nHqE
u5J9XBEQ8A4r2tZUV63zqpzpYb29q2+FId959ZoVArnlFsuNFXb/GWOWrdmSx6b7d9ZRc1CVML9F
xbz3Ji2y9L+qxZvf6T9pRqQ2REXuTJj6OOu1gqXkwx0oBVO/H/NOZ7tw/vox/YwHliKzABupZp/B
QVnG48ymsY05FU+kT9dTUpTJkFjNzdYQA+SZvzQLkqSYMRSbllzenztnOU8MIyNboUMXpQM/TEYV
K4PBsUvDcmzuo5STM3SEwkZyW9M+9g8no6RPOBSg1sHDFLciKzdaGZkDHh1HX3He1+9j/t/EVKFY
HQJG9YJZ1Aot6Z6ZUG3n5qNHxFsiTyPTcHfNd0ulE60ipgf0Vvo691DZ3vtNzEYmmwHVgNL1+A+t
XEpsn/Wgj6I6NU9/hxmB3bcocpDRolNRNfs0QEJTAUjpllJK/ikitsg77Xx34pDrb21i2/7v6xhp
H4ykN8avewZhHAuOW8qLuDxbavFO0B0f1smLbrEReVx8OCqrJqLmq2cdoey3uSyGOKBj6fG+irtU
OCFuy8XXi8n3L4YaxKF/px6CigS9R2RsJYUyodauAJN3sbReZJ8+NMwc7UevtwXikMufw9Laxjru
WqzT8bkEBhiJ7TXnkz8KZ7qkx3Ipaxd2lT8Iczfuz+RBN87qc1wdzoAg7tJzNB9MzYXgbljzbBYO
8OdC7f0f3Iv6PBvU866Abc7D/mmzCv9qMT31iPI/h0rXIN8LMTZchIZhFzFRcW4RCmETTuR40M9K
UAuPuN+n73D7IEtVHWQoH9Scrv0i0kX2i/J8IvIOtVvFdfMvrfApAC9hQ6v5DwwCAzqHbfsvEZ4e
uwTaVjqL46JNTTCLoTIgFIgkd8akRYkg5vG+h93XWLu2VYPmIb7mRY5s3Y7BWxeC03S4hNQFHLD+
JGkE7Ir1Yh1TKQagkWnaHKgqhI0pRkbyQsarqKdDAWqIF8U1KMUT9NT3fji7cVXg7QZbwtY8UQ3b
1uIEJFMQxCxShprkVsJXKGwgp6nQkF0g/bStD2GI6bSa3DC7jKx3sT9YkCH0IOHc1W3DPEwkEuzs
fHl+LBsCZ4ajwpXFtLFITvKrMZl3A346b6aCpbJtmGMg/YHVwLyZdd9C119dZo8MgCVbxNYLj/g6
grjGd49PnHWTHdgUlGZmwcpjcBixqLZRGwP1KzvH4je+F6earTKnxXWFw13Ky5FT/n0En7YtuF14
TBLmL13f5sMPeVhCuSoepYbzoIgYxUNirXGoFZ7ojUNZYxKnb4WJrQxAfG8oGumeY/j9PFCDb1qY
Ss1UG8GyegWnvnM7v1xBzAxoj3S71RdQDEimREL89gijry9wQdvhrDFQjHuZPL+S7zGJtXsyd0qa
c3WDDQFzkukMWgKyPD1TKJBhstorXjluk+kVtQ/7cJGMnHsiNLL+a3JFSYbpWHN0Ts/Ui+elQ/g8
rvu4OwIT9bj3gH//PtrMEZd0BKm8tgf6qGgQEPzLdhlzY6UTDwvIdL061K/f6yeqN0VmxC1GdBTF
y9o1s/a6F6BirIWN9Xii46fxX4Jc5gWPc88XFw4xkqJOJ1i7udsCfY216avcJ0Ai0AzTnQemmrz9
D21YFk//PZA/eSLlzkGCMRFrQtBOWu9luEHs45tW7Ym5wPoKCNpQXqRfNbNtttdzic9Lrt1quFQ7
sh7fL/y1nveFowUyLLesY7oRV0ZIG/4rC93DN6yjgP+GVl/YG2N90GgayPsUM0sb6rGxS0HsBHis
Ur5ZXDO6JBLQsmMuSFEnt6STc25zmC+SGxT81WpkSomNQAm0CwCe/NtFuquWO41eByfL3uNFTAaB
PmV2QSk1HiG3soCH9t4x9WDt8qG/Ev1vbCNNFkGQRCpUgt7co7YqRgIOt6UmWGFjULDd8a0ArGog
iNOiPbwnLYztBT5n/4+dRx2SF4tCdyra3UhstPRA3dhszm33Zud06xePIhYrmM7UoZctoVT3HM4b
Y1zt+6arrAYnPMtWVxyLMeTc+nS5LkWLYQAtF1/1W53XFT4w8hDiIZ3zMMKsfHZLlEnV20WRG3U0
Y56EaEMGvU0vQSvw31CGJjCxsLFr3MOJB7SSQczSiNNDGwYZqbtzXseh1kPFkj2wjmNoZ6UvO2Ed
SnIU4q63dAVGfnclzKaSSiIAaD9X9ajBkmCaWMLFDqvh5kfxAwbkCg6qlwYKIbszthVVLqwzZSx6
6tP2zhrJYg+reJ/4xPj5vvTVLp8g8q+lscsUtE269EGIzxACv4X87DDLPQuZSkKcPI9l+FvrKnrk
2WEyXqmSWMBGoK8tEUmldiQJRPq3HXInDyYNYHlZ1tZMr4zuK/H/fqt36TWhLGYwtsjHjt7Mr0Z1
vt8D74Wkv/qzkUIGPui3Cz2AZmulQgsHWIDE3ST7R8tA25M5Y4YCIzpNH1PJ2TFLvM83Cltp+MvI
whq9E3uBt5PSEgu/WJFM16jzkdEJQhCA2H99xNL5cB8j2C3VUYtpy0OaQ4AXTBEtv61zp8qFCGxP
IY9V6LYBU3jbGAO+DHMInSqphkEY1NldqfzAJYivasPwFoyfh5k6tF/DJzsa/r3muoVWqEgemx2i
qPqujNx1e7qu1bGb8BkU9C8o/FHQ5Rfkk1gKbqWKzAxVJBKjNKUshKfGTYOiuSivlucoUsZ5LDvn
Bq/ijSD+Bm6CCqjOX/F/52xuQ3EXKA4Frq6ztyt7DhH0wfUt3bNeO6W1b8iZGHop3GQk1PrA4X94
d+TzRMX2p1UhKolLvaMJx3+AyqOmWvEI0xLnKh0uHIjzMpAv6IQqBnufgZbD6oWDp5Ur+Zpr1qGO
PY1HD8JmfGDZh7E0bxgERC901qHGg6bcnSiTC624o0sowHPSSnoKlH8nm8teRc0WWSTgqcuAWIkc
DLkt0B5jyYkA41RF9ajC4/c7MC/WrfT1GX5Lk9OqO7GSCS8QKvxPWe8dgo5OIYbYilfeX864yxEw
vSNuKly8mzZOly7OUVtnBh5n8SYl3Mk3stKWp/B2d5iFPywIGQotHn07a2MXN48V9CI4vabIjbHS
QjjI8Bn0dmh6+Ml6CyeMgHFKXEjLazcgnQfnOmI5zK5nVtDYhgKiSP5E3iiW3PI4ygS3bIOChDrs
ovgkvcTQigcSkE4xw6t29hf8aO6Ltz9vsOe4i7XWUQeI4wS34+4jriVdSyzQ1Ykb+7t8BsZtgBo2
BTM9fqOWbuz10GSQp/Ry/xm5JjwL9WupEsMoSigdlmgSnqFg9vyAxjn5f9NXSyVQ5goNN3IuROsA
N3aDCakOvcRSWD0bVRPnSMWCkVDmiDoTfnSuCvMyS69btZxPrU4HQeHK2Kha64w1caynRGAFL470
wqIXRWb05tyTFQrYhYTdrv0b8D5r4/yRDrVpzq8Dm8PjxhyVvRfL6cR5oCmHHrj8h4Kqhrl38qFb
w31jMqd0X7uJlfSsnLftwsDycXPLQTa/WKo36V23ptihC4cvpdHpEYuBXjOJ79odiwAnyJPGums6
vB/9W8uwMTrISd1/xV4PAN4W8WSN9sqkjhv0YNyZXrgCjo09SWn9C5AVTHrTwOkGNslzDSk7cEjo
PkRPPAxA63SrGEsvZvh6+WttpmeOTxUGdRvN1hsbd9zllBSyfSX02qTcnGJnxEvGj7VxA8wqssXw
kEw8lvNkPx7ZYnUvg3w4qFQxqeW9oAVd3jaKRTVj1QOWeLqJhw/OVdy88clZ60/+efy5lrH1gqZ4
8C27m7aL3om2SMPIBcs2Z785vSFHqaJX4ummo4XfmQbrHr79JV1eZWGxbhindzg08ESdKLqCI/lJ
aUsxWIQ7UbOsXbosfGAYpPt97YkupMvD18L/ltB4pKWr+jocAwTUG1+vtagRdEd80edKJDvnTRzY
8lvAq6fwRWXtOSAK405HXNlosOZkH4D09aB3vX1hvunEx0id+ooRtKwnZ4Xbkgn3GgIfjlx4agUk
1PEIh7nsTAydkZsjr/qocg93kLcCxIQkKJ+KCrBxBgSrGTelQtnqc7YYWO9w4mNaAmj9b8fq+xxE
P4RJB6bepMivSpncVlu8WAdWAsP2uaiIcV2ozNw0/k75gTmHhOpQIAbp1CW57/MbOz1htwIChgmJ
SrfKCQY/LQ407NeJpj20F71knGWNBSAfOlOxw94Eoc3Fzhk+XrKuCMFXhu3vnnMYiUL4e/26Zu6E
CeYKT7Ac4XIB3yHRXGe6CQgxLNvGf8Lra22wNC493A6qt9HB4VYlrNtFSPhFk6IzbXD9XeRjQHyQ
8W6AdCsDpL9QWDR0T+6+Ke5X212Rkd9C9GPVTfSSrHHTeUpP2LW9b6nQ+oWPx3YhGfvHRZIRjyc1
hLw/E5EvHJossQVrTwopvutmKriDUe3gz1nmJeTnv3Atp63iXvzFIFnxZoMwQXOCI2zJjGwfq8M0
Hg5FvZe2ZN96oWK1u2JjKJ/AS9ya46zVlu/oJlRjpV1Sh8i+IehB0Dr3W+bbSlN+Dj45LwSxVr3U
z07LUbnqFMLo+a05dO2taofvajnHi1IlSydfseSBvRuTjMQTkE5R7aemx4N45H5uOMrcCrY12t2P
OT0vUt90eqlfYbD5SAjt4+lto40S/11aopCiJsvtynOOQ8/4JaRJruXBoGpTp0HLJD91KcPuqzk6
cvDZulxCHxk5jjd6aD+hdFPLc4FuKpJK8Frt88gClQVk4PQ1ILVeMLHVaXNhvSkBIG7BSTL47YT7
T2dmsRhJKHGiGuwABodegL3lMdGT8HfOAkrzl9UpjEzrrkBeSQUHtbJ8n+UKk0QSXG7xh0MluT5s
Lpp1/I+AtDIT6CojaVr3cFSc6R2nzKf907ONwjOL/vUWRZW/lxALAeHuLYd9QRJpOnbwjoPtEkTD
I8VznMQgmwFz9CEHakaeIUynz7RHKbZCOxpJughoPYRW3xFJ+UOL2t9kWucCdxSEXuZx+LwkWmKH
z39Jf5dveqmIcUD0U+C5Qy9jEBKBqogITva0kh2ZPxFaOzlHd7V5FsfZnXukU0Y1A5ehmQWKeoqh
SS71h9SDVOmSHaIV1USZdVJskTWJh8uxFbKtdza7smsfCcvRmy7ERJXxwhdphnbkb22kv0GMbkfe
pNGnWzfoiLBgVLpb//OqhWB7nacEyu85UZXFdy2KX7gCBbyhw8XZgiGOQluUJE/PkRgdFb/99vnA
JUbJgUQj3Yh4pbITbij0CeNriGrb1XZXg49OA9QYr2iL5dsvMUB6aAgIei4rEP8q+ZewYPONcluy
FBHjqy8CTqYHACixXgNTJ+OPhI2Yf1+aaUBFuviUDzxrv4n19alRdCIFrUY6zvxwLXG0xOdMzNnr
nX8Ob269sTlmml84N9RlsumqapcMrjMSya+7UF1EXRtOBRMbQ3jBxYl1UVmInGPevhT9HWJtBqpN
bgUzE6v505K2voMECjqUy/ogj+Mewygv2Re0duuPepMXtthJqU5nW9PMzH1k/NBR/tUHXwccZaFl
6ug/hE6LjHysSaNfLlXsxTp0DhhgzfDvrsIupcqfypntgZv9x2V/bV9qcAUTtQIt0dSt3hTxAMfX
uRiaeu6CBMi+iJM+3r28Opi4EJZ2ntDgZeaOLykH5325CXGKRZ/rnvEgE54xAWZd4DWbn4v6bMPe
ktRtrmEwofa0Wg0598+7UIvTKJUCDbsvUb5lrUNNLKmIXJczKYQPG8UIas+50MC7fQNtYLmiU+Se
GmcY5ExMP9UW7IMVPx/MGucr4CYW4/NRxM1l9uiMdYNvQRCp71kYx85ueHJucrwdWTN9yy/to0xR
8sPUFIijqv1tRI4A17C55wzVFZ9Z7ovuYgD6BL/cFHK1Q7eHaqaoQEUThsWUEnz/7v3m7d2TvWAP
g9cB39E10CF3oYQ7lXOmasgvW31z+c61bjagGBqiSujA24lktjM7gJMvoJVQcxMq2O250eSHyjEG
oJA5FBwGjlL9X3yyMxp1TF/Z5qOnuO2r7Qg+z8A3ZHPIy/JZOtCCln33PfDOMIUd8EJVbLdJxnrd
zY8ZK3mQCouy2MRW/c8+NkStbSlsuHzjNoE0tMCCP4YXXhRTH9+aHM38BiUPOpuofzAxXR3oAlck
0m0Rsz5ee5WprzBvmnJI6uQqC/LTxI2xBXpyHT+uHVwM2CKS3VjsbUHHpxNhbK5ADL0Nbq8dEp3j
LVV2ist2eJ3ed9otaeLbc8DWwtHijw+IcI/X222qyc2i6PDRQsHbhnwCDr2LAnh9uIl30erqT5I2
vUQuYy3H+a31+en3AHSH9iq3XYyXMy0q1MDXXpnn4h8dChV5bxdC1PzVY+411IfjzIzS9XRji/xA
3FPqKMPZHkr01UVJv3ji84Nn2LfbGqpjKNh5iOvVw3sTiKPED8bg9jKd6Qi6kCWqzgMQwzhidRBr
MFh4BLQiKOgRzBlQBYZnenT66pK0v6vROyFkoplVDHE6SoVA0zjfgqcnz4i/1mO0zYDarx2Oyblu
I4f7ELnGc8XdrPSPNg4Tkj0o11daLmJVQ/eiqzmM3buqKC2YN/4x/oHaCZfaxotuo1pSZlV+Enwu
X1jdGtjPyWMFPNtRQYuGHI4v1zWKPzI1Co3ozpgRSJo+5L1xebtbf+JmIxqqFXWOX8ZkGDI0yMQt
F5noNsIA26fCg6vafd6tQasO12XrHL4F8SwCJZRJYDcX9E1HbEk15IIW6FmwOjn/yG7YZ+0fdpx/
GmDaLDoIPCy0zXC7So6rG/H1EVfa9yX70Jtll3hTQIFtDIMs3dHwJjZ2bxAlh+ZFaAt+MvfueuH5
mKed7ky0n2Oyp+nDjGd3NdMktvnKY0IyKzV8Ajze5fFp3gW/Q7zmuWHhJTlupVwE+rFUkzom3wbu
fCdMxVwsQZ33UaEvOjCvrQvOftVpU+0trjmsi9vehIFyF5bS2BlamGdEqGo3vX/ry7vXlCxyUe/p
DAgRnMg/N5jBu6GxoVTH0H6PIm4zCzwxdq1Mv1aEHQjkq4fCzBHFlTLdgtFgirWCZU+1BW7RYQpY
PlXRh0LvSw8lqG+MtDe28+T5YCPkYLJfmgJptEjEbuBsFITU64LtoPFE27lg9cl+Tn5ynMfjfwcB
zcxFoX/eTzsYmYZ/6JeVF27RwmOgGsWGyizLRuosZd39uldVx78hJPVnu+m2cjCkSAwioWz9S4Bf
pA+ZgtYHmTZtKrqJ4VcatqGRRXWlCJqcdVO2f5BFMGspPUHVWckP3ez1hf7ytX/T+y352CbhhUId
w8c5eXHkctw/XrkYe/YMNOIpPEXylDav3qHuHBC3Ovlw6GvrHw929W6ZC2Mo7qZYgiZcTdvyHWdp
b6Nwq+QD3dMfM2dwc2NVpcBkKDl/IcUR5T8IscHe5mE+BiiU1Pe73cffYYhgGuImvLZijxiGYv9c
q7l6VmG+2GKvxakhmmJMO+9uw3G3Nb5uTaHUe7ZKsrIC5vsZ/pQhm088LqWF+XkNKl8yOjjGGH4F
X6XjDkm3KNYBMXCaHoGnXVotdcs4dqt5xlW6JrFR7JSwrP6ow81TUR5bXXxzsJ2LgWwKKT8XLJUR
5/9OK0Qbr3vSjS2jlVNC+72f9BpREiipcMr2kDBi4svh/xbW7f5YPCZhtorMViLreAaSoy5NT/0U
nhqUaEQ5h3JrygI9HoUAi9C4oPu21Y/9PFC0+h27r8orucmCahbgTfLb+bTFZ1FGRCjRylsGAwQ2
WVJf7jw67seSrxj2Y293KJGaRhy49UxwccCT5GLkbePUpXfiovKnMkI6Oh1oAAmaIYsaBm5lflue
Cz2H8CmlB4EBaRVWdACnzU6g/UnHJSHSn22rv0qjvwHMuWJwK3az65vKQTCQgaAAe7XMVL9gc9nH
PzlRUBqbCYk0fNub6iLlmWn8BbrQLOAAbIev5YZYz2UozE9bLZnW6zHJSGjtaZTLGgq/BkL8Kl9C
E7+H7XauA2yX4Cx1M3nQIAySUGBrB9IT9xif1SWUox6UFaux15jgjwSD/oDtd+7OkfLeeOirOdoR
m28mgx+GRE/YEGQvZwi/ypNSKRLXzaaENonZtANln1ylZZpjZoPMhnyTMnQQqIU6rAQc7r+qZNMu
irhyx5RYqUqwVZSZcVCRvuqpMR7R0O+atpBMKxqoyYA2YO5PZQ0VReWtxHQMI/eSy8HoPsgtKHIy
DhPy95EEb62yniL7zHMpxengi2EK3Z9EPDrfTlCcQN60P/XhpwpphlTrtyOVfDXRZxUgluj0HoaE
O5HcMf8Y915Uccqzsh3ESF2Xqc8fiQZI/Pk9cpaq+CnUetaPDHzS5ENjQ8Gv1wvW5FPYbCPaayxX
ZcEeCygxlcqUUd66kj6ujiIvO0CMNsBsbgS9choTGp3dkiLoxThquoEqL18qYausEEwnZkz1nXCy
i6KXUei0DBKebhmU/OkLOC4FguSCpOEg/MtVx7F7dpUwi2YFmgYX5/osXaPm31AYGke7eEFQ8vmK
1gtTs1yfeKaCW05Bq09ZTojlfOxawruTYrgIG0F/eNAIIQggrDDQuM7kRYvvbhgcWRvQP+qDTo7p
HZriUgtlYkge9rb3nrL2BMx4ETO1zZ7215fuFdbCUckxtYEinNWhHcCfJR+0GBTPYIeQVxp2AZUC
RnUiafyN2FMF+o/cQZ27mcPscC1zjESlvR1K2+PjlXlVmS7+6w/8aYMjvv5hAKGIqSxEq2hI3Q5h
2WzyrgKD4g/+aLOBkyMd6uagy3TO7LQlxvDdrwrrQLbI1uFMLXzu5GAWM8DGRVSt7gABauvkyloB
NTIF5hsm6QumSH7ZG/e41EEfSfuc0z9nDXTcjQWqzoYIRN7hgKeW8UxuPOaaj3QIXh9cbybSxVF0
4dhp0zj01tSsaNbXEhaVLkJk51PXwJB31QjqG/+4KUkwppkC/1VXYdu+yZl23au+RVvxFYz1FrQV
raJkTjcw9vpsd/KMb1d8gB+Sblx6/95/97kb+xD587mHxindlDMSLYALXQDHz9bQBMZLu+eQNClR
yS8GG7TbdwDyA/81jjVPeCFL63B4MG/cqUmnuyVIyfP7LKqVzO5Nb5Buuwln4d6MYATyBCMPmpda
ZEXqD4fSQbyBqlGoORn8od52gFzmLFfmrD7Cutvj0zpg9MZAOpjy0dgkc6U9W7VEcMB8y4XFyTwx
meJzC6CwcDWtMOpAi5197o59oZDTH63osFTrEO6Mr7xS1sbwhewlQT/EtzBEmkDMdpu+e3YaGnxP
8QCM4o9KyUNKokabNtcR0THSkInUL1AG8q00iIz+qHcAFZSJPDjk0jVeZhAlxGJ6z9dowGfAeZ1+
NrqMAEzpg0ivE+WnKJkyUcGiji23hy0UrPCeIsbqj9tt3F1FRrrYB8VYOAEUCIvTh5O8Z3DUkqYO
rizutr0x7CWcaItHlXTlnONdWVpcbUwEjfQdCROAOUalRwMdBydJ3Eu8JW4qz7+/A6+SMbuYjaJg
fARrJws4yH/kL17LJW5qPZDq48wFAnx7Kzviu5f6syC7mkUrdRb3U7pnH+VVT7tw1z7EXWmoIUQK
HKsvT42TA1D4ClsW06gt3Gv7BZc0H0sMfB79V5Asc6WIGLLoDH0vPI90+tbSVoktYOabZyMzLcFk
ycSjiD9yOhGkec22cR+DqeCef3yVKElGCjRnNPA3BD5IHCio15bZV4ZpnhL47y09diC81N+88CtV
1UbnxqMIXDyuC+C+3ynbFiUxbfyzZzBd/HWLA4kqJ9QiFGQnsIjmlIIqNZXfJMhQtg2uYtwfVbL6
LQDKUxLrkRD2PDvrn5cyhePCQGyhewxLEW7rMOTRo60ZMFK4B7pST1ZMiiPlauf0i3d2qRydnCel
MX0Gkq7nmzt8ERFFweFQmDI9oq61IYeQ4BfsqfHvse/h6yC4ZyoPazk7Gl9n27d11+cAp2X7JeZ3
aUK+Ccq/rpfeBFK5UV+t+EHPQr/T1ThFMuekWoqTbxF6ml2tEHt0EzI5SDCnss0Fw+rW5NzDaOh6
5Qb4+hQQmF3D+s837VzMdkgdlDRQhpEKi1aw6VCM26CRvH2F7e4QQDRrAUuIlPrugCtI85eQALKV
nbBKC6Z0sX1M6k8vWFiZULsz1Blv3Y5DSkLVN/B+R1RPmM6G/QGi9JchhqyaR3BwJtryKFLgZDoT
splBxKSv5IPiV6GJ9P1adK9AmBxk7mPRayWLogTtF02tNVIOE3x6hP4S7WNRWUFDSh82knPHbvB3
+21OGpBgfg/bi6at4G+Ssd6YhOH3E15gx6K4Cu65O6zOmfI6CZhalztfTiLPoh1gRvz+VAQjpnsZ
8FfJAUzQKBSCd8hdiOamiTEy9A91uy3yA9aBLtv661qvBprcA7eFCnvh352gjrYg1vzUD95PaGLB
w8A5bm6eLzNbXEWx3B1TaNyaCuQJSUZ1ZGeDAezCTutTrvSl43Rrwlm78yoFLkOvjCAlapF0fr0b
dphpuDES8bylqQG3MSqlvb+WyXCAyHunZIAXtdXPmbUZM7MtUKOZXYrhg0+/m8aJ6YaxNmWf56MN
iCcnaq+75u3y2RmGb2R5Li401ZjF4pIxn8idAAJzuJeAfWycIm3WP5apqT7VuYJWUG43qWjsflzL
PfB2ysAwGPDEGx8YgQdvRCmlRHa5IEFphupN6439GAM3gWQWOfBxc+2oCUtPW04HRFhjxlXtL0ua
q89/klcpmnPO66203ioZ6Zgo1DPBBBfHso9NA61S6eBivy78Y5D+4tiqmYADB3cBVbvGnC5hRvTW
z8gU7tZXE+kX5LVhxtE4PYruQi82dPjxTCMyG/naGGndseTEID4g7NWBrtNaa9b3Ffq1oTvkKLQm
r7B1ZJDm4mKpnAtMa4VAucqPOAXQcFFyW9f+Tzwj5DWIV62bnDuy+6k0hlXDYPKHZYkYSnNPsJ0W
/izZmr/xkRlcSx6W/Go3s3zHZvN2L7V80sL/7yQyv3rl5x4Eb6X4FsCQ9tp4AJCeaGrNYEzzS1Id
sn+tkE0i4d3v4nlwFuMmemva+IQaa9/BlNgJNJgOzKXVwGpXpCAsj3aDgGutwMZETlfltKDLFgox
0FCawGfbx3R910/LNEDI7zjUz1lzrU/fFaHOHHwka7LXcpZ3bu8KPTK3qN/a1F2urqVIomRkyqJy
6gFrFAvM/YHZjbFVg4E33/TEOwu4RkCnNHZBT6jbuZHZBMh9QfonB7YRdo0GTIujGiOGQfzcqW8f
Kh9csAFq+a+NLoqZ3TOMl9dwwnUsScR00j9VKVrpKXQULMsopKRIUa6IGtKiVDAXnh/ZSoQFoaUr
PUDKmfLXX2JkFrZoKynQcuasCEGUOsdw50Tr0gfKfhia3bn7xPYUXFqj7LIgh+fCMyfK14aI4w2a
ZGb7pbmOoWeARM2OxqVAhq7GJ/w7oa24361XjRcgJzKR4xlvVJlVCniks7yWOB//7ynJJHvAXHLC
jUFDZkRZAj5pj7uQCJXoar9eCzEycXfg+nMgiAQgpmWeSajb61J6QwJ3eGvGnvP31Eje48yKwVEP
Gb6Z46gGT0Y4FuAhR/yyueuEuzngg2UIZf2OKuBLZkrXoz86EGbb8PSIOwFYMiZFFR4gq3/wnFxH
u1LRxs0kPTQ8/nbM5pBoZZJHy5ZKQ+u8UIxbFKmaaJaLKH1fvSlHJGmgfDY9Qk1Uj6RKaak4/J21
I2aqklfRcoU5isd9JAcDCpQmVwhZ7HRk6AUZ99L22NxvijYoD8ZqqqRJkjpXVP0BBzQvCXOVfIKx
B+Sm+d6QQR7CpZzxjFcYc9ANHLr49zHXwoKUR0tGsB7/X9vILIWV+sSOLDYsWGy2+TguT80+dhhZ
mJFIPyxNDoothOS1VBZL5lIkI3NmflAsPk6HJZ6MoW0hIkczhRCcJVWKfZg/fLSFQ7ucyRKH3TMg
VzY+evyoJQ0PLWJnvYX/Q6yDmSgGMHX9iDaJd7vbh6S+KYYfOfHG1ywYdOiIAkk7AoXY82x2JGCc
NXb7y/2N3gf3CXVTIafvIz/IUJMqhZvsD31kQAMvKOKOCGrtrmojGTJ2tiRq3Yy/m3VD7IBjCs86
pyXnMz8dnZOix+PNuJQ2/Wqk899tUou84IlYtCLGAQ94W8+cjDD2we0w74SW1XSDsj2dm90UmKgC
gf/3Rt11oTDg6cGLJObq+hReGCnjfb6IbEK9vLmpkZniw/iWqqUwghHThsukEgx63kNUdikps38V
rcVf/25j7CxNqQQoWuv8cLCaNzQCfN05by4FRVqwbtY3wZppw7brmz/Xisd10ZYY2prUmcUagcry
xCEtC7bvYkLncD+XXgoCI87tLH40JlXyCkl08wUunGvKYhs5bAtng856/hjj3GJcQ/jSGY5hrwu/
/KlxyBB5E/lppssnHjnzEqHXkyDjt2C6apNaRSsfcbwrE3c6MBt1/Ni+1br/RPcBJQezCGukp0pb
+3GZVuwP5xSIL2/XhAbz2iF7FPymz2c2BIImVJ/niTCNW8YL7LMO46u2vrV1R0Rc2Oz7QJwlKKws
f0/frnZerfJgy+Yr9YXmJ9adRjqZqMJFiU+5r/yfZmTge/9tGGZMUwrxK8PZ+LnSod4x2nqe6Ng8
zSxsyC+RydVgFek8Z0EILd+EBBniQP5Sq8bAYn4JzslqwAOX8n9mDAQ+w115YULay6ZsP4OslVdL
EfaJ469HjPsKhN64dW5uK+DCiWhw/k0Zv92nXsKSknRSQnQKFjT3iurpPyn8Vr6J2ufgtO22VebB
LLde9Wlupb2r8OKxhu5t/uHYp0pFBQvfBpGQMIlCKaGpUMKbGO8vHA78Yqo6yo6hrI1zu7dweYvu
nJrt0O04GLlFTtIfcPWZFl6mltACPs5J4sqkpUBwOoOf1aLH8ubsBanaqzVd3Xp3Pgft5G7dh0zD
dTo07SgVTQ7/B0VdzZyMTV4oZVhWNRnKbSdqp27q+37bNxK4qq4CGSRug/Ab8rxIe1UpV7ZkIrdf
PzkiBiSqe70Xn8MPFBRFeKGIAnp+NPm9xbzVArOG8+NGG9w+AkfTmz/Sj+dlYN0tf7pMT0ue5Gsa
eXbcjmTS1H14B05gr+dOy7PlxS4An2ZnFJcqpmHt11shg/ZLBu9+/E3PZsgRcszGGPUbjpEOVvvb
vfEurTTTH5aBgBQ+qEf4C2QyEwCfL3GGZWAeXDB9pxINItecmNdXInuTTWCqnfx0Q3FpnpQ4c62Y
/ULGRLFQVJ31j6g8Ejtb+jZ9LAwIq8Li6Vkk6QARsxTtQzDHSFD0L7IociOzRpqWcKl+o1ErWeai
fXE25XcIKY6bhp5InAlJuRDZYdNNS4f+hLhq1ZBzv0dANH46SoBx/rLqWCDZYgtF4oiII6/NTNbZ
J5w/6jAOcyWHr1yBgzXnGMMbISrrXMN9LcfR93OPXmR3gKkBK6iwLz8fZnBoaULQw6v7mhmLvSwV
ASM+a8h3LIRkwCyJpDRZH2k2WpnVAbHYGniGHJuW9meD0pg08+kHipDuSepZxKa8Wiwq9Ry5VNG8
P7Y/jYqwb70Wms5h1l+gTj7dPmkBaeNIuzkty2RHWJbbBUd7kkPYh1zjEMODPrFenRqV48cIxX8x
nu7RK6ltDGL5HTtOqBH4rYPSCce/KYjxTD1gk6l3LbgdUiYhGBlv5lWfMUAyq7BmUVKNRtbFfLse
sSW/2HjziqbXPPYrx6dJLi5o0bvjEV/v7yubh0pfCFBHlsbK+1PvA6w0o7towPsoAHqqBBSKYZ+T
lHU9zECtSQalqA2w1Q3cLmewoazyszOdp4HSd/erSOFE6FpZ5NE2Sk5x79COvM0MxH1up2ZeL1bX
b7Am/ELbnWwpxniI8uxQpluQZgb6sIoAPkcLII3tbgtDxTgnQ25a0VRF3UEh2e3ZnCEQBsu9oGkU
81YyYPphYWJZzGRVj9G5B16q8Gwl7+kN/eHlu8yPMWv2J3xK0qSKu6Q5JdEWmdj6U0hUc5WFhkBV
dXGP7MwGHmTc+xDl/yqqIch+CWj0Q+8aIJO3j0890OtiQfTHycBkSxNc47JRsyhYO4ZtQJjeTRA4
bIMfuxmcB8YcdlfdVZMear6G/hChMCzPyWmszBKgUKog9Flk7xM3bSBQ3S8lRpalY+sXP7WHON1E
bWI7jJgfDa/oSWeQK2vRiMEgoZ3qh1tTdFHdxl67+jQlA9wM4cB8Ft1AAHexaORYWP4v1T6NBzD2
UgRDdzSGlUR+n9a8DyDhQcOzgvErc2i8daQspQWrirh1WICc2uIiaEuaehA9jiAdt4DbeAhbWJ0t
zrJyQwMfssVhF4tg+edji6aZRB8TgZSvsUNTSFtq84/Op3KwlKqoRsZCwntOC/V12L6kUACfHObi
qahJXNtryp5xkLzz8Ett6SJ8aofTq3RpOIL5F+DSO4dAlZBIgz0xpWw29SEUxbp9Z8zBVG2Ye4qh
Sx4PoQPde8y6RJvdDVWLCHAHL1NSrTANY1rv3rOlNBMBxZKi7/FkNy8wC3ia7NVEb9v9y33+FiEF
G/PKFgbD7QiU7QV4tvKZdFvoihDmEHGj0+gwAjTC7gxKYQRBYCBRD6yWMXdsvt7cbL4JJ2RsB4Ql
n0/9uuGNY5miNjgs6o3THFK9IJ4uCSTIYh4AwzLuNN2OvG+l/Co4aKy9XdH7GB5wtnhntpZm7tjV
Zm43ZNi5xLNzWSSL05seYuzyvsHGwyjwk/FB2VVI1uymTlI26FSSC9HKVOIOCnfJMrJox+aoCRnV
U3YEHvJ2D3dQVEsrhfe2klTMowXlKbpz313ElcrncW6tt2vsBxfzk24Gbd9YJjxcsj82qKwmQo2m
fmXLmtN/rJ3OLWF72j0leWdAStFfBxw7z74SF5l6Ybrf3B/a+oGBX0ntWAaaVt1vhTZ1BVv55eBD
ii5yiKsEAt3bEBPcsBWPAsWhXgyVyYLiA/+ieslYE2czazcVmdXQVtqHKXPGlGL22xWDDftQ6Jxn
686zNNOegrRo9faeaPU265B1GuewRIJgTDCvK9A4BNmmpCFDCrkSV/txDACvwZHkh8iNTbR2Srt5
WoUnRKm+9qH8+8UvajfU5sqaU5N4z+BPt0r8s9Zbp6eB40QZijcfBh8293cbJHyOrEa5ZTtCDgR3
hAxDZJWnk/OPVQMtUER6t8eGEM+t9JZvzQkXKy3I2gPbUKmsuZpxZxWXQdQjwfoFzGAZCu3cfDjE
5ZUE8WXfl/lmrlKu6Ph00NMwrDzIcoIih3X1964uUSnDyC56zhQGZkWkv+USg7e4h1dSzDgHuTWi
TSeNMDJS1JbB+aijpK7iBpCFbUmrnYdytLlUS6H1mB9tWOuzqN+XLnHK9Ogmd35NoH4CLJ1+8fmC
gS0Min07tVu2+zTruhcylRJwFWr7xjfL37EkQmk8EwtsBzyDSo48wN1UGXbtL5oRcagnL0STC7B0
K4vanYyJFrHs30K5DGbV4tuToohxs9PiJ4ARHxe50Tp9xnOZGlU0qWW7sgWa2hXouf8LDtJqr7Bc
wP0YO62IcJEAeNRyHpd1QyFvDDWHTdE+MUF7iOQuW9SXiTK3nP6LQVr3k1bbF0iAHaMVcmCgT+uz
TqDAt1hkOVNpLubFj3PARXdS+hIAHa4ISXNZi+aoT1/dMDMSCH2KaWa8ORHtpnyI/Vvvd+Q3TKQP
+DrmGIvBB1SovHHQV0T5/W5kBH+oYVKPeJ1WJIQ5pcrXSI44YLdDGtqLfmWNxH/PSrbsA4Fl2l8E
TKE8yfmH8Cuwt+tBl5jnCsg8uqRvNMD4AKtlEkNSbOEtGGKpov5oBkj8oAPef9WFfg4YR5i/fHsO
CIUA/FE+ITQtmh5aQnbGBsngB43JbIV1Mzp33Td0iVxMTPoz+zSiKyMqkpUdyLx3S3/bR6pwduoz
BXihMQCNZ1rpUGhYmv0UKpVs9raREs0r9sd7duFlG3+xZoSK1GjU8nNeVm07zjMGMHyKy8A9mAal
WQk4Mv5BXMDHvE2wIHh03Lpo7BldXVAZEJUjJWS1ejj87p7imTH/OvlhTSudxPeyg3MzvI/XnF+p
1lYGUbdPA6QjyTRilRVkZhJivNYBW9FjErxn+jSfhOdzLchYqHlJdtiSkkfNgKo/cnGk/pCWjRI5
Db/4m4Tm2k6c8NQmeJsLoqur+xgaPbmBA+FGGfWGDZfgDvho27aljYchp3j9h5sfAWsKKY304JNJ
Z1GIqKfFpbd085iExAIcuaQx8Iwv/OwjjtRwy7Qg47kuMWYQk/NruLERoV/3srOB+VsHGN73UgW6
1y8lRNJmrythgQk2U5D4cN0C7SNZoOt4LzyxgxfQ0O0sfqhXEvBH+wlQVyZvxecJU/wsZ6jDW+hs
M5T5Q4qX3t4deqHZ7bPz57iAYXxFbEyKEJx9wSLfko2+7ly83ToaKgIO/d7ItCPX9au56fWY4n24
lqTXw7YwDHtQ958myAW5e989epK35FKYQPL1xSdkIOWTBSmjznpW0o3/pcCQSDMkwPD4pIGVBZG5
4IIzqGG4D5VO/WT0CW9WoWuCqDzG8jI2zPMD7DXOThAPQ7b6jJYI2Tnob4Lygg9i+392H+NdJkAC
WeoIZ0vJepKMI7HsJW2AyLlwwfiwI0CJN4TOQAQKNFOGTARO0S9kQVu4gvCzXU3hqQON4pba0BEj
eJI/IcJEl6G9rjVo8ZlprFSu1wr0EgQ8dCoUVwSVY458LLtZ+oIvNYRjhmAPWirGCxoR5DpU4iub
4XH5iwZdRzodBoeFhbT2ib1DKMUyER8wHSpelHNbn72jxy/trHpdCtDXteX3oYJQMnvMvgTI0BkM
35G8SDWhYy7hqophIhXhoxFxIZ/4gYOCpA3e6JLuI53CQZHSP10aLqmIpujzQh9wcESLNNcGV0IJ
jvwDP1AjF5QrdiAIttX40KRFNsLoIIAL1kpZj1nMtPaewOAtDSDwKRgCuPJw1nRzmcY6JcDzAgyD
NAp0UL8AroLDhKZe1OAOPT6DrYp7dKHlzZ82fvpqLt/HA2ArAVNK64pyKgqppBVlm6MV+8qtNZUP
TOWzq1+rhGEO3m5zh/4c9xPteKH4qECzmspA1FZk72paVrjOStPZs8twIBGlKJc2cRDm5d6Oqq9s
SmCN4GxD6kAiMcrThrOcVos4wEwvqUiEOyMp35c3WfP04Dhc0ZB+SKHKqrTzKXGEiAJKaDZtpKuo
PZUxTN8yLomAzKX5s/Mdmx0PQssaIlufE+cYhXZz9Twae0MCNR/e+mYDCetm+zH/K02lfsjTR/ER
L5bjipRhNi28yfd+8lfYa16/b2UcHB1/MrMBh/9fDSeE3txGMO9ayrc61huzbwq5fh2cLi0ZVfOm
GH4khWRubPwSuVavVGagn25T0+PG2q3nsfzmfcKPr1n6at0zt6TAAHE0u6fDXvj4rwlgRoOBJjbn
gbg9KAiwX72iAlrS3ZNNVQkIS0TTDQjW3fgGFUYfMXFO6/zpggTZ77ll+17a1oLe/+/1vjxIMK5D
60CsO9Mgl69XJZjrG32uegskBppD0J76zeL+T3bOJOITwncIQk8bVqgVyTL14ZGjy9rOg4mQEEf5
N4W4prt+FlabFCflVZvVYGT4EJM7s0Ko2ESVihdPlhXwZcloANiDTCujRqK67pnD1HkhybSmLc+8
xjAAcBu79oP9MoYx76unMl7yW+6k1z9/2MwEZpqXlgsZ6DTkISOZUmvt9a/5tuQpdRbc3XS02+qv
rXEuiqEJ6zHjg58PIzVelkUjGCA5WT+k4+pjm5bGGWuU7bj0b27SM1EHUFkZBoFXMpWlxkVRLkMS
W4u4UQ+NHWacCYgXbtkj93RJSHtMiqIFds55/sLDm9ANQBQPNNgmkCUfJCagJ23/wOvRx9VM1YgX
/wtX37s4u10+qisO0CUix0UthrPK5+MgjjuTNapv6n8HSH6IDpdjrG1gvEYXtbSmkoMgBu1/ykpB
Qi+8ZI85v5abL3JOprJXpjXDENQCt6gZ2ZKZ3WNwlgpORhjcksTu/d5l18KEEbs5iN24B2FYQoug
LtGTqsBzAe+jH+9dF2MfpRbumj0LZUZ2DEHwxwR8Ey6bU+DIyInIgQ12UbPg4x1/DdG9i0Txa9qH
rB+UqE/YNA0wp4dnfnP13wDF4Q0zE/uEGb2oOyCNi6a8hKAoLUoDhPoZKYrCBT7HHbYwb5SLAIFL
CANC0UlfYknY21AqjQdJCI5+0OOwcwTqBq9o1rspnkdin0NwrfmipBZjgNQl0FeEMTl4Ub5+dDzn
OUvaHIL2Q0qEi6gbxUV2HUQnHKZplY8PJK/7SF9Z2xlPW/16hGS1gAaZ1FXiYEtaAEteOCsvvG42
z6Yp3HWjiM/7a6Z0LNZNH8T/l3alUyIddA2OgZz8SiGn9Smjqc/wauRGbmReyaifylQct+mcOnmT
3ddn6ooVnRvUUM40KORppaN/wy20zUREbYIyGK6we/Lgf67dONIwnsbDwsb/URGadV5uVt5zWC1/
7QWcQj0PEpU/1Wj7MXkC0EaTL/1aXDe5CoU+2DniMLYyxXxfbD88NkSTO5J0B9vgFvNP+90NzzpX
Wu9Pz0eYBzcDaFGmYAzmc/jxlbRuq4+F46aGYveNE/0H0AROtdrNrI5fchyEdTXDJPfZBT6dC6aI
BIPNgjf4c/0YZI1bcZrHIhE2x5ctFf3g0fHluRjJ9Yv0s4ZPH68+s90FuWBIhfqbmWKdwoR101ia
ZxdDcb4r8BH8hbrRYq3hB3aGFDnHsfamsnXRKHgXaqLAoDOjgcmbRD94uJK0MZYUBtDcuGg5EKu6
V1C1kw9PrPxMfRGbggWj0l6gjlAJww5uzdX6TCdJGaFoPD2hQ4A93yHRcbgQ3HrorF1gHGiAdhhm
2UhmyrERRV5LZahwHR67OqjLkVv4E/TW5gWvKMrwq/2L5040ECiDOHQMWymdEFj2WnRVf9lESW9p
BsVcDOOLhwWScQ9R6dTy1Bd7pxR3EZBChFQGHfQUbiXQbrBBnGyVxvYj/E+6eQVKZojvCHRmZ7zH
DpSM94kWUlDAX7wibhhsvTIAwSlZN1A8F3m3Q0zxFIMWAlNlbo9LYuK7rFKGa1HYrOAnnEdkS8By
x/QN9w5R32PtGH4uBhzoTJw170zgO0CH/JjtnbzANaYQFyjTZ30j0tlbOFy3AwTM88u2uR0ASjoU
S8Ixvfn4Dsx0eiLdwm++qAdqSb/IIzsjp1pM69SOPZPexvg8Cv1196LoVK/qpy8zcXxoSxOCiY1v
H0NCdOeO8ZaJ2RjfldT01XLdNzGKEkJR+OHbq7UF4B6jWsQZ9Sqzd2iD7sBZ8krEXInjpDyuXMAq
Qxd4gA/6DhpIA9xvjXyiGwqR6/zkz3Cxqu0h0MT74p7/z2kKmwYuRkkzjBRaqQeuwiOzYJZ3Gjc/
S8RXyil9ci4L6X07MvK5uwDILuiagWyQZWxECVfuQk4wfsuKXN1fUUEANcI4ZVLKVG1CH8KH21yS
OO+ObwXIgTZIk0oWUfuOOMjN8ykHyfjmAt8r2u5woW50TpmnGefvuPhcCUSzW7ZU+HgC3diatrN5
xhs1BXRkjIYLSo2gfgeMRLylfIUz5YXBQ5EAOh0iFiTSHl/Ap7kxpCtcaDLcciRatsVLH3GwAU+v
fJ2BTdTu5bpmutdl5JIZZxfos6GC+v1DmtU5QV+OacL5hlolGK5MKtWIRXvu7an7dW7w/RLnA6bU
CpCBZf3FqEYF24DdVcbPBCYU432W05wx+tnimJQCYPeQoO8nvzLJ3kKlxJoNc4moDeqmQxvnhSx+
qh1gHwBhH8gQfDcr1JHNDnAbC72aW3M9ZUvbgwQhIdsCTA8tXFs5EPDpdMV28iT2vRawBflVNyZi
eXnjMZoDaNzwoXQRhOYaizwRXu7ZwXmd8Y3kw/F33esFhgEfKAfYKuilZ2X6qt2vAeUmYOVzw/f5
qiQOb14NdzAyQ7be/NmuFzVRbO0IHiGtBaYXUO/BNLq4eXuWkHljGGuInzsNw3AlkDHroSJ2F0cj
wOfYOnopGLcVtkbbIaD2iGYGf2YnaD9eFebWqEHHv8gaz66sLXkgk2I4+h+eI+y4cmSFmDwlqDKn
Xv5156zR7ez7qaaty03/TY1vQDSJ/GJGngJBjsa0K8FoTUm2TJ5AmSxFrEsWGNmuEjD7jUmFTaKL
5nfcCOOvsYiuyO/WWiDI8bvcK4dzfye58kl1b2jj2tI07c12x2G2vZxMn3c8EigZd01LUQQliEGg
BLkEy7yJD9FITsRyxUqsCKrL1RF0ifRmcEH/ZPz8D3N2BVqxKC3T+vfsGzaN3cksu2NgejkMLzca
4fRnY6uoF9wzzTW0Q4vLNkey2UWP+Rz+s0TThhU2m1xg/gkgp2w9m2QTZklqlpM2T0b8h5QpDTS1
yg7uYiBRg0ew8Uib41JJ66d6Mo7U8zEBDY3R04V2yoh3oPdWHdzZ/ImJeRdTEwQKS9YaZ5WDEx0Y
Yvzri2aoFFGPo5u0+D7KpUQz8D7PP3n1pw4Com5KfA704n+pNn8ZvDQG3+jRV0LJKoU0TsXQbloc
i3yX9HqwKcqnyHxEklFeH1FYAoKOIoWrYQr2e9QSASOAnKeDIeWJs3gZHXrdZjStH4179I51KtPn
tpxngUKvBUlO+pLbLl2UGVomv7ldWtbQbtzkHXk9G9JjBMdugdBIZE/CEyfHBP7U+bgimYPjrNW2
OQl2ZejtJDPQmFfBzlkfm6hWDuPXNnbMOq1EQ8V32CgkAbNx4Lm1L4A4DsfteRxAtnW9Zz2KJYsp
MWnnNl3CtUG4QZ/yhepPI4dgcIkB38h4Dum05TNGEE4/QxRYZ1pwoGfh5z5mTof84L7KEOMfWLJz
VQgLrdSbGh9cGSjdlPPDiDCVgwIvEyBwD39case+MWNw62f3LH4cA78N93J0ICdnvtNjmR+rL04p
p1Bz1E64Xb3XuYEOx0TTT4Z4U9cYxqdc31i/s9DRFQoL9/pufDNOZjNuqvyXEql80lq9aXTPR+of
TATmaStsDQYlq3Ifk3w2e/UhhD+CtD8WNjkMxfMAqMAOKD0PV+CS02RtskUsuxqM3ZKpvbMHKna3
kDj89+LD2SpqI9BKio+ByDy0FEZUll73BvjBWFGKhZ9ggvN2N5iItk2vbpUF94EiTs3IZ3EzbOWs
QSn6jM1pLo4mJjIC0gbvh4w9zvpVbPZHPHmgi8hswxeb6lTWfC9fUk8nITMrrKPmt+qViXSkToXj
HXgKP2+AXStF0p+ae8pvHXFeaKsl9QTAK7x3ryW/y3jXbyDjBGNjFSkZy69bzPSqIOV26gXw8tSu
vKqbTX6ZXLTinuhOygiyc5o8Mwpr0W18GU7v07LRgiOybrvUkDl+YDndpIjOJkgVNb6eIf5pBECO
EBOyIJtAh7A0DZ4crJ9OJZczedp0AmtN0kkNoPrJwkvu+2RcXl4wkBCpXdBpKF7fyKVYG6TE+C/i
w6JDUalnoWMBgV8ykkJwKrcS0sdz+ABxHyT7Dtzs6wPeQck5sa0Z//xg4UF7yc65vYq9x+t6FCL0
PFM0tO9zWZ9v7pzUtPKItfpo4/ZqUh6owl3sXbUFG5rD2W6LDq0ZT+eeMz0V8sUpfzS7Kb2jZI9q
zOokmG2XzflMGH77r/5ctIjNG6oLS7MFxIAjFAZ46q/oSGB2CG4i7SQ5CfE0KA+wdsz66MoYbIkS
AqwH7sFXE9xWgdKUcPimI4Qfy7WTZ83sShHctnhWxVwjy7ETurR0dU0SSSxqfpO7TOGAYdqNUPpl
dpPxNHLYaEAJn8dEaL2KGAjfu5ZtPk5PzSmvgDM8mttIlU6a+k1aUYLEDpozRvIaV3QTaV9VzgT0
BSPV0OipbtKiSHxcai3wOXrITUNr5vtKj6Dqs/xeWrEvFGz9aTZnHI2XlHCbmqg2zPHcwy8EGExN
aDAZkH/GvMQbl91FJSH0tBFpELsWrV2rzjXKE4IKtc7XRwhfGwLEdl2Gsh8tiWzwGlwtag2mX6GO
Cf9AcTNuSiwNq6wrlx5qOl7ZyUnVFhPiEa3LV1jBbTYRoJOwHu1to+1lq96CfZH8sGf2GpQqmfmq
THcwQhs4B3EEdCTJrW/BdowC/MjL6b74pPPaUvDcd59zeKM4NYVmvtkyKuXZcKnZjlioPFNrzcwu
9zssWz9u4Z+BhSoUk37EiQ6Wg8XGH7In+xsbj+A5FMrLS494pBY8BNXevH50hFJOMOc0CfkXdbnn
LO+QV70kcNZZOvkaI9ByKvuUF6+7sDnIJcD0fEmx+hqQMELd0z5V/wj4Iam81BUXlEH8nQuR7juz
/pyM5Hhefx6NS13e6O53QDcEV203CFB7DUx2DypH5fQUhsYyofGtIzQFUkzRvWrzRdloyeht64PW
YweEmtI/+CSvknBVfVzlOGCVc6hU02DDzbQZETueVNU/AhWnaZJoYRfS1SD3aIgK4Qb4+OXjgDUb
FV0wmSbigqBUEr/BCc554DHn1GFCwGzxJd9vfQHiikApHIpyC6CFAV1AyLImKd+f7hGBHr1TyhIR
M/kTAUccWwSf/biNYw1HOutkjaYc/qZ9JxXrFigzKQAPMngDaQY8whrmYaR4p177h6z88ogAmeXA
UjhHidwFFkmbTFQnuCTg8V+yIjl6E1VAgsDU2VqJruvs6DaGbiWrumBbmz/CmDXwhMsudocF0t8t
Oq3LRwNCMCaHBOQfXQLyiSSzaCcOpCMZL+TIcJfe8vnA8XDUAi+4O39gkWDv5iWXr+2bCWuoJl/C
Ql9Kw9O0zkTLKuioax5Qo4i4nggREee0eouT9yugwXgU+U5REEEWOIoN61+Vm5+8gAR7no8BXga9
+R7dSyB2p3TrbwHF8v/Mrgx3h0gJ5a0wSTwY0lY6RHw0hqonwoqPxMdJsuKGsKrQe5hw/Vpp8TWG
BLJI67W/lp9SfvqEqPXTBSUQGO0emP7ok5G5q3mc0wWYleBM5h2w4ensb04gGY3N87f/ndJnWWrw
xx+judM9xeOowGOAtm/B7tuA7iGTwu9+OxhpWVKq8DvXMUoZ+ilfhpPyd8uWl4uSkQHoFEb7eTZ/
MATMtJiBjj8GIqqBpvAVXzdeJ3mC2YP3GHiVSlbmFvj6za3nGE54bsSvPKJpfxj6DZRtL4TBjn3R
L26VwlLhPsahHxt/DvUrNuvK2Z0yytFWZA319Y5eL3OfHpCIr/rS9/PH291ogJgXVymP034xiDeM
L+a2sm6Ty9GPDusVN38AkwxIUEdVJqPSSxqtWiS83e3XY3jrXRGeoSsPHEt24V5iSKSWquS5HYKW
I5TQNLvR8prHeV85gznIYxkkI66sIqxl0A85T9kofUSry03HFZgPg8ZKDS0GkJVjgj7MB1MLjyh3
VTIgYFTilzbNkB/17pizgQwsEn7bxo3tyoRUMKp1OE+y3NMhxmjIlwT5e74x+AixfG2+G6waPTKX
0R0of+nTDPFbNDlAU1KJ5jJHaMQEs2vjx/xXPw4X8BL+2ItXSUYi5g0X6hPIPxWpdCFFmed3R7jq
0+wuIlejrS/7TcjPjj5tvlDUVmBxSFeGh/NYGWw6EPTJhmaoWTYJj79EC9g/qCZbXNyD4CLtLc3G
NU/5AO1FLcaUiksqX2CoZ3DvbL9wpDNpL6YN/VcclfszSsmrBxm1mTb/RuZ+UviI6jnHzLO7AnzP
bPbnf2sn3aDpCqL/cjl1c6XEqZXvbqrJ0iepMcf/gFfJvZv7UNxWsF/f43vIxBBRHHDUCDi+4062
geGwI17Ab5gem1rgpyZLO+7+sY/fMTFAoi+23unTfCltCP/OzKOv8MYnHww5QsxFDYjkrb5AGbca
ctTuZKB49SS83PRij3es/gryW6ceCimcEDbmabQ6NOjF8P7x6YLRV+zH8bpszTNa4Em4oDD/ddG+
Nt+8xviIoVJFgsKJa7c4CMujnI/wyTWJG87LRVbkWBA2TVBdiWJJis0lNIIz/gMUqqbX5VGpE37H
R5yqKDDPyfrywRlw3ZmfMgSEHzGAqOKLbH6SQOQRFWA843Q0rKOH2fitopiw5iobPmAxorf/mrjP
7GC2wdQQduom0H7X8Bw75YfNBntWtPlQnCrd9A9GmGPm6CkrMYT7e3n5qvUmTM0ZHlLOHGEnE2E6
lsOufdInlqh9FF80sf8iL65TQc9yTBqdUvXP1fRUNO/o8DMqB9eKEz4FPRjsOPxFnJ7jUZdI8F/L
/HxHJVVB+nka1hnGJSO+ukQnsw4kHtf+VYNKdlWPyUQmqjL/lKnGnpGgmxkpbdez5NDkm8BygLEi
6KnS3bjoPPgf7x9CH/EalqcE2SocfpgCxNREVlLXag5VAGthSzRqdJqyQS5FN5zTlXzC14wbaRtz
myW/3uewuPX9DtDuw4aoq/KpE2kSRhcZ9N9kUpiXZVp06sd0I6ucLXMUowTIAv4n4e9UruAaPwAW
Eyiq1UmSMB1yQOR2vGkgw8EmVkOQ9P935qLDwRKBhd+NuWMCletY/Pw2/dI75rH+sVhEfwj2USaW
OBg8iz3D4DgEI/Uf6ZziwQcDDx4ihcewD64cHN0ppl3zrZKLISLlfU/t1vsI0abIYR1PnZ4SaxSn
7SBnfpYao2ucDIGooqlj2Prn9alWGEGHnzGwMu4sHjQPvQLkt6wZLZ0NGh1xUGbHXM8CHfyNSlle
BNuMP6RJsFmQgVkOq5n4l1D5zOLUkW5cfWT+8bB2TL7Dn1UGk5IYsCvtPXHQ36eQctKHy3HNt91+
PX7wMbe7ankJP5ADnqMmsHVdaWXTaTH2iTxIlLJgpxnhrCMqQy6WjRR60rrwG3guU8pZfSBU6CT9
lH+oXOpKCLJOTDLFOAZCsQeVLIEdPlRsZr9vmwMWthvcmvp9YEDHquS7hUrIL9Sp3LxuiEnOyqso
PBYYVvZND7/OooeJ8T1ijgqMagcKGmbyBbFWEGWZd9KKH5o58HMauqnsMiN9fZLLVbuP6qkdsP1m
WibZCPK945e4kZzTx4OAX5182AUEM6Zd1FIpRUhImz0HYHW/KOdH898J6A4av2dzEgegpx0pms1m
1TIvy5+gCMZo53HekRxm5c4fcVqiw1b+T4781k6Wsap3scF2J/WvwvhVTq+VjSYN5b+HuW9163KC
cz/cWC3dxSNr2YN+E6L0ywCFi6qOdidzGeO519hnVC5BqFwCjHs3ofMiHdxmI5FZfx3cxx1JsSl7
UeCZo8YDBbfhkoXKWYhvhyRa28bgaAzfwp5lqFrJXauiOTzI1YWQufSWc0RF/2K/gqbAxILiUwyT
sS5a+P3W3Pt6oRea8E5jV4GWqe0EYCZydkXfd8TFv7WITkvO6rm6vvV2zrQo603x5TIcq5JsSLJV
0jCMPJwz7SHeJiEMaXoGDBrT6Yxlab9yuOk91ASxtOgHnSHHR2qlYJF9M/aEbOIropO74AjF6rYX
eQ3maioRuIGSIrwJkyC8YYLZ8ipZ7m4rGxt7alD3iKfdTVxyoD80iaB17vqMQmdEdMjS7/crlObj
BNkOnug3ZDPNthEB4+SuyJibi9ohPJ0OK/q+/0fzxe9FNdCGC2DF6wQtVVl1bc0BTuwEZo0tubOK
Ont7asbv2v98qdx9ImKRCBKijo27CUEESxPrhIs/rGuq5BrtdmLJa9T/S0YQDBgUnwS6KK4IUMpM
Tf5H7XwggJKikqzb+HAsjNonn9jA7OsN4LOq2ftvSyY5f+smzUG/yJ5nGVkEheV+ylCu/d+Sfz+c
Rqx6fNw5XcuJF65yY/BVEMiYbtP3HzpfnaQX+AW1s2l6VzYeiJkzXlQyRnElrgQusy0Kd1SKAGyT
xyREFUCuflkbsnQoDJLueq4o6TMYyr2Snk8oEB9qV3n8KfG+4LsdC3GW2QtRh4hgXo8RsdPetcbM
ZtMUCTAqBUSxU071184AK9EXQjMe6sfU8bSVQH0cdFpdO0enrbeEAZOOEyTqaCymif2FSA1Ht1Cy
0JePMc+pDctLQ/QGZg8doAD5b2nL3Ra6nwwdUw/5liXQpDDI4eQOxU+sowySTYo7FCtEz192uf0j
R838LsMNX86PsugGrRuzyntWShOSU5Poi03F3Tur2hHOshbNd67ikzeMG5hlKtfdC629fdHb7B2d
HjeExx4l0pF0TCaBMbpbtE0kdNVJv1Mpy/BZdojgDjYozk1I7rWZ1gRaxz2QkcmICSqkycyPVwG0
K7scqFd8DLze0LtHcrfMA35Ul9hyLXGodTxodf2iMX52V27vl0Pw+kSr4LWK1DSDdkeW2KCX+P9F
eXUAKWVOcwanm4aQWXyTFyz+klsT98qzwIMjuixdAWWSWgGJP9YeHcHIHa3PdJkX6eHoNKk9r4RN
TUvlfoVcGzdOrvVVc+uxvnfVuypy8L+SU8ExtooVTxPUsBv94MLPg0KG9A1/ChXTbJsuWyaxThFm
+eOI+Rflpqf8wfOfi1gjYP2kg5UfQfIPhMqpxE956mqFQMazYSjjoK4hdIOwGoPfRwHhVOXYmSbm
B+jIy5XKcG2rGozpyrEO4a9Q9kBwanLS1EY8VpK7JQfQLeJsxCChaMAzWC6k+Q0RlyIbMUurIlks
Ek+Snl16nGNctQ1CtYskutRwNc+Hro36Kvxmfoi6Km2PpHx1X1TCOyOP1AJct9NjfgVoHIAOsNrG
0B5YQKsiVgZSe0/SOqhu9k54esq++pVnFlmAHaHYGGox5QfQUQ7H0tEcMJlHuZDY8MYTWctlOXV9
OnHk9EyzOTz+vQxwMU6Uo9aM+pO/P11puLS3WLnNtopFhfPB4FxK9m9npekKC1viA4iXrVCXbS38
ntdfQRME7JT3rDPb1VXQnAkpe71ZoA3NAkBGTiGj9mM4KXdNOhi25bntHlRnxfTVQd53ETiChkr3
OVkIqAlqv9LWb28UvpdZV8PuyYU7w6m2I3f7GlGz2hvYs0bsxmkJi64gBrbHZujE82RGOFdtMGgy
mBypGFf8UcixMor7NhK3OzjLUhCLZcSfof6VjOQBv8pXBRhNZ+fApcct2e1UH+QwVe540cF6VEaP
7/R2dAstYbhA1JgJcmSt1c/bAImdrX/a3/L/UlPZtUlRf/IFuLdXHrMZvirFRKcdzTD04+agSFac
GKx2JMFsSSTY6wXIq0JK5uLgPD5WCtQj2TjpJsQQG6H9l/K1ljGe3XCAFlEHSwbX8ZtfjgierIcL
Y2IL+FI+0WFbF8OpVx6/uYLdgyWKHqHCZucV2iTiwTcx3OjyTjxp01yzJZaIg9SC2j65oRpKuVoG
UB2Z2yu2Cb94OD2cqxqmUxxrrzMRnUnBkunfmaxxwU609ZdysgEDLRoU1weEOTaSzTyYTCQTxrmr
1m2q8cQNhVWlR+TIZHHaaKVs2Q77t3IgUn705M5W0opBMki6jKbkTYa/f8uA172Mqbmwtzo5Qmxw
sMzgobpGSMAgthyMlR0Pz5NrXPiV76l9j0pODKcFtfFr4yt5N7vO+bSXV+MUCQjyIKIuMIomz+qj
uzxzFKt0xRXsBsjk9Eb9/RNmMA8qo77sfaHyoqNRuQdOJo8HdMnGNMP9Vr00v0wClotvPBjxUI2b
/5rEX7fxgRMHNTndZ6jRVQIYW/QtFcNMCJcpuly7XnTG9gL4ahO/ymyeJya4dW9Nn+pmYRBPC6pq
vUOhJ/KQcLTA3FvQuDPSvfhBF93dpJQQZ3c6MVO6EfVhgiYFTAeyxt4L7LSsZFW2MF28z+Hu3MJA
IjUKgAPutMogyHB+l54rZqUiVeVboojxc1zY9J9OCdBH88khMIqPgJPdssY9/ABc/VdhYYp4kDbD
0ileqsvwHRFq3Kn4Rr5SHwRQvApB00r2QVHURfKDdAjKW1UA2FOGlKQ0+NUFfzXeSgIkcYxb9kRA
JtsWYOtx4GqT8/2nsgcDmEXf+NY7dFtk6RwBgnOMrn6vy2g+TQe8QTcwhw8uJt7ZsHAuza5GDmCn
XTjDsvwvX54lpKr9Z0Ui8QmUxhORQEVayZTheKlS2q+ZK3Yra+qA6zV+Xtqwx7PhKy1IAEJe4lyx
6yRUgiH48VJoFOLboMHn3u0Yh6oc27APZmMYxIUg54TuXQ4F3PqTM90Tor+JDDKGNtXXcHBbKdw7
oe1gH0p5zX8M2AtUUylNFGa3pL+VQKeadRB4sFWHSVQNqRmFn54z4rBremwDbh12202QjaNHimLN
x5/xPTFHcK8RNtvj4/TUHkDZ7yyL3jnrIGdLoPtGa/ir/WMxovV8XW61F0s7icxX6kd9soxdxnF/
lSxgLd/M58dKn7RfLlkq1kL5Q25ZmUPAbDEiCBbhyQfoS8tHHviu7YUY1DsM1Bx8LoaMiqjtr1Th
5Fmz9Z7tiByM6Ui/cIEJq4cPSWLWU8umq/ngeMsWehkRTupjHXmz7/yye5gvnJUF4kavhPp6Ut0s
s6cHueAvOrctjBP+0W+rh3cZU4M2Bu4Y/4F5NrEFrThAe92zB6uPsX0/m2W3TltpJvF7YhbwPhUe
Wc0FY0Ro7NvK2iWK035/MiojTYp5Rjeylo1K3riUgzhpIc1r77bWQuQdMYa6Lg1wB07uhDHHTvuk
g0Gq2RcVqSU3aIPFNmRjDpNHvbGp6NUA64yYMB4OoATM3ypq2z4Vs186JuDhygyii6dU4rLPGJe3
WnpPDBPWFYhce1qmLYr/5uy4MNgniXStvamA5zAUfj82mH6lX8+pnnrbDLp0ykCsFV3KlOGr26ki
AeNwOnYfwMUGyMDH379w+WesfImbKla0vHOF/bDKA7MYcJ2oOEcwI/pZ/YDu534k2ESN7vjTMx47
X2dXnl1i0dCpBQ5CfmSwBNafZKWQTsHwTqfMm0pJzP8dBjoVEZvJS8Db3y5Qb/IERgnMoRS7Bg6x
fUv5P2cQHebKLCBHMaD9omLKn10mZDkjbRpDQRh/2DjOZ26DA2xEU2rmMgZOBNbTAy2vZ2S7UrZl
xoRRYK7w8J2CQtyEpaNZfO4vQbDya36FFo5RYe+8ptQTWOQpSQN521/URfw1QrJBba8nt9ijXVqG
CazECq35bpzpovGiK0rPUG0zVATExZdmA6QfLSQRF3j4RTMFisFbpkdALozuwWp55EiqmC37k2vr
xGOjqAl/xF4CxPowsATA64w7Gs4RpB1QGFuP5gvrFQsYX5SJ9g6e8ibWB4sBDICqF+vopqFlVAvH
McDqzOOPgm6GOdg+BeVO69jI+iGVt2gkYQ3DffTDiN/Y53bICY6xI32aDpCWEzHt6W42oCtcbQRr
yhPOcZnK/9Tzldu0zY7rUMc/ouxayQerFwt1WoQQIkIS8NKT0rH4QzclIZfPp9oC7Ucc++YyuiO6
zN1EHtiOK+/O4E32Il9ZR5pfNKsLoSDefoDWyw4ugeU2QgRUuIczpVTkxuP9WedBfsein17M9wOH
G9tqjyEzhRESNvVk2M9UM7zbQFCTAdCAHuHzul55CI5a+ygT9qaW19/NMN2M9lsBZ743bGMXpKjJ
3v2iHxFLIZdlFB923EsFJBliKcCwYAqbqKzisKLklO6dWDeIRn1CloyZvwZPJJ5NBTwzHTC40qEm
H4I0IIi1UyDMpaJeYK+Zv7lu5ReFv+sIhoTdlGSqSWTgXDCN5tAFrvhDP2iFEzKrAtRfaRH8do1n
W1CFa/q4U2YR4BgpDVbcdtobZv+FbTEYXb2fEEFoPUtqwbUmeFiUpVISGLPzE6EXjvQzLFGQv80O
ytatdpCFCpVAY0jlJjVsnBfxIWtf53R3sgl3uZXvh9DGfB5YvAMTCGuipxOUCJ+A0lxn4alIs4Mi
dk7w73+3p1lE9RERImBzgRhT3LjB9hnXEw/+lEOPbkn9Y+GqW6k+QvtkxVOhDY+62aqKcCqO6bcJ
OuK4TwjoijTa1ZgrwHIs4IubmXP4rRZf190n0037/YBXA4Gc8AYTxJo+CnTPmKLbALXbBaS26j3w
6Rv9ClIuwZDPaSV4qswJ2NISfFn2zc/2w0uDscsWVd5DnZvtLYhr5VROOjKnWY7hossKKz2RHeLW
0x0esWAbiQrjMFnsqeIFXeb7qwCsO59vGZv3/aHxX1ZlvYS39QrGVLitsPTWG7tgPKq9oifEsvz0
5qTBK3YWovxG7VQsF/pdNFGgkmqreKGptq+FnU+V1C5Z9YqRO74RCDCYwv9xTMXFUqLSZ1NQLBBm
QXvOeilhN/kf0bLiO695nggZLcxJjVNt8EkF6cyFO5pnSKoEAU8wRmSShZ5xbiWN6DHeVDlEH8qo
BUeQQ22R6NucuT4sCDBJQAHPHRhWqEDwwdbJwCMBaIRTe/w68vPVCCv6EJOgGHVilKClxTg5IGiC
yu8kaQ48aZe7pz/zEdT6R6pbDv+QBGy2j/rGkc+azwRVN8wn7F2orQI8xs78PICr/Oid+6q4Ooka
qZsVgBx2mXbWs5Jo61fCkd9a7x51hgdscVR+jakCThLBoFEhRQ4tV6ghRkLuD8UkLUzOuR9ssqpf
vDUhcwmsSN22nvNOrLJKSxfc0r0b0pLrQf0fh9tVcMJvfyPIgYrwENQKvG8xffxjkqbVhuURvNSa
KIdskvACEjHi8ZE0RRs/1Ca1ga4VaiBH25c0HTsjoSNl9auFHodTQGnqES1J3mMr4g/7NCe/cLob
PB8HGcl8GNDjjZbakRGW3C78DafYqsrsugcQ2jNOJ1udh2a2OGP3EJOQPcGYT6Zf8+ahNaW7BTzV
SbP7Fd2hydMyMXXBIQXKdPthvQylyKNV2p7KgsZDFhHUWAYb1aggdVepQda3yF1XnQBJkBxrJn9B
+jF8bADn0Gza/0Ro/wI12IjOsq7hIdpoYgDxBnNGCA1pAgL/iN0ECNUmPZMfx4py/GS6mrBhwwnJ
mbCPeFsFmMr3CIF1JD1/BJmA785HWTqLws3eXoYyDLB0AINwoL4bhNEQvblySVOhZAaZAD/50Fj9
k3adQjZGostEIonK+J4gk1auD9tac5QxOs4sCGUIGaG9KVbZ5T3GLlFpUWa56/g7y3g2tG76Tv05
9gzmpqM6msb4p1UUz/4Epn4QpEachHa03obNnsM1OW+kMVAoJm7OoymGI0M0f0L0wYsgvUPJWccF
p5uvukFpwAU7gYHFbmnCmdAR/QkyA2UYp9FvnX7E335sS+OaF6kINSt7Q7yq+GeCpwdGQpVEH8Cv
jE6xmSaom7tQ23+LaHvPc4Y4/6VV9ieL1yJxT1B86dRZoAqRiIPiBI3mLHSRD6Dyf3+1ZrHSXY/s
JDxCy8ftuq58IU8qJXw5q8R9STTndFQz4hxS4dEyKv6eXTJ29Lkhw6U99V+OC2rJUTtkBQLlV5Fb
I0EWbf8eqkPt7CBbu+py3K4ftKsTcahGy8CS+5xKGCVkfc33zpjkgDCJGOXl1v5ZVaKLp6hzLIJK
/L2P7i4XJ76BPAeg079ngZ2JmgE0+57F+UIEaPZBtmlKO+v7fn4Qq5z+W8DGIu2z+thLouml/Xdw
t/zKGtB/EWQpKNCxLy0Fj1UIpZwgNfAH4+kOU/ZP+wC9/jfFLupYmvFfejGytcY/i3lKZyO51clu
ArTgYyQGTCocbMSrDt6vFOjLI14mphs8pwUVguiYiwRdzf0HgeF8A+bRnxnxNoORvE/d1YFXd8Lm
tUjA5OMez5YOhNFuLJ8BXtBpDRzn2AgX6PtNsSOFMQNOLZNqnSLmqN89uAwivsEJUz1ShMTnCwYO
D+Uer+xxHD8KGCW1f/x+QNAHRKQXl+vnmtjctqupHSOoadh9bymBZNzM+039P375ELKaeSb3SH7p
JwXuudIK9KP/wWwqhL+9bobkNgMeTp6hbtnWoXbweXP7Gnd/FAu1i6z4eIeUT0QPOoVD5hwiFtbE
OTmRb/vkPAXTrbJlcYAQSi1+hhJ0c4VVBXiyyAHJei0rv1XFTEJiO6bNUKONxFrGiMKAGWNa8fJ7
pnR5e6uvEGZIVWJHre8UZHVKYqyD+yW9Vo3o8hgc9f2U9hD55gubB3Bha8BtP6jSlIcIe8jJaKRZ
HPhQh6xmKGeEUnvK7xLwiyPbBD9r/OXTLJ1hwpVmQYgUlFXkvWQA6XSy6i7ZJu+gpDX5cNw7ZM7m
CcBw2Fb9BnCa6lqUEeYRtJby4TnNJMEi/8ptAPJKeiWOAQS1bwoes48tilahZUL6AMJI7Vsh5qjN
vsdMhxIIyKfUgcwTV/HLkTgXK6ICwNKzsfmvnzTfFUla+1pc2z+KiucxNR4ym+VR+tN+Z/lh+d6L
7DAuM58dIetsdjVEx2TS41ydFs05aG/57vi789flkQUCsEGf6b6pr/mEpXOufwTJK3m2ugsQeZLJ
OOPP6y+hvbmCjHQFX2sPsgFXY7WIsSd91j6J4fvuaEgVQ+pjUgmhQLHVCYui8IkoS5fJwW7AorA6
5OABx8pRn3wGJgt3XtahlUISOs1Ezb4C0jPOIvBDp7eUuStiPEa9PqrypRgPfjwPor6NGgPmxSc9
WH87XuVBMOvA2aAHdwBwcbv1tNVFTEQOxzTU/DmJVd8m4P64hvsBoBXuLLwQ9YCtHSKfgncq3BB7
fx69BiwOCxsVfA7FPCnZ0xs+Xj+Wz2h93wP7zXMP9ugwFnMSQYqDF5AvI8QedNOyXN1kIbMhB0JL
iO12yM/riA14Wu3oAY3PokJMiHOS8JB46S9Ygkk6nTwtV7wgr5K1UyDft1fw6wwhZER6kN2TOAOn
SxyrZbm5rmfxUs+OsTLiciZwtF8BNxg9rHAXIzIrv445uIpc2CffTLDpR0KlsXJOHJCLkIMAF0up
45yGfoAcCw7luQPnVi0iAksbRmYCynfuBDIKwDnPQMXAEBmBOsB2tkfLRxZk3GqbhLs1lOQOHppL
iB8AUvtTLG1eQObzV1lDHZDvRJyJ/FXFCI5X12rEgPqWNx6po/6xBB809YF4grvtF+XSj49xyuel
flNiPWCcMase8m8mSIfD6ndNFq8uezaAjYmQVmJBn78dh3JspZWschDkYtyvQteMQAvXSHn3Jqtw
2tA7tSJZs8gYjW+5/PvD4cg7A77bmnlQgJsJiBMh0xP+dAmzgVQ5LqnacRyGI6QD/awMB9deywvw
jblvMh2kbuei48fFEwtU0+yGSSYJVP+9YMOGk6uKN5TXEwrqNYFzpZ/Yhpbm6Vn7anlRIPcL4uRX
lLA5lhedOl7HN88rd2MVad7J7cyI00IRGOXnhXtfUgIzeSak657LpxHLlMqQFqJ8lNgO259qrUcp
ZvcUCDkCt2SXs/4hyHJAGdWbki5YmcW7pR1KN+MMbjd0FukflBxfkyetvU4RP+xYW1x31GJDOl3H
CYB94V7IBfHmrLjcwVe/jKRjGUxLnVTJFXGQU2lCD9MI+EPvMZLyDUnYyMz7h+0kO0AfkvpKnXJR
OuRnL+ScfQHOK4dlvdDvJKeWYd1IRWlsxlNna5Rk7EnchFSuoGBgtTqueFd2A2m4hmQecCQE0+iO
SYC1Ng+vCxDaA5ltFu9/dlCGJa3m/n50OILXBc14GZLgERRqNErJa1khOZCfmb9maaH1u55t8a9u
LLSKv55wNOjhrTSOpb7xiFGW4bmUc+mQjaNEuJN3LI2z5WjUiFXCp63TpWa7uPaSGqhn1MJIHhYc
DHw/sgMjXghxjaXV/eTUzt2duUNAPHs9VX56KQN7XclBRtn+9qahktlaVlGmQot5AJmVaq0QsZ3j
+SClcNMFuAeRrgkqPhuncMeUO3is75j+kigXOhvPQZ23fjY2RIvPGalxpfgWNE3QupfHSgOvMTel
T+tWzI8Ttu1U+1wrnP6vMiOTMy8LfZNsFOrxF1Ot18pxQzJnfeBJXR5R9wU5XJLk0JvV5AVrGcPC
3jSKjNZpZ9OoOwrTPmVSVdBjFLB0ug/MC1HH78mTyPuSWihxKNq6igQUEu8aZXxZROt2YG4LDACy
NCEzrXvTXeZ8irDyzRaB1gM3ihTQX0jlT2imJYwBee8nLQ5C+daqvlS87y1NLOc8CdkTC3FiM62a
hwUFZqY4cb3zXpUr+lbO6vQqITHooocN3vnFF7LxMLRsPuJfhQBgoMLB6fjSh9U7uv9D31mqf7g3
fd/xCPs/2mC1Q33SoidJVcOr5T0H/xKBn3XRNd6lbEcSavDewqOs53E8LBtnr+uWpXHcd27Xudil
GK+Q0XqAP1biTXpDWlNSbYtlgkh585nSG5LgP6E+obXI4W7qlgkrcebUlVy+mKGPgl2DjwPB2a+7
2X4wN5gY5uU+CQc5baC5dfTma67+faKm+FUTCsC01nuMzSgjn4RUD5ruEFRnasb8IMvOyGNOmNQI
gGM8ug/qwLI+7uFLD2U0N8QBZDAKgBGh0wOeEeAXK27EzhJvIPa8/i2bL0/NmCn9+YGaMTZl68Gw
pe72Vl+ZiC0A+rPOyRACVbb9OESzw2yt4XYYxIRJ4Uh5EsL3S9ss5UIoNtblD+Awe7KqtmygV4mU
4D7tnW9COAvfopW6JkCLrqKPK1KK21cWOofCO7kXPTFqiLmeqObg8PpDDluzZTI0xrMhSrbQ2hsY
f4pv0kfrqzhTahFe/OGGo+1g9xG7V5wLwn4Y0G3V8/oyDd2eC1IwCFhWBifRTQmOmnWlVHZFDGQS
KyqShKlWAxak/DqeBgkk1EAaq1RXEK6DBLGmPxbTNGOWFtMZZ/9FYEVuUsQ1+2wctaWAHt2KLevF
IYxsKGd6kUgaSnVIHo1+2fQEBwl9fhWzfO5WcUYWSEjarLzcLE/TVeQ/ST4/qknEySy8W6bqtdUE
LTa6p2SkmsVcHhqxCVBir7KwRm5AC3aTloT5Hv0wldGLJYOccoMrjHgnZa0LUZg9INlhDK0WRvhf
ym8R6K8lP1PNc0tkcEZ8b2cMwJ54mEQ0gLjEz48XvHrp8I5n7ZfKng4MipuFT/7lDm6IUzFQj3he
GT4ZvN5NNac2VGuJhUqspmDe4DCR8HNTF1+f940LjFW66JkLAA5K5QQaFj9dnoO7oPMkL6dMzJE2
XdeDAHZHMwP8CzEU7FOIASYbRgvWUnan2QGHxZ/cHPK96glKa4J4W9zk/PS5eD0WpcnF2ifBr0U6
dwumKwJYo81XBqbL1rZrZTfi2ZruG9vshfrx2yU0OycSS/xMb3U1lraLpjIXoGEcxXqHwrATgu0o
FdGvtRjiiQGfn3a9+RzWY+xvgjMFmc2sfIV9uDkd4FLFutC0pYEF+bzN8Z8mAWPwanA6nb//Jt9i
70/ipNo0fyIXIwcYkrH37x7gpSzLtWq/CfM5d7150ZS/lEKq35gfS77OZJt58doAEhtenxNbD+fV
ZjFXinbG1mfucy480cEygPFefYBIIUHk3kWOIYZV9YJowTr/RMn5eq2V4wDUvorTFjHo75xJUNR9
OPnLJqFLQ72/3X8gtnf7oNT4N2Yx+fYLMzlPNBnCR6PJgaMyphlAWT6Q8f7SvSLsyoXdOdwamIdt
GgglUWfzEW630QsFgo9BulKqLYz9l5pIyZbHXtrq0GwAnup8couG/oc9Hluc1SbDN7q+HQzABGsL
oldm/BAj8mPAcL6Cg4fMo5mqFIStOeYteG4/ufpCNHHb2I0NCh+dX0u/0VajE/znRZp34VfsCBUu
TXMx6w7j9Lu0M0QPFpoyUovJ8NFQhFDRENhrwelyKp05LX2SYoZyt5X27wm33/gQqyk2cFcisfQl
6KQz5F2KjVaGq8gtdjh1ckEjwj8N8YtJvpHFWEVouu4g2YMsXUmdx6s2MlJdkNOdVM8IIR47gxsr
pqVi4wsr0s6S70v/8ADxJqMpM7DNRZaS6CXxANQmUKrFTM7GyvRaY4j4HcQijq+IE2RBRNvycBof
KN2FrIu1ovkoHuuo2z3U51PQ9IXJQyc+iffxC3/h9XUwWIFNpXhu25zzctqALCvyECBeTY3XqcHu
YHxiOGiKdPUeSAKjApcY6cFsWVYFC8AeuJg/BOWUmFpOAsV4S7nyys289kMACyALU4t6wXnv6IAH
MDDK9gFUspFauakJ0Q1LbJim9jUGxzv3mDJQHRUdDLC0qFL73MYpeemwtHPkgdSQhqWMgZMiia+w
VxFmKWzGubuMYqQK9MhrnkEJ41BvAl1zHVsVwk+9j+Ak0Zy4DRITrO2DpQu5kA9kjD/bGCJVbRhK
vshg8wJxfyW5yUH6jIN/Qu35oWgRvnUexmcZmMiofWGEFlBsW5OJl5g2tR0ZomrHyb2MHRpeB4vF
E4rJ5C4WQMXyyP6qH3VxTQKzkZ5TnFscvifEVHnLk5aUgoPUYDohRP8qGlJlyrhDwK268HHFgIsw
Vsg/2QLekqSfVnwj2LUGYSsqBKgp74qS3gt8jVGVoXPeGQEWXru2ISAywRnq6TnE5/4IjtRvrm0A
1pIivIiNs3CEpnKBEj9Yz4shXPRgxKCmgj0W5SKHLGQ4kPad4Y5VJeXzTo1vhsJfhp3zCtgeqMgv
Zf8pRnBN+hSlgjPewRv5LKTxSC4BlmZ1SXg3kt7hqDRMGz0ZpepAPV+2H2joT67xL1oK2J7+R+lk
LWYs3afYozbfYucWWXW7OPJWpLtvlLLVPUW4o12iyB4dY/iOQi/CcmM+NREAzSQ7lmI6Q22iSb2R
ajudn423lCMgkPH1iaMHKVXfhbcYIG9EB44vjydNQDEwqwTc902C61n4P0DDmc5V6XjnoLw8404U
5nQB48YBUa8HuEqColv04RFnsdq6+PAksjD4M42tPnGjaFWpNSIez2p4IQWZMNhkhBqjkK57iArf
VKXc3l6Mj/G6cKe9n9ghNuAYDELKxmKXE/uGEjMUdX3a7et368oz/lhkjFDkO4gVfNQwMuFu0eQK
gR05GhJG5jE0Qtwq+BM9+URFBbRBL4miGWUPYR4OGHy9u+vomPGlnsEP//BM9E/Cun2d8utVTek0
nxnUBoVbOlNNiETOG5YvhQLBkSDtlwaSx9MmqpP5KyFYMOGngN7Q7+IIGUhPaK976b2ZF9roCwjw
74W1eGhD8MpGI7Ot3A6/nJRjpN+KA5B1Ruh0OK1Xp/64oSvQrKTG5nHq5XZsAYiyA702IsZTtUfG
kRoC72bx1oSlwE1lzLJ0sZAL5H7wIhsPL11iali+sh2tlXVOo4Adoq0+OiuksAIRoNYUuHnuAk+U
GO/mEikxzE9hdoE/98YkwuqNKZXBUHaZAGuFn7e3aMDeBwL9Y7qNhFB/MAWuzLulZw7ENZGuBNHE
M9jOn0qSkQZChbKdVAWQJ591inZCPoWki7C3MiQMyz0jTFrdlRYnHDX1EPTOoIG/K9PGx80rMC2g
Ocr5xfb5kektlpTXnL2W93lJLAQXrEtZXXS01+LIlD3KG7BaHbforQXG33DK/TWHpFOQd8d9cjyF
ICLQpp81fUjOjOQb7J/ReUaUEn6+PavK9BhWhI/GERTxpPIPEfK/cUjphL9bDvHS+ivPNYI6wkhA
Ph3zDlN1y3ptgwbVuRojsW64WfKkcQmn9njN9wmKWIz8j5T6B1Ywk9rZ9X/7feSRo0CjDNe9BBzw
pTZePOyPiKHp6CGUsCM9WxspS3kjfQyQEEepVBYQG9OyOK4eWXEsrxo10POCHlPfAZZsU3P1alja
rRcSNhAQTxck+/Th/F7CgrVcXYBu+B2bFC7B2jgLfkH5L6YlDsfthqQS46UNhMbr7XCbcUxRxVrF
vVr6SoeTOIdQDfuGA1h3DSgGPBDwPZ5D9ZqrveZbYxO3xC9dZCoeYxqFigL9lsQfsoBuMl9RbAoc
RQGKO0motcdQXzM4ehLyGNOquQDPi9JA58q3eEtLrWssQdky48wJWd7d5Se/ynwOjrOACaFfd7EU
/SsOTsW7W58vniWYSpxnv634SsH+RFGPQ79f3mxa9K38rJggnFhgAGQLZBUBki8QbmLst5TD7d+K
dSfPdP7KYonls3Ujj0uJ+FdQs6og4WDHLny/KN/hR9h99Q3B824L/epLrvFzcha/O/sLAZZRaPWf
lYVASnznm71iw7gX/92s2LJu2IkAb95ZbXc+z0NddM1CF5SzatxMlt12j+ZRWZF1SerqeBKxO2Rs
0jyxdYZqdMkE0Ha88axP0LlKMOb3JlxjhWULxD4VGhKMdgG2mwp7Kn9DYdJvm43mE7T61PNvqSDf
6p5557pD5Yiwisd2IdmyOnGzenfHrs448IEr3mEaWJZw5fzGpW3F4MGQOND6J+sz+HYbP92VvqfQ
YwyQRhKx66CXxuIa1ueNrLvKcxsKgmFvgltNsEY29NBws/MIHL4cFIQcQmxtncbM2wCLK8F84JG+
hX1xDN6gsr59bSbIBjQONYfD10vuMiOoOhhvqQBTIj+YNR7jOqTzXQXEqolRl4d8O1gdlo9IucYS
JC/F2fbVMsXk/s979LA/ojg2F5k9Cc4aeJOE1vEjYzvlRyTZdMOb4hK7gOD40GcF3OsS5YM0it3o
M9QAqcB9kGNH9Nw4/Bmq08sMDOJi1Ll7fMjFINl3jlZxw2QIa+2O87QjKPTPHHz2lvI7CV5A/jwM
YSufEOikUSHY6WYRTAyt9UXu3UL6msH2562hEzH1dD2lpFJxYc+Q3gygtFvbN2eINNp1RdT3lp5w
tRd8RnSgVWVYXn9nZ9OU1baN8/I+lBSVZ4kc3NPrQECKayT6uduzxJcJrM980+uaNStAYJgU5v7N
p4mzBbekx2dnoCpg5/iVSU/lyrboaQsGyao09jJf5ByNpIO9XjbY+9YSzEDy2P6SQhzCvb1gXPxI
5PE36tD2H0FcUKY2N5ySLqXFxUYmErjzUpCGcuQB3Nh3DFYKGNL8Fog3Y0xri4Xqnlklc2Sx1mfj
/QUCuQraSXSbog+FFu209AgzRB97gTbYmpO1CZ84GZE9Wqtra7Z1TW4QUFUUKN/L6vWiTE6hfvEW
O63zBdC/DtHzRrl8sjKQibPmiArPSKiYN2ABkKnMGMoLMWgqgaBmLTLcsB4do5waRIHuipW2FE/w
NXvBBf+rplkb1BGNiNQCJC3Z1sPnuXC8EwAC68dkWdUriXRYLmj3jl7q4+fb7/jK62/HWqkquJoD
+vCFLDvY198l2o242Z7aMWQ+hkqBDF6/qC5nTX8jF/4hykxPGFv8326+qRutSKy/aZ0lDb+NsHCO
c8hw7SnXhiRQDGot79YxxrbJh3QW3PGhYmRL5LIQV6fOsjtZZJ3OkxNoZ/xjPuWHe8Lrx5i1r+Ek
vLqwbG9XCq0qtyWoU0WTIpZHSvq7EiZUk4PhdNPFbnUjxX+2IHomdmxx3R/Zf5u/ZM+IcBEQ6ctF
YEAWvSBCl0/jW2kYUJcslrNwX7JbNUi47SA/vfVotZ/zOOtywPrcsd0qsIdjjkH2kR9GTvm1HPBy
TViOKH/wux0MF0qWk2u/VcRRgBh+iDxZD9OWCQLnC/VDQbI5W8dQWtBF0YLEsjLb15z7mmuO6fKG
sxIdJdxqZ41GdAH8K5T2X3ECpYLyhoMyrYj5rHRA49/rl51lBld/uM9JZISGNflfTXVw2QBK6D+B
2S8a08iqDkgDjeygxCf0BpaPFfPBEplnhTbvF/BtIsHkJ4ysLlqJjdKzaz5ag1TVLMEWs7wZ1Gph
mUnRq1MwdUnRvRsmW7ZD7spXQMJY6qwbe0+cpurnFhEUQGYa7N1icMCsYMoZrRHANDsiBPjjCY3X
XffY3B1gQ/wU7GXbHA+2nqicd90waBb9theJkoVoTlubW3A+EQK0pIUbhDTsvN5v9S5YefDh68lD
foOfSXGwULKlkFV15zm8xgylqN0+L4c3MyQmP/Qv4Z6nthJQZ/5oFVv1Ul8mZCihce5uLry+7Rym
fLATW6Z8hPmJUSnjyDJLgAC5oVUuyVu53sfDPEPEfgkxSJZrp19jZAAMop0xdiMpka1C2yiTx4jp
OZ5RyZUkZ6MGEirVxXru94BOAJZ5YMSY0SzD8lc4tYJwZQCxmZxytgbyjemruU+XWxqTAjam0Xm7
plJHWs64i6uEAjS9OH3l6kew9HN4zif64tL0Xna1lxdEobKLN1b/KFO4DX/6JBF6hQ1nnCx6yiq1
lw16m83+i6Oa1jWrZ59pAtE/9/zO//gYaBcVR03ONfUrWyKwVyZUMXb1qcvAMk6FtsyQQRhJXBDR
ej+gO6pOouP1vAy2aQ0miggDcQB9q+PFf22tHojASMhDyMPfziNeWt9uFxClMX4Qs4yobxnreiF2
y0RfZdsrZXKn3KiBeV2kMpL69J8Lfruz4ZSfxQj0Tbq7t0Se8YRnc33RfkjB4lM30fG+2Zs2YS2z
P//3tYwEqvi/ANDF+yh6vZc+W3WHgE9UzCZgBVtImGl166mBy+GBZUni063ceU+b2UKrGN63AVeC
VtotBbLoaqFJ2lNNXJddYCIGj4JMg8jPIXqaqrw477NUQoNvIs1sDgh4epfw3ElYUifMdaM83RN0
VuMtKqbYkM59OlKfYllT6wlZNQxVg3TLuj9zKoY+OHrKxy575/OilXnN7qQrO4dfmDrSfpkb7/Om
pgRYjXvQN3JhM5/S40vOthVoi7Q8J6X4Z1GDKx59y9YFDr9E1se4SFEHDAAXBakelADhYOxXhsNs
txP1zYwEc90hF/oB1NkLkDfIiZyqh0OaAfbFIsT0lVR5tzV+lbaXkq5cwqAgKmoN6x7NKgE+zRD/
K26PO9bj9w0ze7fyU8S9cdjpJwdFZFPdpImgo+oPkKuFO8G3/25PyLhTvaKbqVWsJ+wD2+wMVFb+
Xg9PyGAt1rAJxPYCtStS0zdMIC2gO95JmieOq8wfmW4wkU1D1LfGh5MzIHWg8F/DurTVRRWn+Vzd
6CI2bLw2+ohdz//N3zYJfmxc6s6VISejVQnQPSqfbNY/08bLiZ79Vzkaa+t4AmYG7umgO/EbtD0D
XfU4MU/P5IULw+u+IokJ88Ka0yUUSBZ0OuLzveSmExUy2cwjs3Pb2QSXvzk202O9U0HFf10fRv99
obreT5Uilmf/a4vtW++vw1+Yi842+b+Zk2kHzk2sddg3NXBRwl5H+ZInO+25NNOqqxKIZIC33NiH
i9N3zY4SHgFJQUYP6MuAz+faA0wrEKnFfr3HUsFFZ3sov86gTfSTDASBZ6vu4/0Vi61n+OSg/Daa
kLDru7+5r3t4OsHE9UsqB4Ijo+pw3HFrEPvpA/K4p3jbD5xVEvTdlv8QGVbpQ8g4sj4mZlOnA9oI
VGMnRGzhT5/0NTGMHEFQMDFAOqb0BX7RsI/2tEJgvSd5cW1j9gKxRjSe4QLyevif/99mmi+5kYL4
f/GAeLA5TerAyl0w9czOv8RempmFE6ewCqwNUdhu8lEOjxduIqApPxA79nRZn0SiRxRBCBYyR559
Lu3BQFo1M9ua7MbsvqlCmqWsd2WTvI1Y2D6qhV/1EBuEcH343TeY3S93JG7YHxS7Uduwvmvv4MPD
QxFw/6L57Y0+9RES+yYdoe/9OrQsUYXstcO1JUvWz16U2PdQCnWsx95iJlop0ey99XwwDw+KE2t/
2u0T0W51vG7Rc+5Y5sp+hyGHMx6v5p6/hM1uibpgtEYVrWcp3K2YGIzixas49RypV9J/FpukRxiw
cTTyrfaUNVSY6nvudL9CA1doRPunINBR3BUqKwi8wF4M5m2mgKIScGRIJ0DxQaFvfuw0fuq7v8SJ
YDMy2RsD9d/pn4z9Hbnq7zwNBfFi26JMy82UYfVGyAJQl1ilA87fnL1yzsMaDrmn9ucK//2dzZnG
v5GzjFkGvWetYIAuX55Ea9Gh1XdJEGVZC00265HCn5eCVENWsdb/Zxg/ecmnY+hb8OcBOeHWB1aQ
mYB+efGulGPgyhp1zxaUZG2oO3guIPBQddlUEM58BOQ5P7d/MPkUVrwkm6xeMs2yR13U8YVNXOvt
ww0r3RrPhuKVQ/bF3XFRj3NGIhmhajRyB88+WpI71WnebETBz0by9Nwf8Xw4sctnEgUUoGUIaFcP
GOljkwGATYImabJof/sWzQgET5NYLjXoqxz8HkQ8R6o96KN2eE/8V7lghrNZhd06DvA9e1rPfIkr
Ctr+eRFMyYggWkOum2+rlVMhYVFWGOmclFQe8EKrFYzl9mcx6oE0S12gVbu3MV4CeLfQJXGskxjJ
1HjqGcZ9fJW84ow0eeU9BnpjbxxtDEo90rbkFy4qzowwnvnW8jRaeVJQxRy6zB+hOZBnh9bETAjo
SYUSBVv/PsewVPd3BUbv/xsY/91mU4JpWIixCWAVnsdixG8u4/GM8cQNevQRG+Ry+t86vNl8/xDt
gbIKHfTqIRldml6m4VONj18b0zqcymO7rv4zVn0d+Owt31CoSNT0YYxuJ9tkTGZFjz6eQDx12CZk
SXnVeJW6LiR29qw7sGiWY86mCTon5AFZANWVUSSUoYbk6jgO1X1CgHd8SMCY043YRYZZc3XoMKBL
lCRU0yy+vI9dJqnwReP1neNT63Gh2rq81xMN1FU/rHiScRCaLc2LErs+2tJsEvW9F/yfhbLLGYkt
s1BdoLGUebpT7dq1i/hKeVMqGza05yyguWnZ+T255fVs3iiBCiROjMUp3kTHwGUvfaki4BtINRbN
PlNJyF0LEVHNtFGWzDRVWrzl8BPWTjbhFeLXlz5QEiRjBUr/wXXFCwhU0K9cW3qqkePgVKZ9cGe5
xm0YIETlBfbwwLsdL/3CweBbkkHADU3+nakFoC5MGKPWtz0GSnyvTxSfTkhyA1AiHn05cAddc07Q
apivWWQRizTAMtsSiyP1Pwq0xdJKICJHHMPETPgMhusXHU/ewTGFtNVXJfHM4edjIYtgNFMWILEP
PiwJTi54w6pxMGddshG8cosDj+82qIYWC5xhFt9Z45GPOfH3KaX85YYQdt1YWn6KDA1Bs4ZYltps
wLH/GjDoC8X6fJGKlvOWKN6vpZlZFqCZkhpWF2X/ckzEV035708Z54b1hboklxHOIuPcvv7Et8Na
29x2EP+j1qHlmhhq90gnUeuVIzLORzZGvXO45vClNJHhaVXZpbNLOVHDq1Mz3YGob/VC6bIAiCXk
jRbl3MRIpajIUcmwIR7lEciyaRA/20t+G3q/C018786//sKmQVvZtC0T/CnmTVaOU98slQsZL8rd
nT6g2QT5WFEg3s+1rQ1TxVCuuLuky0WMG2+HPZgsaYO55vBcKMyopKcCxh8aUouTHEeUQArecOYq
sZyNsbBvPLIXYF1x75SQnS2+P6ajS/olAeXyyc5yYyPLOYdpv/r+mdfY7nyfnEaOl45nR81JQhTN
bNWv7z3Tz/B2hCgjZOT3hFCqnowNu/PPgpIWL5BMHciu/5v7ssxmG05O2rRpH7omcDsA5sH6arf5
5SWgyiqnps4fJNX8s2zHN4qiVIN7tMCzqQ7wc4E0Yga9xEPxGEmiFE0+m1CppUEXVmTb14K2W4qI
eUHzvCgiUgzujD0mVI879zerQuPjJm9reNJTWNNJVo0z8cmGHdXCWr8xdBTVE7IDhS+Q3er6mhEz
PDua2lpNi6mrhE7RMA22E8p88H6W0iTIGHxQB1+PGs26FolN0StJDyY/heOGNQRIbgauDUqbAKuZ
keJ/DEolvvl981QDC0Zrz5tAnvg2TZDuDy7nRPYFaKRyYQr462kfzUP+hcglGtl2v49NjMpTkkYl
tUaHpMGi1ODFQSMOU4Mi2pQKhWiWB/m4zVighz2DRBHGJJfw859Xf+fNEhpb3MvH/T64ciTIjEPP
893z6fFsyCKpF9qkZBZ1yQaY+KNF9FfIioOJ+oxJ4KemROEBSZplOkffTo9Rg+FmnMXiwVKqYkVQ
iRcBMyk8kccEC5hDM4UpGymF/d3P0gbFVvl6fXY59N7SRlOMrl58zlNm8kOWaOrCd1CmjAxHx7Fb
IAztG3ZS93xjCKCpAFkkIhTmivHcQz+FaNs6U2XMB2pvsdjRi0QIpTt8SQcU4gDXKTjLGCrU47mE
YWaPbiDopbmiKhhadAZ9iVqVaF4avjEDT0u4FfaAx1YBsJ7npKX9WS/4HSWiX6r2/7DPQ5/qhXeS
812PhTjoGxaLuhcBTQWahnYlrbL030AOLY56yX/LrU/7YnfKAR33Udt+S0zpaCjzwi2LG5wkHFWD
BD0v5DD8xoIHblHy2QAMd+HQ54dytIdte0Gr3htKie74mmg9eFENlz2x4YNszkwwtyjOyQxTmixA
S9+b7bkIdrMQVxCpioGgBhHZUrP/rfIw2pWJ1+CIy1y9EHFF5No4Yvhetf8i6pD8e7MPEIMoMYDU
3wIYS1xJ6pNWx8DgmDUHbKv7GPJ5FeqlibdC/A0RMEuDBhDsqET6H0Bqr8uAhM22XPhdyJFbI77z
i2QZFCh2qaN6GVVThCrZKJzAwJOx3q6CRPFeVN0lps8xySr1C3Uz71T0tt1emf5C+ArKzFDGktiX
NLRMW4WYSR2R05Xh8ftKCF+p1C92R+ngrpiIvd6BMKxHsqSETqCjQWVFAiXhZaJHjETI+VWoAypR
q6whFMjorMYhieLKNmgTIe4mNSY3t+bERqXGTYWRqcGCg0KsLe+FcD1h96TKwUuUVjD2ecB0FzZj
aK38bvcjMALAwPPuvLClKxsSKHUr6ahLLgThQ/rIVFLtxDBR80KW1Ru2fObaom28U3jf7W+dWA1Q
hmZ3Zt4I9VbwcUprI+Hcc6iW21jKV6MITmlKpAIYYxe3YvhWFTKD9aYz2DZZQWls64NJ7emTZzqD
mgeZ/lv17zkGtLW11YViU64E4uwKh5ynDDfDo4mrns+0LoRxnf0YYJrcUWilG5nvFAMeSdZlkihg
bc0C6aXycRAH5Wy1iISlji5T0xfCn9aHp589QqP2snKcfHgT/iHGNxUz3tkmfaqqI5rSrvU+HWNL
zneGKkoRPoXC9pr5YR+sCeYfRE6ccnrmKXrqWGRjtLclajPRR7J2lqdV2rQYFZhhtOEZEjVRwsfn
BvOPdRy+uhR7UBHRepiw9yZP6BTcHernlvSzcPEvlW9anRK4x+1ZoRYX4UGxGzUs1ywDgufa1x63
ID4LwxSpFSfYoFhQxi83AWF27glRi9FPXkm4c2uRRik2R+ffZnho/9x5gxav3CTiPvzJ52KlBdlj
2L7L489W4OgbQZyyofETubVGcXAUIZxssgYziBJY3h8EywkhbMnTvnrJXIS8Ds+0JjNxIPAQjyMg
ft8Zly430tpKk1QXqqfFPIk1Sbo1pX91cDCIzNsgufAwt4k1T+dKLij0WMGSs9JGGVSVr60+Y7Rh
mJ85+IkqcYgnRY0m7ITypkQ4a7ZUcg/eHZSPGpjibm+XX7JovPiAs1pa96A4UWNSFcyKRXRjVhrq
jeD/laxkrVcztn9o9tFcuzhdh9FB1cyHNDpIwvNW/6bDSx8xl4OKNaWWYQoMH1Ad90VUXWnldV+r
dgTkw+t6bN4yzPlIHFBlWFasgBkPk4YA7m+dAjm2sySoPJ/2bX+AxXaveVD+yokcnHApbMxtuPFc
/C/J7BQwl8m6ONGptixArWLp+rtKM0puMOOkuSLkp/LE2kcdEOWjKtXVXD4NI/BKMUL7SQDFRqFo
8DHLK3NEOdP1Drbjku3CIJyuDs2MH3VyB5z9+LGPikgCZKhRq9XgOQPhcCLUAxgoQGWMQfC8ziku
PnMP7tYD65yg/Zzm3aXZE1H/AlckE0k+Rh3rLI6lk2VSoPJXaB+JooQjz4iba8O0SueESaK+z2HI
iDKK32ckRrxkm1CIewpPjs0rV6m4urbJ7CpC3YiIlBjBiDzXr4towEkKdG5TQebSFNTH52FzORFH
QmmpyI6/5lqOSGoLXYiYCEGZ+/B3GoVCjEeIp87cB1060L4pkp0UVnXb0jq99TylbbZPINZn2EHU
KqMaBqESjbZrm6v10y7S94b17poV5LyNWbdWQGeuN7LmsmUq0QroBqfcolLouKrpdtI3ToBHyGEQ
pU3QsAxXZARhpcrL2dc2lDEUaMkWQ82C3tVJF0l6ge9qFJTDDJV6apOYfFrq0At1SvADarlq5MoF
4vcDHD0YNr2pe5jqT85EB0PGPIw3F/lvCFUR0yOQ+cl6dFPIGUbMYm+Mp3pz/WGSK0ixTZiU7/Sc
UYuQ+vLnbDuzva4T9w8Q12KRLCKz8ujwRffA7/MUPdAQ8oAFTvW/Br4nBe/bKGuV27KeLqkjMmos
/zObsgdYdVyuVAJcq1pUn6TYNf4Dx7Un0TGSYdl39T4yWxBqKC89CLL4svpfoUoq643nKF4PCZG6
iFffco4r5x8bRF0ZDFJXPfUsv0sPCyX0yWZLnpT7qjAxD7LsyXuevhuisSv5xXfdNAvA4kiomefI
Tbhpy6EM2/vvPWh7evfGvgVGj6uROhRAkEnKLydTPExn38XoI4tF7KUqcA85iyngzPhT1HOC/N8S
9TYzDMISIFG9Sour4ekgHYiu8bRa2tlrRh4rVch1wOYV3h+yZzBx7WstTPttA46YN6pl9Vp4GNHc
7pIox8wZzj+hBTYALR630o5u6RFFAatBl8w0N+YEqwcqJQ3z7qZks14v8cqVwIFUN+Hjxtmizjot
nb+W3H3ZbUneoCso7rXAU7enFddSEyp5n+SQGrSoCiqHtCvzK1BRUygnlo7YU4kJFcymX6irS+6V
M6S2jda1wc0f9MFbj0/wPE5JMB8dyJblL9kCsK31hhvMdm/98G3uwG0BMf4aHdu4iVkKEmQ9/kyK
iiPHTch9mH/4B0sdSMQLB8PLwxpJ394V7I8GQQY/jvofgVtB+0YBEvA9qu8s0819urRKWzDnLsLt
aTBIViE/a/zY5vp7KEVutQ7dQPEa6NbMb0DurmnPkV5LafII9ieSr8P37DDpc/31TahhWjHOR3FQ
FRWddBhyUOqmam4KwjU5w4s4mU+TXhSH8nLjOHqeWP4LspV8FnqpuCjHyqzrnYTTerejC3HKhu8W
6IO0xaQ869ABgnhc432TtQ7PS48JKlldtMlGrL9FdPH1GBAIsewbTXBlaiYDn2Utu+UIsghu8Pgy
NYjWTQp6zpZERkoOsZbvxFFw5mAj3/WLdwUgpdJ/wJo0FjdB0pBkQ/mKmVo51+3JXMtn2DsZOfFG
nEgyEYRF6CTvV/VJiAuP+uDfsYqyxuXdcqA8grsfdIwjTJiFTyDlmY98NvnNkiUeo/PzVPuxAQsO
pkGKdsYmttNkdDa95zKr5mK3HENlJKjoSuZBKj1NFWx3j5Y44T8nlyE1MVyn1UyPhEHP6Uq6fvw7
ic86dALIEpabcIu0JpFh07X8s0satXjX07PNWlFBOmTxX+L9MVcny5HACipb1KneKHL4HiFLsbRE
PbO0wlsVhyJ1HzFeX0DHh52RHnOdeawoO0jwkpT4wdNMiNBk7YIgn0GQKHoOJ7hWcCCct8PwoO4K
pdlkLwnrqJ+PPOeNZdfIxud83NVQp2AGdnYxR+Qrnyt8JS9VaE/46W75i55LyhCH8I42fZRI0E7d
Gr+AYzGRIbIhO3ccKu9P1mlJ+dnZxMffjbt+99RzHYN61ZVZJ2J58QjHZ9jjvJBmw4s/1vW+jia4
nbxxC7oKOshZ3lTWGLRHrknQ9pf0WL7RaR8DuTbo727P+S21scXmrliTizTrWPcVmjxJ7bmzQVyC
7knF+XYS75BInQSejndaneZaCoqQ/DTbdbcvTKztv+UmllVjAOWM09X4vw1w8xkm6jWj2UZJy1D5
Qkn/7Xx9DLTRhS3VZaq+Hs6ogMHrZCaTSt5AuUHEkjErYQPk1NzKyctbGBIS568rhyGdTUx8zNN8
RRGbK6IF6Go+IHA/SuyII/0Jyt/GFbbwmHtb69h+PDgilpclGfsWL6wG5ogZ3VQnGv9eRlC3mPPk
Sc42BfVj1oD6Gg/GRjHJNcv/DUY0tbBKshX0RbLDL+Q4HXLSNe+Fm6Rl5HDQtVE86rgWV31UW5Va
WZe6jsZarFqGqMukQtcKvGpR0xF9S32hI9IaXs1qF/PnX3EaIDlZTUGuo5dGFfkQ6yYCYJH2m5cy
RRZnxRxZB/f0a8JesEUhjnPvRBStcfxGB7nbFOPWwZItatUyiFHBOGSaRsaQDVO9CDWtVob6XsEq
NXth0Shm+gsC+EwI3p51hWMDhYLVPnFoNlDLF5FX0PwRjDCCrS4yYWsU1Ll15bo7KjfJN53aKtit
YRV47gmWW5Lqg3o/lvTpgLegFkaKP2F48mwbDEdkfR37VS26mRGsUPXmDdmsBeGkJIW/tBR4c3xk
hNJ7laCnPBRaqSVGW1+/adZV31uiL4R5XNWqAusrTe6oumdU4wfRSfhcoCIur3VZf4LSzX0h8xZf
012ekMLvnUVM54Hes5DzOfkKavCLeTXoCC4gj9NUZg5LBrt3Tu7AOaMiziiNb+ZjM9NTHfrgM3jR
IvOLORyDlnsrnWtGbxFx5iAxwQ4qNCt5sDz3q8vhniCYCR16g9nDTjjLRHj4YYMTfgVEXg0XPhoM
IYuu64SL11zw2l/+FrC/vvzsSSST5i5XHgGUYQTMcc7ChKiPFise0SCKlP3FduCaCFJUvnfb6d2r
1tmR7MTvXeVi6JbuTo0bBhaV3UAwfq7CjeK60Nq6bsl359QFUgsfa+S436YNMhlbKrXBTe+3FB9q
By5weoj5N76K98doKuJcEqu/sodBiXWLyCcODte6/OHGpl+aBnWSwks+fNzUzLp/EQK7sSlMaibK
KEuGSw0jlDmPjZluGNFyBoJJi435UqYB64ApmwRPZzOoA9Cu1coOQJH++q2zPsJJUCpZDWQYC+bG
Q0Ehg0QcmHRzlbwCOQAQyQ7/BkWPBJFFJFNuWcocyyzfxzBo5hhYH1GMrlOFSDJtEFizSv+WNaVs
Im8c4Yh8i3Vy4tP42wtZbUc7qd2zVzMsyD/7eZ8dmZTB7/OZsI0hmf7VD+2ecG/aWWlU45Ci1VFP
Nfh9CuGpkPe4nlQ7LRN3rQOFT644ang7bVh3mubtEdbCOR7Mc8dc6xIjwKY1slm19Tkv56xH9p6N
UU+j4JK7/YF3y3gj1y7LMzoTFU/Xg/tnexkI+l2QRdMH+knzsP9Cy/w0vPWEOfcTEHrYQZ7y5bbC
sZPmQuuqkxdISy91MV1tKhpznPGE7vE0oS+2/LJiQKVBWf9YcUUmHyPgT42pDaouxZImqCGSpQun
SRBN19Aqy2wmhuU38FZUlK5G5zmRVNhA1EmeLGF6AMGGagRbe1pzGyjLkxobE03Vg0w9IZCPRN9f
pQH7w/OtGZP8qyS1k2+RiSaphqAWfcJiLXdhSJkfc/9quFgcun/jtEsNKBdiNLIP235DlSJRZt8p
6D1j5tdWeckFVvTsizCcK6dBKtDWMZoAWIqF+MnmsbYTNvQ9oVlnJ8hPwOjCXDYbKr0saZZypX3r
m+LSqo+unQ0L4DwLf0cTQBxw5wE/6gzEWz6w7jHXkMaCnB7eiwZjCr59ucUKVMhcz1avlEnvABLj
7ByRMlU/1+XlXZEhYTBSL+OO3RfJIFvQ6Tc/e32W1uLJ6KOwcTMAAMvB+xkvifioVHr/D+ffUoPO
VHQd4zv+galyld7inX9zA3OpIJQeVTAhNrQ4T5rq3AnGPI55uHBBcSYfFd5jSrSQNy2sTsCA/nOv
YSB3I/Fs31+o2O4+3WIKwuwRGMjHlqKFPzHKmOJyr74WW8gNff8X7K/YS/MqKV7Tj2Zb4SYViDG2
O/Ed1G35wPnB73xBYXSlmJz/X6Q5jpEypPAbn3sbGCrmv3cJwVKZIPcU+UKwY9EAg9qdZTnpOIjU
XpchmwQ6Uju4KIJTwYlboQMoG/rTeRYUXks5KqWqFgEZuJjTW4xodAotA1YlaHEaeMT4sZi7tZEv
OhIlhFGZ3dhsElGBj6/oALCDZWHMmKEYDDMe0id9QlbSClIRzouNd1Q4UURT2qKSinWOBzpORep4
OKDh0Z0D6McIi+mRYN2LU7rIW2brP/nBjs+1L+hJRMDXUrwpPtAzOQVqjhzbedXF8+FwDJnPZJjT
35hxzM3kRfbpBW4pwdL7mZVT2ffn9ewOrZIYXggFkcbhnOXwCxxOc5ru8Ml+0li64ABWGGKKoGhH
9uIzfjxoEkluI1dcXI9WQjZs45QQ7OBB12+tSQgz8QCKtNjk5vQ+TwREsDw2/i7hiK+YBO21zY3Q
XvliVLTRIl2tB0zsVzjZYeGV0aiNotShbhTnn3+4JueaBCOnN+V83Uzc0jw1VGJMxutDh0YZldTI
KOWRYIMyyqp58Y5F9hVjhq8o1LVb+BQCWR0OwWeRqMNQxQ5mvxt6EypKUTMAL2KDCS4yvvOte5gf
iWzF7G2fejqDevJz4nKzBEdiSrr4zIiKVjlvtrB2dkCyr6GynZzlRMkyUTXyz8vN1BK4/2JiyuUJ
171/LSVzCpBwTKrBq8raUKgFwOvk/9D0o9JkfVv8j/L8vhUJKTAwXoNIEmcCtNNfRK+vcfLuAziW
pU/MuJ/BRge/cx6BtPa78VjOPEkz6agWnbVxbn5cnRm5OOEDYGh8z6sxuNPThE82VFEbequ8EgpX
94XoA95ZH42YwL94Ss+l3L6tlaR/guulnVn0Re4cTc1o/ASxxLpOmqx9fk1632Um+Wx84JWv/Uzn
4MuXLpX/9VdVVyMu8bb7vBSPmQ9KggqnF0w2FbEz6VfODSc8rstFeH9W2Lg5sdsA1wYqguEmLzpP
cP2vCZvJyvHajU/XaO9Jhww4XpzylIZmRqG4By+CAOWIXfv1l4w3KEzLjX+SVnochC/8PAzxGgaQ
ks6qGi0Zf721Mvi6wEKqppFIZ82853pquqUuDS+MgmEQikjbRWG8Gp5KiDAUMAdS9wmJWEeeZtuC
LUhZ+WmBtywa64K29R5Dc9oJGlagGOG9PB3yYS7w/2YiO8momlBHf1VZLPVChQCDNdqocnwOX2A+
B/10E2qilPVyQwPitD9c0Tyu6KEslU/HauI+fgNLxQUq459U7B/y2qQNlWtxyb6BK6XOKpHI8Xt4
CZ90jrR0zVYCGY2B9i9jHUeAq5V05xk6bZF+F6wXjWG6cGkOLNcQwVJRfb9+lm5Vv+Pvm+vpUAFe
18/XV+cL08v4wEq/MYJVKwXndhjaw9joI9UCxoHHP01yDFgZ3fZpJ65cKTPiRUsqdV0DFCNLkWQq
k8gk2F6j1R2zZS8fC8LPUYTVHf+8tmbBxaoEEvvzSGYcAjtrviwexuaSgYUyXyBO8C0dfxFNH/qv
FHp9kHKtfC5mcubAmGP86oOu+psOWuVTBVtNpj07hnWhMhY8Pge7Kj8B4aSL39OHiuBzOfyATNfA
rzHEDiO415keSHg6HoNRhu748+ZoSEsuZZDgOz2op9Vk0JiX5o2sQCwW4SdFr3FcVJh6t4XvqcUL
2RbuWgihnRV0FGNFUk1csM+DTn8b2kPBFt/XJGtMPzoJnrM8rXQF6ljaYWoM0XIMbgF9ahlxQVOL
YFrzjn+s0UE3axhKSU3M+VWN6PG4k9IqewZMF4IiSP9BnNZ3KK0+LqCNizDruIfgd+sN4KV0ij5N
Qu2lYAiqSzNuAXGeVwm2NX3hK/StXcVa3MxjL+JZ9N03v694KVncvNFQzdERxKQS4mzyEN0zwRP0
69b22f11UCjEBXtNXyO5dfLfCUu0DqnsfKSURgqnEATJMaHcxCms511C1/yxuinG70w0+/Bjdv6Z
1euwDDb+YOlPLVLlrkk9IcrJ/CxMHHJxCkTWNwTpR7llK3mcIarc6TX8qJoMREv48FRYNnuen9OG
GXLwXQzJ7uRRhexjQHUYmKfQNnN7M90bcVOvS65YhZxsIXP6fbN4K0GgUUQlppt5P5aH0kUrAlSn
4T82Hf5UwF8e1e76HQwpI4V8K6wMsb93lF1ygtLrttRlxQbVvxH8ARTMIUFEm4jgSGhjmkcPlWmo
gXuaGgP6fxiDAl14aneXB6To+cOvWpb4hz13efgLW4nWh/AbmSfoF13PHUaJTU4JlHCllaoGPDy5
NtZRIlBZXox6qcFCDCHX3J2h+x+G079W2oea8ZKe0T+FAv5gTkQYE4eeO5O5wmo7wGUwJcVe6Xut
mncrzxSRVN+2hikPKh17M8VNcMvMc7SpyXC9ahfefoqNNx9ptJP9fmFK3ZXSaedP0Own8G6RIk3l
UIKLHb7hEOJAfnvtGAxfzBxMjTRbwBOS7yLnzxs8wUmGYI6u0ioB+p0fSuQfddXKl9hoZoVy+6UC
r4QsWqfIRJe0f33TMitjA65GYARJQHsoSeheCaX3j4GYHi+0sEvXLU4C6wrrbS/TqMTByz/uyhi2
vR3ixlW43vDAk6R1MsCu2K5HekJWcqMoKVju0lYfQ5yVsdVPr6LGELnh6WN4HtJoaxGCn+XokFcO
5w2FQ8Cdq5bF/7AgpP/CBTz3i3YlPZ0/C2BKYivh37d0PYr8uEHm4U5PSBWLh/TaIcqzQjb4PgEe
dJQH7eehWytkw4cSV61pX5Ql4WME+xmEQGSHrZfPq536Qrmkh30+EH1QHvoQ7Vo2zx/jayPXm+uJ
tNnBypUwBSKu3/8wSDRE0ggGk8MDAtlPjUuqp8wMLhy9gtYxONvYoJfTpyJ+hMzldNZ/3bvWkHPI
G7F+OjChwn3pnz/7E9inwjSdC9eUTGg2oruamCtja/VLR0nLqqarY6dBTduK1IYMWEF7Mgg1dfML
kWWs9HinSYzCUNPFRMJaiF1Dh4v4gcShvYP/X919mSuudv4zoFOGyVFv42dxTPqf/xFpvDY//yDp
3zSBsetAyPaYGiy7eG9NnwSJvBAhdV8FK4iwWKpf9DTLYrO0L7NLJpIqeadq2DjA0VhU6q9ekmF6
aqOvX8JHLVo689dTyS7skmpv288CubMMp2Lk5lUZ2NYnECrCvyk+vRragZBzxsOQxlyPfl4X1p8S
EbjA890SyHxz59Dp9wKSX86s70Eb4iTYEYBusJt1Z1xfCZu/Ae4fcsjTR7q1pF3eVq3PN5H4ucGC
V/FBli+QxjOZ/LnJr5dvKCrZhOO8bENHyAONeS3tOn473TPa9jqMS8KDk8ufBk1v9cUr8a16pidM
H1XAK2o+INcrfE2OG8Yly69hoWJ2U+3mIdARVNhO2XK0NBx0eaFP046wmxLzexawnTvUFUGQ7ATp
BGndiw5oEy6Cn3SsJTr45cV6ATlFhQMNY7hkP+zHIu5NPe7OU6T+rzg4P8cP2fFp+8YoXbFc8Szn
LXkqLQAKMsN19015jpnslZ3MqTZv9w6zvyHGAjFDHYm6DQAqoXRtSYpZ7NtbS0eee6FMJZkeppAY
p6cWwGZ/TxjTFpiWiEPeMD7rlyJC5Gly9WHf+OvIiRe5jTMG0ZaAODbCyRWfd+2B2lTX1azPnCG+
/UVA6FgTAaN+EkFTj9e74YuDxFGR5QN9E8aM142NqpjT5A1M/pKxLzPA4KI22sclqMqfMq8qmbZN
d/tzwhAoBUA58OyffHGNddvfoXe8xU72/dEJdmkdeKaJxY9JbhdW6DwOeqZX3Eln1NMpTHQUMlty
PIiQInrggLgzTWm1yA5zLBH388ApGvbMqsge/OyWqVEnJ6pUiVrKsKElFnU816yfZR7JGh10Lz0o
I0mnpXVkjCbvdQbjhGPVWjfPPmDYhIxPxHGTViZiL4UNSoEVfKDhSfbVN43LVBNIOrfNfDKv7rvu
XyoahuQ5C/VHUHPs0MvmJbFFHZmfVN9NwiaLO5edcT8hctHZ/w8wrOb9iD+R+Zf7qLFjqBVtx2br
3B0yX37HYJgPucD30NZI/tC3gOLWqXl4viV1+3pb+qMdMU6088wFPgLkqRFyTRzrC7qCj+MiaudU
QIloo0W/EhKniTGnOprWy9RqRblt/qR2RjUE4hgtuZQIamHyj/6Odoe7FmEL/nIo6MjoDbifOV4Q
OEMEFVzZ9+bHOr/sBAc1JQkooE2/gHBjLMn/y3etRK6QUpp0L8k+noo7JFfcF3ofxruOWYphjobD
aPiKYd/LHy5+dOGXtYHd6SWR03jIydmQHQnZOQ/4pVW3oKy+c2W3/ohFDlF5oHd4oB1MbzKLkNfF
ARCefscp6oDPCkvFaUXQcODdI53N3aMpGHJTUErXrpHjgvm4yTS/OTuy8sk8clKVNI7Ug2AEhUbx
yjbsW7mpT5ilVeZypDWG9f1itqTbTnCiO7pFwfGGJM6ofxqnJ0L4ly/yWZwmSHWmFMD5KvDYkY7a
mQ7vDRmiqOl7KneKN3y+fOc3ThUROpoKtwgbeBK197nlpV/FyJYx0bgIxsAXoXjzbmiohTBhKCJB
U4+Lco7tlAh0TLOUXd5BP2E4QkwhWQSPi8yZaKv8MPxDzv8o1R/+bxCYUMi110Hc5jEbirr+PRDP
c9v6TdC7QsLzGkSQ6dLCUBDC1R7uHsNsT1kF9oavqG2F+cEXbgvyRnknEufQuTEfqSMcujHNbST1
8ncSyhCd+KG/YITFd4Q6ItTpc4Znm9CyRvNf2NEJCr3iTugEuZuswfFIglZL5nX6cQuaP65L+r8d
nI3cONZQKMKHe6tnjMxYjiKasWn86qjZ7H8QZwVuC6e7TlVcoYRkU0gzkZqMJNbtBRi+Qr4kfila
39gNZFGtKVO7qoP22jHEPTE331RkNbZusUY0Txjm+tXRXiPqTkQXoJjT9Zg3rmoTkrgIdWtxljfg
vtbUfrf7qbhnBkSIs1sOqZRHLzt0Ds8dhXQDMjxEwwYSumAq9j9fp3t1PwV86OUdUOheImRIrDHq
dXISRApF6hqtNjHc46lS/7+TO+mJTZXghgYRO6OxLs8MkkRLRyU0JZovqSwlDGPBNpYSW4GEiBlB
uduQUQcK86SotdP7BuEiXUd20PdZOhuyOVqETFh4xIjRfyZqsqhYRWcVfkEzUjwVqQMNPYjjDkda
nuNBDDKYlWzu6wcysMzcaeuCWuE9lBsVQhDYkPZa7hxBs19UXlgJDABcTU0ybaeVrqNexXz5gT6D
JLktY4tDx5WfFNpp7CcPnZEM0f4tlCprY+EbZ4bnvu6PSnGy9mnRySrqo27hLS9TwOSXefLIKMA0
uA6otHWT9FfFsqt6gG9MvB2/ccmJMntECyEOjXVj+SK5NlzHJHJcWym1nOyDMvusMFJQPIotDL6e
dDlUYIhIAlWlDgaVoH+FCIrRjHdzx5bJXBVcKSZOgngcjLAjFIUTHCG+S6ZjpCmu60SiYI764eRt
sNq/mLltUc6OMpZ2oI9f8dKyYNN8d4yoUHYvsSQBVNoJqwUwXwS5v0gnkwyHsaHDpovQWWZL1qN4
xg28PT2h+iWSTQN5oBkSAVgc4ED4pbXxtFaXS70xQG5lWmiNQl+IzCiHM9sf+sj7BMEw1xz+jKLq
mnk0H71kRPTN+opIsj8wLD0qS449CgZaTipBemgyUL7HBcZJOWgHI97FX5n87dpBSlaz3qFM7lmK
siqE2pI1JAoDJOIhE6YBkPAtNwd09SkFur0R2qhAC3ddP4iZeZGnqLUx9vUMKv1gV7K/1JresXHo
e0lBkRIS/rE6sMXKh6iVVKdJNwWOHYmFd878wroJjxOjpX+9bPh/q7DyRQmncLCRZIXwEnh9Ywa9
OefJlNLio7b0+QGLmPk2gpUku2+T5FuIXW8GWoKNEwLRyOMr8idFe0NQ4wP4AFK9be6xQug9jY4o
KFY/NeJKyAj0L15V+eYIqwI2Q5iWvaE2pDgHr0O1tpgUUTNsBFhIbgl4O6Mws2oyPSDOzrUgILmN
d/lLo/pPs8Hx3hUYTcZIOG1HM+4z/gKxzomsvndl9GauhJpS3W9h4ct1uFAVarvsb8kzORH/HKIP
3GCrZVUjQugOVeS/SHxeHpLlUd2kWvABV1AH7lxyR87nAF9gcSF30+URdT/DxgYIH4tPaXwpEuu3
UWiuhq3RgfY2/9vWO0s3TLVtsqy/n3W2JQ6Yr5kwGhYwRj4N6aarCCllWmfMiu5Oa6RrnHOdK/jI
fVcT0N5TrPnmTViHW/03EQ4IGd9S3lSdCE+UmOluUwwxyWbgi43iclraKrIc4iYM3DgH27UvHauC
hquCeQI7EgijkYNKq3xJpY53fz1AuwkQAwHjwSkPR2/MuVfTRw95J8vnE7bts6MSRtx0ofm9ZJ1C
NyjkzY6+W7QNfOJrJsNqaVzSoobEwtRkTAEQsMMdKeOBV0JFTNi4OD485c3ff0odpEx0aRGYBKUE
EFF4gGAaFInc9UiDefIy04T1twhYKmd8CpJxbPEKCMyfg0l3mQgxuvpgw+Dvuuv5TzM+q7CoO1Ca
8xlXHP1cDGW6pmBJN15PmMFeBWnBwYS2eFsoI4d69BSXKw+bvyHNQx3WQ0DLm98IAOp9Fw0XmpUA
PXJD0lCUMWoNZ16PgXk14VjrzY+GW+UImWT5ADnJV4shzodA9cqUafRA4X89yaVMXW1oZ8O+ScGI
yyMOZw11Ewp9pKtmnXJs/ybvMaiH8b7qpcNU14df83n7kfd9nrtJuDUos5gRoARKJ7rL4WcGAJ5D
33ecjdGY+63uHbWLvW8RX9HrAjpiU5EJ3N7olUOb0XOyn8L8J5SLv3nYEorRlISqRGT5+896FDb9
f+M9x33HCNXbZukhMwGDMceEhmU5gN4MjkNTPs7TWl+gkJta4xHBWIjxjh6/+zZFrsAT7tsonNaG
upnB9KKmwA7is1pc1/ebLpcE8XajFHJQRvVPNIo8eTiR57nlCznFeqv1uNgWFWPpO1Qb5fD1WDN+
HwXQGJoC5Uw0/+J3l291C6vX/lJNEzm8pyD91mkzzZt8wpETLWtUwyyAkb1wIIydgyDgc1SzKrw1
UYwYRUBf0vQvSDnmsvG4l7UFwAzre7Rga8cktBW5MRab0HxJJoHRORm2Vmb9UtIf6BnswJ8pytr3
6k8f7yVgv3rcaj073Fk7Spw0nC/jvf9xXDXSOgENu0fMuELd5DHKFWHaqqYV0BzUHm+VerhZ8/Ki
jywTi5jnF+ykOfZewPWixTR9qPKiQpsjCTz93p3FPMf//owYYhSCVbz2VaPYrbMYw1H1kWurhdh3
pUpSwWnCEGaufQJ5w5yPwu0biawY2IU0v0N+LWvnTsmPr4AubWnRzX2BhX433vb7Gwswvd9gUTgY
3oBc8GDJYJsECf0KuJYmDz3nI8fbuaF3L5IaJhY0QzjjNpUSKzY3VgPjZFKsf9c2BvjGGKLFdTw1
72mzBfmYdfE1NaK+gEjdbyYvcLGTcq2wocI4GVtTeQvMJv2MnNDhv5xY0FJuWqn//8uzUEERv7di
M8KJtA79QQOJgSFOrg3NKowWq/6K8rH0M86G654+XXEEnzzhS/cDftfxYxt5AVJPqEYAtwdp7Fx5
gi6QO1RB4Z1sN0UWnadHkCdeF8uZse6AQ9Bpdur6IT0jiJFPQ0GO4WFuF+XPsTZfLMv5kDkC1lAi
ecPZ1Q7QcU5iFb3l1coCAAwbf6p8hRXO5ORgoMBIzFowkRi97CGc4OYqgPSDYKQrbc+JfphmRry0
+FoNHAIRe/EyWxkm+1vIjhacgdsjb2WQrJaFhj/A8HICuqkwuoHbulZCAvFDOV3otkHiGZbqxsTi
UD0jYqvpjPjE2g56angzfe5/BOTyo+ZRiG+o0XHdxRHNKSfcvQaG0mAm6brcq3cLZk5+F1f3zPmg
8LITCNkc6hOuMoMiArxBD3OOiGsZGuaGgLMk9VyN68Ciwg7MqCIrFC5MXT8A8JESXK8C/fy7odtq
8Z/LDM1AmjyqTQjhU0ykwQSyZKHjFeC2gOPacxbKRqxHQOllz0+DoIsKjMbT7BOCohNwZf4zMRNr
kX/tOPDCrwkBdBIXnFYONyi+pszabFeTr/9J4dTHhAxvKfcUci5JaT6PSWcfQYNaU4jwifHVE0qH
tsmNJhAFqulU7CvNPW1vLJUimkAgObftTw86WJOKQhJCqOg8BFHsqyYRSz0H7A5QmJjOo204WxRw
vgWbmx6sMewwXZ34U59vNFw066V97E8toCk7pcpJUwMDEzBC6y0f504dwZEzY6QS6NqnZSTSDLer
biSauT8PhHeObY4QLnanRbgkpdqiGKdcw1eaKtOd+u9t1Oj80B6H2mX3/7f81cd17TUfp9l5drk6
WafkQMCwAmlgOkMjqJV52ch3oQ9Jd45p6o6h80fzzANdMZ9s0BNSzVvuqo0+/WVFQmjCQkvWNY7h
iEMO2mCVBEQ/oOYEIUiCCiiPxt6Fyfs0jxN8X8qhei5EHl8IVlKUvcG6zjWNFUlI6o2sJD7hqAVw
nQ8bB08U+AGAsxcZehNy0Qbb0q3e/csRkWxqRbHQe8/+VMFFHgj/Cbml0/+QrE31uSLzPEUoZyoX
r/i7u9bcMFYJ11AgiXnT5GR+3O1eiV5EWRBXUd2O3H2tIaksqeUWEvCP94yV6RCduGesne2hXQtK
6snBDFODG1u2KgBevUFb+/BdSJtG/pBup7Cs1XgnTjowxqHFHXd1ybOu487hZHSbrmUvSvmxtCFj
0iyEO2ErSyqrJEV++hPedLEBcVh9lXszX/cXzHNTSLkVgs8aGp5shkRilre2z3sP92WQyqIPpyaH
P3lA1SE42upbd2slBc9XNOj3QDK14oeTbmZxSkJfNkF99S7DHgWvn8ypIqN3Us/dU2TIHKuP67D/
LYXoYPg7Xf9/FTu0sskdWENRh5/LqVwfZ1aePnh/L+cwisIbPKR+kpWliyqp/dcgfpZDOy1lrS/O
PhLz8R1tr+ux+XHQsC6KV5eI6QHBlNt8eO2jaxMulSgJYvdX64lEt2VpItUvbjsAxN+P2JVmiCJE
v3bdY2plYaRilzwLVrfAa7V0dt5U9kREg6r+3TaEcIDV/bQhz0Ui+QPVmHPJjkmn6A90Z2+mnC05
VXKLPoW02lk/CVfUQBzTDBFWq4hMLRpuouNUc7WGH8HtfB750jUXZM3Kmkie1KbiM0DBuTltUpLu
ThuRE6834zmY2EbJtSwfBZKghd+rkR/0WnCxsjE/06qbHVHhUUCsfgif7FPvAquDvid6MnepCzOx
KQ4X7ELpMys4dmJLjhzby6awR3inSo3vxx2wAIZR6shE9zvMBWWlg1rHmBqYdKKHmpxKS8EaH58f
f5ub9tMsA1MDTYPMnkIqvQPGd0RnaK/+DT6kGo/C7E/gNYkbB04CI/yOxAeA4mXNKQ2UC5ECUl6f
FxHb4EkkQebZ3XUlCS8bD7UQQG1kWAFs4YBD9ZBzJtW1+YHIU86bRLTN1vNlRV326a0SxonLWZlY
besEwi4vf4WDUZOsoOg4EbWMS9hUaz/Nt7gZFQnQpHXrfJhpo0j89hCtXL6thyg68T121RvNpLu1
n/KX0mmfu76d3yctfyf0we0Hr4/5tBV+jVww8ycvo6Px8pDi++Xlt4BeUBXc3Vj0h8BVt1jDw7qT
urgouZeMe7WNXaEu7MWti4evyjwwUu6cLtgITsndDuHQ6+FLlS7n7LaaZs1eCoUdQy2SM2EU7368
59DNFK1jWJgR95CxrRMfWJxrXjTGmQRGgOVDTTza9wX8lZn4OC0Nfx2VohoK/fw6ROUNaeRQPaqv
10xVWEZuOu7ZhNpcKQBi/DSuU/rDSOQ7KWoXhX9GsqVYk1Kum6zIbnKt/5Xlp7qs6lojiVj9OWi9
baFgPwnK2RBR89RGbgTxHzFsA4ugH58ZrEbQGQm7KQIjT/tvN3wgxlE1CH4w4mBG1vkIPCLKrET1
b9drHIen1nQauNKkEEq3OLnnhAFRz6Y45Tt5gbMrwBSXaUaj1/o/lY7lZEBDH/I1BcFFAqdPqGPc
Ier5KnrOsKLY9KXm/4fHq97qjoopOJWC9oM/tlP7mM5flmMz+iB/l/OSlQUyzSDJSomozTMYsdNf
+wK+7MaI4HO/OzwtfH1sa/mprS2IemBcV2gpMwLXL99oCpgD4fx3ByBPbCxDl6HYVbge/cQAtRIM
f4IUC4oqkAPo4lfV0fZfUMJp8/kry/SOM1fl7QV9BlNNxU40fFIiK5SnmYwy9TyyzCC3lc72tpGK
U5VztBxu3CvVRsRQHlxtA93DXMjUIuaKldBy8NrqSK9kTyPJJMms7t6J9wTxVKsnw9V9Nr3837Hc
0NTblvVBH/imSJ3Vr8fX3WiBNWAQpJidH443sdYAnMT0lJ2t/mJDDmQ3o6d0CrU3HKhfFNNdV5oo
Kml4AspP+4TISwKgyho0o1vSkru2Y0Dbrn01gxfqKG2GVBY+ZE/fXmkHABpNrqD70JVA+BV67DGM
NIGgC85CIu+jvsoEUycnya6cFphx2Nnkq5ZBIuxBhoh1p4hBxBg3CwMKUeamLl9B4N/D16ZDCWnP
wm5R1v8Ixto0wvSbTsTyYZTp2v8HWISiTg+EgOy9gRNeMUg2VdNXYCy45qrpiRUqMz9/od06ospS
I1N2FMCAPVHRmnIa0ahUiTHgaw4k/Zdvl/X0trarTd30AAZ6pOQ6urpDpjQRYJFp1Zp2XFY9UbA8
N9L6TkTifRBT/AQeqIrHurV1AJS+h1pDgAJFhrpE9NEj+tTWIwTvySSGNka1WAtEe4zvxF3ud6c9
Vw7hx6HVijqt0YCv8VDBVDHAGcQDC4sT9kmifuUCPvguJl38kBHSpb1gsW+wbPQf209CxS/tSbNZ
m8URr/3y7Ni9gxYH59Xb0WImopf+t9KgD9jGam5t49/OeiRmWnyNos2m6383IU1Z+eG9ZAOokWJH
g+vIQcKcYOJffwmTgLN5UZYoBZ73NirHqp+eTgEsBOJPemC+XTAQalERrOQ/6CqPlP6kPcC5jgCJ
dCjYe8gbbkjYw+OIqfyD3zVgyiLi86MWdjlpFziwPf/a3HKuPiiMHpLgWx0hRO8xY0m0ZTEnMLGX
xaRzhCwrBITA6KmI718OHI4bM/GV7q/qa+LRKAuejFOLUYWSGXTWz2dvMCxeA5sukcit+pyKvSKP
KR85KaslpM98HSH/9298X2yeYv/8o0tLaxJ0SUkficw0m4Pdm2z/wqR2WGA7ZE21D2qxr7NnHxeX
auA0G0Y4uTs8SB4f7T4s+eLLUzeSZRtFw2UwtqUQwarVDNAHimjk7jhnWbvOXN7vtEqJHuakjFUn
CmQDaMysBLByWd2hwXUXbVawE31yfdjmsCr3M4AF495WEGKL6D+oIonZyzj8otVUq9rCHTYURSOk
eXRfZvbgXHg+WOlseT4Uu+RLmxKfRcOeKYaj2XZbqQ/mayj0ptaqTvc+eAkwwKZmLyFKq/2hT41f
lUgLlWzu0dzporp9c03NsDS6l2zvLB46HUvDcLu6q3Jw6Xe8c2f5UcxMQGyFXyIjyStNozFKpfEQ
o0Qa8PD+QJxsEVCfamGrhC91+6lIeS6nveD711t9BawOtTTYPaahhr248ONzHtVTVIh8GIrGvAqF
e7HrYwdvsajz9nB7oNExDRNn8uVNMTRZwg6GqJkqYGhWhCbaWU/qSXp+Ga8goCnYcjn5XprcIgjG
8p5JaHpTqaiCWlcMmjxls0MijnS79X4TUJSusG2rBjv4VtJx0cyw3bI3lXDk4KmXuEwQ9go3NkgG
eoCPuTiEVfX8FUBdLzBXBG+YDNWTPWxXA7NgX20bhb8yzTyF8SZgPvX8wlmGZi75FgDU4Rx9NFNV
6AUNf025q82Jen74kO6Ohw8f6YqxqaXcrpnKAtJ6wOmBYi1NCHfN/oK5g8F9o/1qxOSNgLHLRHRp
6pZ545qXIWRZHtSNZgtXv3NlIezQ8lY3pLxDnBskBExC+kXKBtdlUQk4k50zsd3Z2R5HKnmMF1vz
me3uJ2lUb3v6Ns5huXPTXVEkwFhf4o5Rv+M+aN0W5gRtAUL0Wxyh//GK/sy2qJXTS5WkfOoUkpoR
nfc6l6zejnbGBFcaXO+NUDjsVu9OAoaLn3DhfXCU8JwRi7tDDUgZrzBssX8DVQzA6+p7ULIW76da
LXdMwhRdyCZifOqGuzO/tGWj+V55W1AcSrrvoj5jsFYG7yGzEmstfOVgd0ScX+4EtqQ0r2JRxxip
91PXpoJ884k3fS9fREdD8v4c8s10vmGwWkL47tBh1NDsfxtueJetCfRLqC1HrbAm3+YJCs35xNFj
ojT/OJP0Bp7PzDLR41W/hM2UlGtUciuLJMfcAlEpueqe+UMNRwLsl4NcbGpFvwYD9fCUkNvKglLr
HgOxDfwcPX4bHEJHCvbkDVc7+Ge/06k8CETEecRVFQQenGxFsnjpB6D1G0pdOxE42jxMExGi4YbP
FyfvgIZ2XULFl8M1WGzSspXJucgW+r/5pzlhbdJuuVDqMLqNWT0UTAusS3Mallb+PK0RDnirx5Xe
b//4QJMfXTx2CBel2BP7BB1gUg2+sUfQofCmuTKMdsweizesURsT5do48DPyl+0ix2ij+ZqwI794
AlkLdQfRl2Kqg0E0EIuAc33tUjeGBG9VILyBfXG4G7UMBanV6LL5U+lmQNQy9RL6korw14/pC1T3
BGQkpiZmK0IdyU3/VlDPYrcX/sa5VgVrmq92zfjh+EFuIkS1Y4/7uJG1CXJbusFCFBvKUQLeo5DE
k9mnrirJ2lPhHZpH1KA5TO/NnXGzmpTVUTs1pMaINkZULNpNv1iG9zfJW5kplsDbkd6vmihEWzMB
LC6iRyLoOXNhEcjXavqMSCTJxOfJblR5xqRNGno8RYVjorw/qntFSflCMZwLFFL0+TIVtH3cP4oj
3KuTs3Fanx9NLDZT2ozC81RwCmKnijS6rbCn7+4aWzoroDdrpcfun7iL2GwcZB7s12kmpvDFExjW
5by5Ic2q7vbrEeDM+0Ye4OoXaNZXRtuKeBGDJGkUT8KchKOrV+wr/9OqMsSvBeNbGLA3kSW7Ahie
IQFOK9vhV2L4lWg7QMAq+Vgg4melriAu+LTjdAwdDoQ5WQzXGAc0hvYajC6+7nO+ndSewjRYSo63
QrlLNCYEyINVRqTK5bkdo1BvkadWTdoq4Q81FIdB81B2yOW97HI8CRlP+9qDWZUIm8KnGhboMB/U
NGWHC/mlmpBis6DDvHUGofboTsuvrJ5DPAtfNUfT3tccDI+ua9dA2gIc4aJVxwgDk1R85jQTq+TN
fGAtg+MnGxPDyt5OcY5dNmB26h/nPYZPClfvIDtXASMyons+AZifdRawgX7dfEmFCKStQDESmKBt
nkGcGyZVRwXfHrknVg6N+R019LAyxxOqXY/OHYxYXm0QjTB356p9KlsoemqhnFlAg+nHaQtPwqGw
gfzOPp61JAoz6TkTcGEK8UdZLQMeuM1yU+no2Op9x2vdIPftbwVLD+/DPI5Y4qziPo7z6ZeQIu8i
IHoIYErqEK0X4pY5TUz/k00ONUUD26tPSiBIklkA32WPVh06Ku2yA+PZFKHQfXf+A2zqy8u3C5Wq
n9Ir61MCJo2zuSztND5p/hy8BkQef8F39adqrBR7BodrWeuSEdNpyGdApc67R11cqIMpSaTnmv/4
5u4pNG6J5eWsa4WYwlIK+Q80NoduiItrYCRh9s8CFHI3QpUa5AdipBil9L+/boGeqPi8c3B3NWv6
zip6Zelghd/flNUfPuCgXxrzNT/MYbejBB6avP/0u9anGipvz4VlEgo9EnUvRAilzus09AvhjFEH
pCGRB2X1ZHbV0ade5avmyFElWV9JnkQcMvSk1HObbFZkYCj5F1E9tqr90ub+TGO9eQGE90cOmYgK
YkFbGgKB7qBgOML/xXuW8B2DGHk7aLZNxwtzTw9Xwo9IobmnUh6JJTkynu1F6EjDyRP3xGSpv89F
TGGgdOlx4OXfaQWwGI0Fd+EabfucUs94S4PGlodCeo6XVl+GapST0PtkeJuYCDbvJ88rfaJMfNZQ
7upfff/qBHECw/sqrKFzY/gPOLMFRJfpaDMCVExzhsYkgBIiK8EpZLPBObeF58lfTOywhnU3e5zf
clANp4IfZb/UJy2NJyVT8KygNvmGobtADHErenHZOkJH3Sutbi42aESXLwVmPiP9oa6j9FpQoJSU
IJSmDA/T/QhG1wowgExnqciHWHKG9eHOhEH7/rR7n3AuvFgr5YLbLpOb+yzbPaXPyYwaJGIjL6Ar
f/k1cb7/AdBZVsV4tNAQQgpt/cxK4XpY4po93AFFhmTBg0OAOAl4KqwPSGHLXOGvmp3ofg13BSwl
XEOHsnH/ChCAh8LzVk8UsmBuyQdwq5hoeFxXvurM34ANefy5tMEG31IlvnLpu42vPWWUnSrPwvp0
qMILDXqOpNAx2OvvulMNCrM7vnq7CUegGSyRFqTbDpPndHWATThNFF+lgSWzWiYiEOZGs4xhtUmQ
vMYsUlVFsTmsVmxljdXxgh0soVL3qWff4F4tVX4W30xGi3PnIrPeLVZF3pF9mjVXhIEk165rbaOb
r1pTaan54uiJUQCD5QxYLHWqO4kIDnzLTrzdV2wRE0IvexW5DItu9iXkj5fb9M602OyMsEvooLwW
G/8IHY3SSPebZOgL1ZXn57KvyVhwEiNL+/be7FPl+vQkKwaRMg6Wbz8Hu4Xet3Zn73Kw/oyL8Ei0
eZPjYvZSWxeZheOey7Z+q5erw6ktRR0QdZnxGt8EhCRMYSfb7ArF9n3d4grzMYYD3LTUIjabxC2l
402OzMZ8oGUXVDWZoh9YCUDHLG4t2Mav6R/rPEhFZ59g7A98KxpGpjkn61YXCA8J/bH1P9a2x9Iw
lS+aXWzV2hECKwbAKnGjTessmLL+i8oviejybB3x06cAfTD+jbcu8N3skdhzJ6ner4kZRn7DUaFu
G2RrCNr+URNVZLSZaRsXhkUjb/DlbaZwqFvFTDrIw3cdCpnaYvgxfnf0PnrDVZVoOWqnP8YXwLeE
a9MCvvCPqX8NpjJkPLlinzHcv8y258k5ue1xEQNCcMNVaecsOa7jScQ1MoxQiE8wFqyo+nLtXUYU
1oaJ88AXWrzWhWnXf/SFui7VRpX8doas3CvdCsolqzLmae7mT/JYMv+wj5C4AppMkFsNQeOgJTan
EpfcZUi6HEBu6xxKOJAQMkh8d5aRHatKjFzlHK4TwN8ARw3a1I75NFcHcbV+665tvgEIIoFcJlVX
H7jjieoPYpkW4y+mBa32hDTp6exVhRRiNaZJX1ZvSsdMRo3FK827ALHHEZVZpItHL3KdpzcVL3J7
/lWS6CV6ATffg0XEXZZVVbnmcBtskS/teHdJd1/OF0Ln3ZD3wu7EKLCtOJW3dwZYUSfOj+FKdQEz
KxrdamrzCyGRG1SNy+0lwq302WenDhLaRG9lr1y7dNe2AZoeKPLONvWDRLjyK0gsZPx49nF9sy7q
nm44BX1E+Pa+VPcwTX/U+FhWJuwnVojjb9cNQCWHSoCr4DLHYfgr5CFphwFK6whhC7VmB84H3xr5
nAod2H/CtOgA16iHtn7vI7pZcY4/gxuM2DE51mZlZEYx5oRDPJGu94MZGiQtkXqETLHzaiV2PCw0
LEmc7VO0XE38HYHipRn7cj2vBIBpWlL1a1YEL6uIAhIaWoe3PapRaCZznvyZl1Y73Y5luo3/CZlG
Gi+Ga01R+XeWVVmeS6keFQFBUyHOT2XuKNwQyw0HngkAAskws9svrP8JooZoLw+W30pL0RIRO7XC
3SVEmXzAvtYgOwNEaPQlv3o/bYWa2Eaxcw7RAcTcD+g6Q61Gf1U2K9Au+Xux7+qMd2r3TN7OpLK1
nuf/M+iXfRVpzTEqVzxux1kquCQdqd6zoryGvpN1pT8a1UQPKirMfoMAAT1+vhpVtpxF3dM/q6g6
Nk61+CrS/G3UW+gX7ivWorDXkdCETuNe9twiQr4vwvZk5hqf7LNJM6H5KMecY2ytfRrDK4x8Atbp
nwKWNXwY4+LCctXPydof05WhZH87EeBFdsYqIagXcb4w7Ycbe271ZfSGQ997H9kKKR+sReYzXPyQ
PUP+sfPoF9EcvCDR7YQ8DtqHzIlifk7ZIm7Zw/ORgo+j2cLu4NgBFIFNsSwj3T+Gr8KQVTuFGgHd
FG9HSl6VS2gSNLQ/utmqZ82jxhpVbIc2XH0YXkeb7lq4w5GAbVv9iVcMrt+rhLpFI4xakCLksw0M
YA6lFkuYWhcqMCi2NYfLbzAUoXOebDrPja83JbNMvMMl9g9C900+Lixc7An/nIIjkSQwxaWBkvZM
xI5/dP1R4ZeV5NDH7iprhog5BbC2Yw2tf8NmfdkC00/VbNLHT1nsulHfHmpc3l2zimd5QUD1ccaz
jHgV8k3/Q8DF6wA+DSTVfzUZzcvCXYou1etqarnV2jgQjdUTrmJGjBY4qUBWGDsxTxIwUXqXl/Yz
xYE3LDdJ1WVSPJWecnBzeABbWagDzbZLxX9yQuxo3c85xMUb/wAd3NQd/tlOt11m/UjRpQOTnpYj
FoaC4ok/fDKf/4+9xMYrsqAXQj81Pnu/mLEh0+8ft66R8jV2YIG+08Ow1nDEL+6PGlqyACmKFDeF
MDwuanMmE2pW+2OtQiJtXqTRLF7HQXpBq25J8IIMOyhW2R/6ttpgGkIsjuc+ZVxA2n22ki9Kf8IX
36j0VOTjl5XJnB6b2je9nyvnlhz/+zNHZ51u1pg1PDwxW/K/w7nQZ3K7WOtLUEEhh81YmFmDmLUM
Mm/jg6aChttLaYS3eJ+D1SjkQ44mJHBCeZHCCgbobBr2AppTMqmc7lGGYlmVW42D4JD4OXbRZmLv
zhFv6PSz5Eftz5JjD0/16o/pIK6dlar+nEeRU2J/tDgEBuSi4tRWWlHrUPwTfAm8Gc6L9waEnnR4
OdMsmhs/fKpsV26vy8KW1BdG6j0J5ZMduNujDH7GKCmvb8P4BJFuUnTJYa+Qr6Pz53gp3jmplRO1
dEbEmQGCn9yy+Wra3WftxlGrjB43ZDjtmUlBAU4MFgmRS988OZ2elcFDvpbgdgVlhhEjeMN7QNJG
zxafDsiz/kLW8cxys7sUb6JmzAUup7auiN8j4jPHUxICsOu0zGTYjg6kZ3+6WoRnTwKnE5NECpV8
GTZbaMK4K8RVAEjGKvRDzre1devg0IfCOznX2bMKOnawGUvzFWkuDP9Fc8XQwPaMk2W8Yf0wuVoI
TVJwaVappdck8cRCvJhcuysERDhP+hmIYdXHdGop5Glb0D7ofoyfOB4VsqcqSM8YY9iwa3nIbIdb
KhOQ93veqbqwRn3d1imZEQJxuySrIIzpa6ODIU+Qoo3CsOlhlaD5Jgwb5pvZHU5T44Hmc9EiXoMq
CsxIoxUxgWoaLCwPfgbI254SU44DotpYu3U2jbNwmvHs04jZiA8ylBr8zU9u3n27flLpO3XEBVrf
cQqkWG7rj1C6MzvdNxcxL/tVGysLcxOkYXsTJR1WGL9ZxFh8VTIIGbnAgsk5t4kX8smedMGtaucl
FSlg9Rdgeh3KTZ4WP3LVRyzPgT7RV+6uUmuRQDvau63rIJ2WQIjX0nNSoo0AYlZMZ10GbwfkjuPT
DMmmgGsh1OBvrIHonn6mGurE32YPgMfJ5USxVoiQdhCgIsRychkIN5knKvXSGwwg6DFSx9VUjlVi
g+lh8mfQzFgjdm0NmuNRByWWoOhZs3hfSs+ZFySqmBH2R7dvpk7nDCNp6Dl8450f1Ucl+17hvcVC
EOxgdshf/799fF9AM6RDO0D0hrXYEL2AmKh0CC6yyG2HPi6NTENwHjNMyaMorJGdt0gm5WMAwFgJ
38AbNGXINoJmKR9F9gkZ+BCNYKkZ2GMv0F+KYsdF0JbDSBmtIm9Wc2/xPdDcDtyiGvvJt+Iod+7J
63QFYjaMrkTmn2xAQEWSgNGgDELUildOJm8pUco7U0zmAkzl8bLhiYW+hAkVShrT7dGFI8Kh/UKx
je1JVZNy+gICg9HxbVt9Cgo27/AoXzQL+K0NQaMH+Cbg4lUJGEqAm9RFNXW7oGmSHyEeMQLWc5s7
lvSLk5xJGKUE5pTG4hytomRJD5sXn8tg7vayI0c8d92XZQwvFkDRNsJqpmnaFhlneKp7aNF0Bhfa
jN0DDC+CHKDJ42rRib4pycs28kZfCmBaF2aU/E0t6WsdnWw4idBY7AkNod0GEqtuZKKvbCoeANlG
w9LSezFb9l+CjIH4cAaKqv50OkIzrTRoHR4iL5CYluh91l0KCgxBM0XwC04LhUb2BGqC4VRWtABL
JxXMe8HDM/rJIPiYnNBUfCZ9xmS1jUEGlKOz+e6NpzTTxahJ/5LuTQEQTLPTZpVMvUbhbS3vCwqJ
hHTeVNlicvWzwJpgw2mXAqe6Ftb9GTBGaW8OLPLJfIaPnno19EFEh/aYnVc4BnXITAGF1fEYKjEp
2eWGjz5pJ313gohodla47j8fpKVk8tl+Om3iVZKXrrLDsgCdesSCsAb5htpGDzi7uDH9IJW3wPyr
WzgI3ftvzpz+HluBxh99agpTx3KAU7C5AhFnt3psVss/BRPUGNt32AK97wzFA3f2D7ilU5KnFJ4K
VAvrGxCFRJxARVosgyWcFE/CHpGgFbTb6jfYlvvmond0/4MPWydpSChVxa0Nx5/nEfVpvb5xha4n
WiUYLk7YKTGjhpz0O0Asc6WGLWokF5mXLcoNQ1RQSg92/fd9cPvRWI+Wi+55Ws2F6sa3GItGEPdO
tffH8OKu8QMgy/qJUpQEPlGzP5wUvDL8ih/0ZNlDsFlye16lqYnoJawb7YxqtOAyoKsutU59QvL2
PHf2LEdKOYjbYWo7Wgm413LIJ8Kx4OqA6DhwInfAtnLBtom16/tsqbr1uvgPAbEgBnJtWg+/1Slk
1ALusGWFaxP4HRRtlqPWm9FHTji8TlyNtXdnIdEeeL4uG1JITvpqnJKfpEbpEl2VcttK2t2TfyJd
BqKL+ZYSHNPG2nX+FdHvVVSFT9rL6kdI+ZmToYo3EO3TOlwnQqLY9eTlBTXjy/4nCwuFjayUj8OW
1umciSbxAaHUPBEqjtVDIP3c3dfhFx4ZutL2WshQ6U2j8XfxfQgABMTMBztbjtXF4B6wqvcdLipk
lTs/LoU5a78UkC+zM/9Qc3SlBiTZxWiEcYHSbZrD0pH5tkiJJn1wY6c9+EYTctAiT6NkZLJsRpEt
6+cIMyI7D8mhdb2dXyrdMFkFj9s8jCnEXYhpU+tUiUe3rur0D22VlRY2ODvD1KNaAlC8SiTOo4dV
Xn/fKWSTYsMjRFcq5r7YucVvvKF2Mz2h3egT4xovHLsen1DBRHWOc93AxdI8IXn8G53h1fHG/TVr
OM/OeGQvyXvMzaGflrYzO3U1Ov8h/kovApb8RDuD8N5xkWkiXsW5cKM20106gX1FjXRKDVbLs/zx
MBkX0czEu9OQs6BkOLYjS8G4352wb+1Ql8Trq9V/dhI/xuTf+tEHbmdCoq4091G+rK82QBcrGIEZ
hRnTMlX55Cru3QwEDG/DWXSLh03WvUBqiiMMcyaoK+erXwGndbAzZJg623XzigcErW8Zv0mI0oV5
xW7LxUxbdPoT79yau/QKdfen+L9HcslrdDwkghQIIwq9jYuXsL6oExmvr1kNJ/QvUgCVjSY/G3fs
Vel+aOGfiT3wBrsnLfXEBwqPtSDGHcS4nuVI4T3GWL+xcvnDgcR2m8kI52Uiv0Ot/vUUA97reeda
sWa5xgmiQEAlPGcc/D4uNwUPF0KqUvHiOqrNkOVu6Es5LWUi0rZQCHCTgX+aPxGPOKmDcli6HRPy
igavlz2ZZ5sRzKO9YRkfTjll8RCj4KE+qKrHHLYn0gjTonNj0JAOK2umOZhLw39cDDvx8Tqf/EuX
9yBl2dYgipIA0zzLGlBr0EZSztmAc3Mo7whTMlubut3VqcXywTPbP9FKWpCu85NupDUvNOaF6Hmi
X9/kwU8vgMsjLt2L3ub0YiudBSo9rzsClLDKAsoYbhZI0fBiOvumddWsyIAz2O/Fma1xwG6YOL2L
3nvKOku/cWBpTsNw8PqqlJDU/fUj3E3wSFkZUzAN/V5SK/EQFlVYUtBf70GoadrCcbrnn158PpXl
dS7Lpm1FgOW5LGJ+Reaqn7rhWtupo4B9649Wn+w+zPn4KmqwfjFw8qQey6ZqC0T7s10qA2thMTEN
5M4a5aqvaoKIBBgBA7Mw4Z45KnnW3t7whwlH90Z6Wwt9ln9QhS0ztmavUF0Qp91+0lc5jDaKXVSj
tnMl7U8T2o1l611ufCn5qriG+UdOEF509DCf3gV0CIW00ag5A66FuAlum4FQO1L+C8wkiX4stpm6
mosDp4AI6SciON1UMP0TNY1kcZ1v0kCkkwsTftTJ/BjYLzdNX+OpYFhYz+2RmJy2opxNueV825kK
415PVTRq0SDDTwEuzMrSjwMlHrYxeVkYDwzCkpXG9EyNGIKDfOXdlz4W7+qJYK4/6Yf6uRiCGRsq
38aL2ePfpLgtCbrucwd/CuWQIdKIj/782EDeUYRRW5xRmbI2rEDH/SneqiiuhU0U9UJaFR4U+Oaj
E8TYlv039O8L3+ZiUVDceSxXLeMTm1bYZ2sGns+Z+qxtRu8p3jMTw5H/v+vDeu62DXYvCn8IhxkQ
SqoHxo0vICCvcgzvX4OUaSKwu787X2ko5MFwPJIYcdl5mEu6iKTDEHOcfmwlNPRtbzPpUFefSndD
nlYzS7+Rgoz/e2nJXAJlm49A+WOl+81+qoarplgeK8ARGzw4IPHWsIMyryA/rOKqKFJXhAT0qCSS
04RTTniuYt2nNGryDlUDICIecRHvNYaRlholvmyQ2oDBUyLeOvdZz8TQAlboAJPPNQoje50qI+T2
eqFTmU5Lnz9ACVbP78hPI69xRSCe6Z7qXLSLy0Z9NqBe2FI/o1NCBnGqkMGiadmR6wMcWkS6ewqz
HAHRlWLjqHlw79E2hqw1syAGe6TMSd8Q5QkvrYMrI1//XA9Jh1yucDTjVNTn7nZerj1ZH4BqEOR8
p42wLosE+7RdDgdlTODHk6fhZOUl3RT2QCmvKWZ+UCai4XyIVbXg7NDv6KmvymkjAMGCFrqhz84a
ps4I6yLZXUY+eyZv1337ksiaH5eNjfJZIBgcG3Ix2N2VoQM7T+0/BNMBZi/TcZ4930b9/mZsEMND
3j7B9HchDOD/n77j+LlPiDx3d8EqRjJAo0GzBnu7UTNP2LI+STmEAv/O9FLu+FHgwiVg7Ci/tJpr
AqUZD4AjcjAXe1Bnr72WX3bc2lN4vf+1P0GHgYkfD39Wvk/ekmW5PHIDSEidU/wlhkRdNq9MN1y9
0v0ChP+QAanhXBvk4IzLHVlI2NxIWI6GjgZ6nKZPocWymZaVvH2DTXm82DRTLH4VkXBdSK38HgQ+
9zb0uXoeJjxbypiJ4WwZvq2klvNCNJLPzEh80rAAgVb9n6GW1xCE2bRAI/Gt2bx4B8aISlsaXK/7
JvGc1Ro6UblNAAQ1NZz3BZbTYVm6BuRjEB2WYFFCSfHOqIsmE6wrNicsXB0Flbp3H/FPADEYLNv7
OR6l930mq48bhBJhPPQ95D1IrootsyLxlWsbkLOacubufgb40rO17zsV92nqUhozK+WhAQ+z/VDv
vX75ARzne9nJOEXRaUGDMPY04ew9Ik5CkTMpHB8JO5qc+Xe16PCF62A04qKCoehKJj/aBZxH30UA
GDtKseKk77Es8KcQB4n8AmZZHZwkMc2d8nxlAuKkLtk3POD9vzvK738CwWcTn/11f7GxaWnBFXny
l5a2cWwnDx8+V/5MRHuVZrRDieaCB9YLksQTrOcU86fYhzshhATmX/ILDZ1zzc/vYL3xMJUwyI5i
PUIN5GsZlWAKZ1YGSp2ktLR/aYAumOt/Yv9kovwUxUac4TbCbXCkhHuNPqjRpMEybkhPsi6GDyh2
+pF/8ciwPerkJDdoDEPSiDubYpkAa3o+/m3cBRtGYivsZ+SmqFHhgIC+LROgPrG17uck1ruFhoNZ
Sji7ejVliqUdMpcFtSWZud80alTDtiAyA3VcOGb3txE3nf+rJfCwrYAzHnrgL0JOptpgz1D9mmoI
bOhu0tDtCoEfboFC8e8+8E/SVD+d2PNqIOH+ohxBNPv8sv5F51MSF/Fg3PNiax0gO9Wm/eRcxf30
4W9CCruvqXpYempgzjh06sZ4DtuIuuim3AYHO3oS9CMGDr8CKwCjlXoRfnjsN13T9SwUsviTB/Pk
wzFQD5Zx+AVYzQjsrITVXu7/LKhRkljKL5bEuZ9cUITqU3ClSe7Pt/EDI7GTqDbAiSH7sOcFZgQF
M7raHp2HjsIfmJGG0pUrRVJE2MWn//2bl2R5Vlkbnp9P8OcTdUbX4fWXj66/z4zTBJJAwUjIdmbS
2MRZJoBhpJKH3YyaoL+kz68G7a+zdLgcKfnYrKvT+lK9CNRiZgjEo7X1WqfcvHyX+huYATi2eE4g
g/aYnmAzWPJgFDuktm8NOMdY3GioFxQzXqltxSXJJqFTT4uTLOLxr1p6tP3o8HGjX5THMfrpAJLR
bYBUGYy/bYZtsDLXdK0jKZClxekdJOzITRlZhRNNFfAxldr0fwyr0Ohm63lolkHDqypkO3cN3Mq6
O50d/VQECRaO2ztrRViqKKfT5czDG+KRp1PaG4BT8RIcDqaqWPtgCZBBPZdW2vms7H50QV83DFv1
gWhcaeR7UtTvcdkDFn0uKK7cA4gvjyaC5YvLkhyHeY6KfhOKWCC5Jyp1L3bUNbRPbW4E+MYoHI0f
l89dzrn7qdoYsL9K1qe/yu19CAbIhBuNyakGga9ugZbAJT8BK7Jr1giqPQgGcnvMPOEyGwLhoDP7
SGILRB3h71pr+FrRSxdGHNoMLG+jZXPNozRlgfjHoEyVazFXQl88Q4//N8MayPOyGRvIp6sFpFWu
EvHGqPGT32SBPayVJ9MmTI4bYrjt8HII+TYqtIR+1SuYN327mlIm4V05xsezeKb2dDdoVhxbVyRU
QgOngyg11Mt5HnsCXDmtHz4sN91WH0F3FCiMYSRU6GZoNBwPG6Ynh9CronA8luBSUIFXG6hKnIAl
n6WvR7Sc0a/JTsux6J6OHGMfioNgUamnCQVPHiLmlBlNx6hvjHiZcpdHfsYOczKQshvtkx9DxJcJ
bCkuPCbf90Nsn7lrsu1oxFdQkyeFek2aPz4lho+cz51PdrRKd2EJIgw0FtzBGCgxGvrTvkIv7G5b
3WwzGeo7X6dE/bh3nr6m295+OYOdt/4POmuXmvDL1Mc0naBJ+jEsMMYTr0keCT/y2/9uER5R07Ap
i0qZAkTtbEjmNOBTm63b5a2Sg9/c1x1SdOAdz8kfZydEaEvveUH5wPMkKF8bLwu8sH6EAMcadjAn
/EeFcHKMecouQ3gwQDRXuNbA6zSddY7aFXIsXmdL9datrB92eK/vm53nBKEzkzyBUji1y+IJ+9rX
KSe6IMmeuwobzYIblexZpD4pvot63fEsiJnKHx707D2Ep4ysIn5wi6tdAkvBfd/WKGoBKZj9Ccd5
Sku72QtmJfXcQM1TBMZIOJoDrAiaoFeLdfh31iLW3/u2lV8Zn+zIH5Rpsd5KGX26SLjh7zQAUHN5
3llBGW5K3kD5YIMAnpWW6qBhSn0mZvhXyFW+CUKasw1pxpzOOO6D/k0Kd7+C6qSl8vHD43bQSj/e
KVL836Ot0Jq5SwXeRLK4l/9N4r5ap1AOyP0CabZZc0/a005DiHt2b6y540fIkzJwwNIIt1rYAE9+
MkvRdC3dg8UUSg5xCwNU1jzEXOTqfJ2ToYr1GoCq9VuhppQVuWFHApxTFgyS8d2nH9rlHkIIWD9w
8wmKKrwCqcAK++BnqY7qsBYvCOMPaI39eZBp5nmatxw211Wyz1YNCeMcoaHaer6mgpkeGHZ91bLk
sA1M0GOlUA91/gHsTCujeDqfl/eCMa8f7OJ0IKINoZycYXP/6JLCJViqnwG/a8PKRA6owwQq0z1A
YJVyq4Gpo37hNUJ9IYY+RJZIZ7s9e9o5B1FkL7XhfYQ2ubsIyOrWN9FR4n3DO/5p39aWmKIfKjcT
2kNvcp1i6ieSfjHQkjf6lW4HP5b3Nb1EzOzKaOkQ2JQMrJEKTIoOfBChnKK5lVNHr1lA4GPQOM9m
5ikV3A/qpZWBIGJjw+yIMTlN31QV2buC6TPCpvlbA32ilEwWBRlmeqoJtz9yI3dJOLdyc0nFaNbY
+AhKuIcmbA7JOx2qOYBMnw/oPSh2kpoV+OSWyrc1ZR+7fPv+hjIuuDL9OOy/zLTIJPpLjD6YdXPB
T0u1df1wwtqt1MOcgbRUpZTJKcNoW3NM+i1AmgiiEAt3w5/owT8cFkxQiSF8p8LqeXXqT/c/pBkL
CVT90nSX/IqZRsmu9me/txxUXxP3fYgzcMGRfTFAu46oj+X8YJKcNxs+UzqlirNyZBycRZGaBo7K
tsX1w/uVab1ajQOUhjfDi5pfWjmO+ISlt1/cK4SZCg+n8wqCWZeIvpqDJw8B7S5Xoo6M0d27o2Tg
HBgO9NrsETy+mTRnF0l2DVLK+38/apWFjOr0HRQT8NQncfFZYPHf+HpE/JW+9GtaiXSphuFkGOpP
WUvU2Hy8hcJJzFYVP0AEEneU1dUl5TTF1HlmOlYkwUXduLrLxMoZ1tZF6GVvGMKY40GTyOdbg6jX
/JV+skUBGCm8eMyw1XviXEOim3S/ZZH9B5ma/9i2jj4QNEqgsojK7dBzi5WrNybTXdskhHVhK3Of
xRBU5tw/vG4trabdDEasI9EeQeRpDRBFr1wKXwrts8uirH2S1tmNuy7RVIb5e7gNtRnyLy+G96vr
CE/G1IOLq64Z4z/qwN4voe+xcgQOu4iAxC8p5nw2tblnTrKyFZWndDndiyBgbaDnrVixjJsNUBbI
y44rl+xPsXIqEQ8RvVmHEW7xGhwA5Ku6i6qfhzYUEVoXRUYE7ituSxLrDXszhBVsfMh8utWh+pos
2XvwotOAlQKe2tmuMqvybN6ScYf3pcRGLVlK2OjmTeDv+iXtWlAI5+AthMFm0+iTFSsWKu2yw/9w
6YN+Z25/hJqW5hUnc2uEaBnolYx2kQNpuPbzRFwrJ7Rh/yWpT0UfHZPGPDwJ7bJq6eEeMq6XUvoh
1ogXg7VaSaMx+qy1sL9ulLZVQNQZdy+BImbwrB1mK+4Xv4YdVaWULfVhUvSQKEyOQ6dK5c0QH60z
QNLY1D3p6/DjPqc1wvmpsveRFBzyLILx6SOBFLD3FRz+y6U4Cfjhv74yCUMnZLQ9GsMhRNSwLazc
qd7zQ3GJLSfftor0QDEBodJYd+NPFo/6cAScikPOU0kCRKuE4ojjWJqdb5BnGBPy5KgcoZ3guX4S
vHXmCczIdJEwYuLpf/8WcEvmIPqVwLpHBSRmQBQIHjjCEHOJ9b0ygIY7knJ2s8NWujQ2m8J/YbmV
3uuATVE7BY+S4Z0lyItM6G056h9ntuZg4AFWoGQBv7QHqgu55h1ihORUJJD5s5KdA593b0gEuzYA
1Ijuy2FcWx2j9ElgDV6hcoP/E8pEsltL8MSAJSR6vPBddEXLLrKZJFGqNlPVgDpMAHk6hXnj/MpZ
M7dQZksAvwT+CYWXeBgTIetQSQBr1GEERZHrxJj2quCKPpvLiMmlo71AFi/JzDKJj3p3yMX7oEb6
yCfJvE8VAx3LohoYClmj+/Y5i27u3w9y+2WVMvW9ikDVRNmJ9SmCT7aJSnh4lcPOlgfdXqlT53gB
IErlXRi9NU+GAnbbsgI4rSDQmgtfM7v8bcu2RJxfSKZfzKPMPPnNQsK+32+i2VC3AYvrnc1KxWag
rhP0ubU4J6Fw+ikAnq6fEcgj4aNOm0Orni/fX8cJHYgm1/OwYbxAjgFpvw8nKiQOZUNbAbTfv5mO
JXu9ByT9lHmDx7aIxaPR+Lnp6IKC9H/Bxg0/fSDBYSCnuQEqY0vEwnMWlD9JBHLFmezZoQEfFEK5
F3TKDj7pJjxoeAlLaPBoOzTbVTHaSAfuLkKcwFNruQPaS5RExmkG3vcc4sQyC0/xM0rJJSfeYxMl
VzJb+xbPMRKlyS0/ZtpN0h0lDvD2em2rCGjnMs1dxtWng16gXuzQxyyLLenGvB3/4+aBbftTifcv
WD/l3D72cEUknnJQHJwd+oy3fvUiT7MA1wFSkKBkk6gJ5xUiAI0gcEgyfOcPysB59IE4bNU3BBng
2U7ITXEpSZWEDj0RwgZZxZK0eG8u80LJmIPUyUO9M3MRel19J8hmqSj+plC+/EdViupPztvnwZpG
KZdadsrEh3GQ0NtgQgCIw4TvibaEC5v7m5WDxOJGcXDglpMbg5cif4riKD4qeURSwGPr1HLjHFvy
8cGr29vBbL5qSKi5Y4jNnNahmQa4o5GjefklPstFiU9Z6itWc6OSPScb66r+s0tA0E8ktPbc9mDN
VW+YyIZbmTX1MyKgqcF2v01jViVJP5tavgWhyaJJRVXoMWmB6EvKboaNZlRSVBQYlpogbr7NN/Ye
OCUIr0uhBLaxhKe62UcF/SDW9Cy3qzWehgFqBLtxSrrVvLjBlLU/E+T+UbBdbdqyNpM6qI/+endD
GWBdnIgv1fyaPZmdD8vcdHWiGO0r9CPaDcrJpypdr7ceqcMrmkf5cnzuNPe7G8VlxRsXQdHsO8uY
KnjtMM0+ljM+6UxErqJz8fkpT3JST5YNOeO25DF0NAWt86psdPuCYwLHAS49u3GAFLNSC1oljW63
rDG3jc2rdHHdZdsExgxK5XQ0sNKB9N3DuC+QCYec5QtWBjBJ9Sl8KIFJvWd3NhDb+VD07pSPba0Z
zqgax2K7UcUNePrkWpaTH/9BF3c++Xorw/iMHMOVlEwb9jT9pb4nBGsrXj9BGgzfh6IzztYWbsfh
hK346Y2UIDuLoWumLYUR4lNBJGcOmLZ+sBCEDgtkGsJt1/lMpc42e98VN+4fgZ5M3zSk4lhzUg8n
DnMhDdNCwT122GIvxhto4BTOwannRBJDjgJzmcQAyS1qSm5R0TItBMW33YH6qd+kjO9nOTio0xuw
4MIS0D7E26b75lXrjzbMQCpFWTyy1W1jN6NHVhxpqCiuNphaFdqYUfj+8QwdkmGWoFVmjn8zitSO
2wOPc2Wn+5yI83Fjre1RxJ4tl2AuUIl4V1X0bJ7Dp9XkuAFW11ZVAvCFaf+yyULP0JllN4/QKi3l
rzFq0r6Rta/pV4ZKKIrzo6FvQ3aevd362Wtoo+RX2zmREosdRqLA8c6PybJwN0rgSoiCvX+nR+ik
+UX9hc1JtRAlIqZ4iL0j/Fz2TbIlCq8WbRfNpI7ns4XHuxv00+LjLgQqIqAH2v9GE+C+mhVE2o+y
qwK4TZ2lokXTYTfmHseIu6+YhIogO5ONMGariEzsN0HdIFb2aPGZmwGNz6qsRq1fZ9WgHFXBlFuU
BMhsjHBNRKcieULfT6ij4r95hbLCBntf2uqU+cq4JworrZ3CQH3imKJlJ99igbxJTzwOFu1b/kVO
eo+OLAABa8MW9yzQTy1epN30YYqbvqBP4JR9VYNbMVLbwHNf5xQC1k7WXUpeyOcqSGbueflBpUqO
ZV8KBqkd5wCvmm4ESRvqzngAJ+n6aiCFHHY7aj2S+By1Tpi2Rj+iLgSoVY6UgmryvUqJKcz7ZpWv
q2iXTa60MG7bi9bwf8ZhoRKjXQ1JaQFw85scTUpnCyFPfdJwaH+AMdU8kYQezDRBa3l5RygJLAcp
EWAEHVVfRhkWCDPCb3avfsSds0E+bHj5evL3VqLmth5ClOrqfg/pyMbWJQstD22wWAuEBA02v7zS
G+0EhJTBekeUtJlFftgofVEEXhuvxGqu92s0mlBfhCK61kqzA8lFCl5a6npKHf+w0atf5MSWtv6W
VeCIJo3M/E1QBEnnw3hnorG9tKH6C9ZZ1PcAPzQ+0qm6oEf47dwqndDFxqnTEeCCkSlPJqj56lFX
TonkHetrJjqW40924ktGN4gVxpqrtz3rwjThOXMTMcLECaLuV3gyCsGEscJrBWyO2QFi4gyuoqdj
nHuA5qipWFp69YywGFq3bM/wm1grItxTLofduStv1E6uG7j1VlQ+OklNnA7ZeXJAehfn9zWOtfvr
euZ+nd3MJQ0XAfLub2phOKI9snJ3Xy0szkR47XvoWHkWDxkTYVVTutwgUKAUo8bSR2oHZ6jtivkF
B329UDHAFfsZlzv/pLaXj1sFrnQsDvhtbdKnVkyev8HEzBVul9LLtxS4mEtm7lpeQSfczTCnX2p4
HawrNqCJa3dcR/R4Vcp92o+NxLIzBYn+qQXFKarH7KsbJMMWet7BM2j8f7TEE/7LbYnohwBZZi7k
dDVmsZPN+hNwgpUZGWiEPhmotVZixKQ9nszH4hOPaUcydchgObaLzBuYlyGYJIvmI2rkLaOWPwTi
uqiXaJhTYavCQer7nbfTYvDyT//Q4kOSPsj+JHLj/G72VpwiRgNO+Vzmrxx4AYVcsgXjsKe2y/9y
wWTthA/8HpZfFUEI2KYbnckk7my5BmsFffPpJYB2Xwx1hKbFc+Hiz1RlNL+kskT9dx001WaSjaNk
MdHQb6iK44EL7dbBmbvwvoR0wW7w+BtQAPE4dkz6jP/gcbOMGdC7w05epHujz4USTOivemXuB7Rz
vlHEM/+Ye/ezYK4lPYCknc3dKh5lmWZH9CHNM8oP69yOGnIRqnDwPSoh2Gq2W7N0Xu2tX/bnBHCO
t6jqu9rEEb4+0Q6EztO7uDBJgNSq36evXC85afmC6dkpxd39a9lyAv+3KDo1E6LpMkEgVoNN4ZhA
OhdGPZqh5e3bOP0piAwPvoCw+xz3PWF714n140pFV/VCICnYGEdQBAr8uyDZSHRu3sAIxdFy0n7/
O4xh0XAfO9isg/Sr6/8ds1Em1Ts3IeBfUzTlyAxInkXJBso+Enkld5EMkuhNovC5LsHCHqJvitmn
mAnidsoHOqm291yWDOMGu0h6R3dvzijRroSH+K4DGpWWUogUU7w5NbmaKu6IXTPp/2DtqZmlpqdv
RkI0mjUTeW2dJbdroSzfQd42W3KzORtCNQLwPra9Z4taj6QlrTsaGU/Jg0jhKC6pCVuCY1TpLD+X
he3ryCnodCWPu8b4oiJBY7zhNJMSiYSfSgPplU5/bZGZE6hayG3vdUxGCC2f/YkyLmIkaVAy1LUy
6xRX+rQWTUvrzCLsBvxV/mOvWgtw/P7zjGPBgWqi8MT8XP94XVHjPSy9TNyQQlxok1X5VYjpZ+cU
lkCoLpOKH04rvbbSMf723TcttdpI5WV37Myikx0zQTFTr0thZ+IymnJv02jr2xPVbuCtMpSEeYJZ
65s+9fioMvU9rqKVybQTuBX0mr9sYDfqWdgSPf3RkERdsHYorffLXyHi/KYGOkgBcHPdn4lz7fZL
XiLKuDanW1aTGK7Y7xfHMHO1jCmfrcWtSKTso4FssbkuTvzlFD9kSWiFj22ZtfKaurk64JJdS+sP
9YhRMnoENjpXmWpZ7efm5QsTTSGzhcbcZ/FE2jscsM3hTUIeYWY0VdDcv3M6aKslGnfLfaZJq2Mq
BF5Lz2Yk8t6B+NGp1F9BbFb9RB3Spp7JYuHR8WnFNnJLuKRwlCmyIfOfdbver58rlznAJQdqKtAM
WKyDTGluSNCjR3TPBLAm46iYi4jYe7CaZlWBC+tzdILNOcJttRrZFSb9pOVC/beqWd6plgqTIrYs
XmZi46B+KykA76NTr/LD6zuc91+gser+/dVCkzOYrDYQYuDM0Q97ux+Fk7Gb8rcQWPU3DgN7qmGN
5AeJas89Sq7Wg5n6inPW1En4qSRx4VPTBv8/cxF+HStHbiWU5mzD9CfM0kHGyvrO08CPXo3PtMGv
k0JVxpAv4N0IxIgTrjBAmPtUfYd8qG7ARA+Z2AYROUpB5PnhXNKOOoeXu1yQntlG750utPBrXZML
U+rfJKTm6jPHLE/dtVYJAHyVq0T1xEEDaVqZYKrMj3BOyTEEOuuLKm2rZ2cd2hK5U8Ro9UKR1474
cY2Zs8p3u9UUCldIFmKURexuVpO2msTFH7afwneWRv3QxGv2VaoQlQ+FsWL9+mU9D8yQfmav1sTd
5Hno/8+PXHrg6/G1ufBiN4YNTC5uapTncQNNIyfL70kqGjftzD5rRAWs4nJNryq4RmvVUE7ukivG
4Jynh2CDndYCfW9BwCUFKBVfaSS+ke6a4rs194m2AcI8ZeR/vxIpuRptUHM4QwzgdfsTghDx/3dh
RdXljMRcxd3b69u0PcPt7a03Tnjlse3u77WDjwQ1gNMQMvP/C+mk9M20SIUTmMObL29Tv6L+4aZ9
DuwYPVSd+0nkj7cFK8owxssUnnNjEahEgsqA16NeKxBb5c84GTK615uIgP+3J6S8pMsphfftGneq
G1fYvPiKDnOtA3GjU+5ODQ9HZbTp5JQCFizElHIZJ/vq59Q6sBjpb6SsZ2u9QZxRoq+UiNC/X9IT
fNVZBPCAPdsXPJ1lpF7fjKADK39qrxl23LTXhf29KfQwZDc4y+v5MJBmN07bJ/WyL7NJE2Fy3CVd
OahAZpYT92YVtwGFueBvjoXQCUuu9R2UJvgTjNT249mXGXVkyb6Weuwv2e0VAUZW9u3xlLpL49v/
y8ssPHF0R9saJQaL1LAfwNMWxBCf5hHFOkOYm3Zro4BvJ+T04e8YyTUbI2AvzmSJKhz2EWTeey/V
n4SXfHuoU+LWPUYKZkCofUoETviVsTtw+sJCi+Ah7dVi1LYzidSb+h5jEkQHQNxeRF8ovEomVKdf
mhxbNMnsO5L+NZGKZASM8p2L5xRaDYbdE3R8Aibb0wCgOVhswpCaio6Lfh7MA3IdeNL242t1zbDw
3o7P9qiGlCmI/WtHM+6zZVjMEWW73iIpwJRSLDx9zpxl+sovV5Axf1Z8gwU6NoDdtduWdRPAatUk
rJDpANjBG4mmYuZT8L6Fdxko1zfyAR7W5Cgog8ctzqSS+d7e7jJtrlzb7PJE1SMgUgPAPXuj/t+n
tq3DmztcqTwwOsdESjZYEliV0nfGCvonWETWT7QX9wwjvH7HkN5jaxnVzMU2Nkb+jy5080Ztba6E
wAXWNBfA7AIFINQKMi+Darmf8O2DTtbzqqqxk5QCBnk0sOjTSwn2aHTd/IlNvqbY2oPo35/v9LsY
ZegI9bMEj044rUr1J9HHJmbA/yA8Jg3+ysow2YgHcu1Pw/IvP2IsvnawB7Y/e1ile1u8MjsGKv/8
CJLhhjjESX4xLQlC8Yf7wX+Hzp6P7FDzUbh2j0Sm7EJ2YCFv6buo2yKB6AyZe4oL2iP/2YcIskKZ
ICCfO6t5Meb12vumDcZZQ/9V2lx5c9ajTnQZ4eVXa5Kn4/idHm4RDI0PNCMEnq8IBgsO8Hisj7RM
XIW4xSOf4exR4TDEGZgM9aC2x4ooIHG8yYYIxXj5yU8QaswPa7c1mABRPn+KWS2CkHxMQDZuWgfX
6ZZ5z1Swl/Tzmc/77Jq5y7bKAHtKJTob03c9OO7qZoQhdiNgt0BEC2TdPP0/rooKbRpWZ/+G6qr/
ItkStc/II2zHNxpG3rStq2AndtlXuchkXARlgXw20i0g03zoy7k/lxzx/kdv3EdDviS/rgQ6bi7x
RKB5N6OnpqQJlZcBhkCSAKQwhJFGNoHG0uKg0p+wUZhcYrgjV9KFF2SL5lU+ZIaZhv7xk2jacBnW
NtuRgqlCWvh0WV94apJCI4+B+86Xs+C0t2NuOO9hELPvoIEjTT8W0145ah+myVyBFJFBfJ8Uxgo0
MsFacYtdRt+sRpk2KCLydsTKvJzStuR0TCpVeNzQOBMUoYk+qmuARAfd0JffcindjA9rUUIOSQos
jTAAn8i7JB+AtJlBm2yHTti7dhd1PEehA/ULo/5ND44+y0pBy8hf+Uc86xlmtT5ARTMQZu/fuf4F
w9p/DgBpsVZzcS0fqy9SCR33LWmL0UiqwgQ3ZVtoYxkh+zlbqGBWJpEHSEBA38kg+m4j0HcSZwhe
Iwzag7Ll88Eld80fqaepNd8CoFx66MhP8FwF0bsGQrJkrg6c3ljpIBqAPoqvftrairugxhklbmjX
d2I8jvtgAGt0Z+96GhsqINbu1DRzy4HA+LEPjV3TiPKW406XydiQ1kzlg03df+DVT796/3zRhBFI
hdQaaOzSlIA4UX4AgiQFYfR4RfVvxEZXKN3qsZV/Ar3ZFEXOHy3KnhP0I/aEWFpRTFEZJuFhOyVd
KYpYnj5st5jObSazAHuMpCStjSvbY+JlLWoPPV/zPTl4vm+sXxdJRz20TE7/jTwsA/+y7/7WgeGI
Hihj9I55Gw0NQMs1+9OPHft/B4MZr0RYx+B/ocCbksoM+eD23f4g1hWqTt0ANW8mEOUuhsXhwsCu
sgssfKeU6jsmkpvv+eI2pYO0a58wHswuXj/3bvHlOXFXrLr+ru4P2+fpY0fXEWosn/Vsnr9Cn01M
p39Un0C3G3+dA40nc7E0IuwVDOMwJbjai4M1W6nUsAuWoiKIG7BObCvGkIQDi2ZrdMu5qj328jhe
Itk0HQfI/KhUnd6ur63D9/YIGmOQBcFgZ5kYQe1QlF80cB5FUAjagSoBUCck4GJX4yUudO0Nr132
4UnlDz4+jeVRHzZeVb7FRDTQwrUyETbYEkjOt8IqEJgSbxhnvM+yCJFwHanoytJoEEOcAvUic+8u
ATi7t2rTT5hbsJSJgVEw59JAHkKjL2oLM5DNeKJ8mJkAzK7L/jphB1P08SFwJR8cxJTqRFAQ2BA5
5pljf7mBv1iWMLVzMl4mQvOKBxc6kLam4bRuZNoWtLAby/1RSCxoQ9/9SwWwlCvxKEcUXyZkA0/x
42Ynk156i3JLNTQy9t5TYI/QKLyhf5Jtl2AJPyD0H8loiYsFSSZ8RbyoXA8iRqiK6Y3q2t7LuvUP
zHckpD+RVt5TF6g7vFr4OcIOa9JgGaiUMe1QCIcxciY5//u9Y1eMmoSKd5gRB0l7Q7NIF0xWxrza
LfgPLuYYofz9R0ZlspMtv/QrAMz8pdCR4D4BX7AZ0s0TGxOPdMqwXPBWG30bNYrG8CaNnGwK2Hwg
9WfHK2dt/unBmCksGBf4LWCMprqX5Jhk2Sgym5eha7K9got7mOkHDDLlZDT5ZKqobklC0a7jJv8F
OH3M600DjMjbpRB7ZhxvlP9MTZXY2DZVpozwP3HVyJMBH9r7cJ/Ud2mY5kgC/d8kYyhFf+xumNUK
7MHQJ7NGss9oLh7alMIs825vtvFMHeKKJp+4Gz5CvpKikZr2weM8ZBWpRH+WfOe+DZ1kyJrC3eXv
HA05Be4LhcquNnaJtE0vyTw8JgJBE2j8jfuKS/k4t4hQVv/W21+Lk4C1K+upJORcDpBX+L2+3Qfp
rihmn5qZup4EkIarsPkIAFpeFooY/fNhvx3pbHudTSYk9YRc6P506sWfJv2ByOnI4tul9VScco9G
SuGPNedSRUmwrpfdhu//p/itxAAkLYCtuTUXqf7+YXkj4tPEC9QnblbJTV4iAy1fjmulqyAMTZa7
DoqRiQ54dz5/eZMEwQnKxL66Y7t6jz59JVPWD5IxBj7Rw/cjFO2UHVJJHhI5Bb8sV9yuQq6KYusu
K8Uh96UWe+At1Ow4P90EqFXTHsnGK+K6ST+aguHQZ5trKWOyW+cAFfG4s2CnddzXA3t8psAR7nkh
hoJMQg6LjAPKYe0OdW3v+nLogLDhp+/ouZRdw7BvWU+wRpfw+6IShOQ5QR10mcV3qMhN5ADEp48G
IMASdCyWOBdWZ9GcP2dMASJ7zzwHeT7Fi8iwfbVw1jO5opL7FzvqYrzsxZZI0Ce/DGhJ2k8oTvLa
jtpDqjbw3j9+MlNo8f1iN29UGfCiGf/jv9UfChc5MfvzBCVQQh1YFJdNmc+jZ4wIGGXdNrCBPW5G
r2rRyDEKHQusPRLwN8YKFZO+iQljbPnlKCLFL+KTo0QlSIwluoXNteqZkf389NIa9Agy8WjKKFNw
3XyYji0HV7h6pSIpt7hE+pWniWPct6wNh9DIGL+xzJ/U31NvPXcnQKAjNUH2sNmJe9lbtUVXBSa0
6MquQ05VOm2WmUM1UxLrmZi01IOO610eJZalipZUaZ0qAsNFzumtxgtLsgrvEI2w+gZTdCF7N2Ao
QAZtikTbFweePnH5F52iQDfSNWFUaDiKEyfNA2OoWyem60gmcjH+TKFMZExFoS6TByZSsDIoA2qb
JcXKuKPEyplzT7Ee1m7DqYDUqlVtiOHMxD2J4Q3yAmmHGj6FCkvzAzMdTloqfF6ko23PpgupWuhV
KlDDimA4CKlCiInHgobHTqVs2xAdc6a2BO2gCdNPBpTqPY+eMrxWT5P5TYlUbhGfAoBNbRBeFWCZ
PZRN+lcrpI3TuLGXSS6wFycOSXuMEtQQVIeLscgNWlU6n8GLgNAw1+MYtdJRShL5NaGsxP+F/xoE
aklm0BzS9+GWAuyZpjhPhrTKL+p2VZYorltK3Qrmv9qGoWrXl0N8AeWScYp3/TXPysUz+VxLjlHl
BuXiuSjqCWCj21tzkYNIkpYWAh9ceBlwvZj464oGLmtLB6HJoJUomnM1lJwBDQxeMFz/1TwQx3Dc
mgJFUu7iNEVOjHWbi90nr1VbP/IEAb3bplMr826At14ZYimyPtcpUwLve9mMxE8Cr4oC/l6rFrHQ
bMoRbx6KvUj8F5jQ5keYYAMo7UVMxWGhxjehf2RnMSZa2xpXcJC7Jn8WbuoIen+/euC9ADeSOBh3
Z6OsDzkjH4944toUWAsWdpGRJ1QUlprX5kGyqMk64f51qRtfxpl37pJgr+nOsspvvT/ABhg779Gj
VHEbygMKXsky5npEz7vTzukxzbfx8UVP79b6hPoXIfZ3uEAG8njDKtoGEb06guIQsAleBmn0R5ur
HlrLwCgk1d+W3WzH5oIN1n22ycZ6AhyTu0PfW/OuaBIBnPQjnx+Thw6KE/YSgIeIVWkdUwLDGmXu
RYzhzI3Hokv9zDn2D9zScOiifHUvmdeRh8a/QPu9WHGq74+1kyjuzc5pJn1fpIoAb5SxCEPyenq4
Jxo45Rs163o55Jt1L6Qql1WKuNFpoW1rRUUX33DsXF4S9q9TpaZIwD0txBpEtLCkKGlAafquqySz
3zhewzNilfKHkblvZ1K7J59eDLu26QUjZana7J5znQ8Psyrayq0AtWTQLKxnp3lMILk7LMmkXss9
rt1ZVWN3+oGz07C4n6ddHu2H9sV/w5FQs75yhSjcyO5i55pqy4naGPBXHBkp0EoD33UkuqTVSqFU
iYZrbXOo15QtQGM5lSNDae/5J2qARhUje5LEeRbHwo0F7XkIRW6pM9FpC9g98EA9s9xxo4Q96+V/
h4sZvXyVx9N5O7xrTNKsAQEBYyXStsnxURK5InKnP2zG9aZF6KKh3TcCKOfhcdLl/mWZZ6Mis27D
7NfGHQs/Ij4YX313xgyxgagVk0Cxor4ztKNXrZoA/EpF9X/ZkZTaU98tzojSePITtDFZ1vez8LTi
gm8nT4UQAdO/+ggdPSYmzxeNSUNlc4khi8GltaMKfflJU5hy4BMevHlsMRtQgPl2BPiDQNsnHL40
wwX0mwi0G/wVX5WNTF2Y11qR7iQFpkLZvcrkDA6I6OL6cJvXn9G7w5MS2oi9B6MdwfvP1mwTRfb1
5XMkb/qkp4L44uJB2zYw7CN4grmGPf9yryADcCRrbIHPvIsDgYAYUrlDInj4dIUI7eitVCFBFgFr
1Ua1BCLlFB6CdPsUffuxNTYiH4r60yVN2WnYZG+JeewyptylJzIcGhq+ozpOV1BQKEcY1qKbf+pa
vftvjKVjinvfF24Q9wBt+zhaFiSbmpyq9qC1KLf7JbEg7FahE7fT6ykCz4N8HXER6f6v8gpubyfB
7kWpfnGRigEl0qCh7wYkJFPrCmPXF0pjUnq09E0aJoYslsoBv99B+0erTENgZ3wpP5NvECltDq/3
eG86S4Xy8SHA7apaQOtlu4EPEuGo6mTvGCTyOmn9VyKCGTsWSSPawI6Saj5xMee2pH9mhx51X91r
fpQcZgaz7voJ8NryF232zzlDlc6RLjkDyIr8FQTO7mI93391TlyVLTK25BUemki6XydOI5FCMOX4
g3o+N7pPAVgp/gFw7aXb7n4tSSOVRMboVWNcl6PaGvmW5zDBNcgTn4p5UeIZKpONtW3tiM6T6zo3
R4KyO7o2cYsK8ux9T7alOjkvjB66dCtWvyuqDrntBCWsox7P0RzWwwh8Y4iwbhd4f6QGhMx9mpJx
fyiaN/rRvCxuyXutI1X5CxhfNlxfxWTBHOViK3FzVt47lbefpHsq31gQS6UW9S6Uz8B97EmXS3pG
kiWcx9g+XxsBySFPudxWEkhTsesDKadUDEgao/5rD+WnsRwR+w7LtpchGtZDnaDZ1ClerAWVKxmr
uXpcEQAjTK3a5OBhLhpodzkmS5JbdG6kwhPMlU5MawUhfhjDjVRpspkHvaM6W1jScx+UyTJVZ0hU
L3Wi4ebyfJ6xbv58JPmWFdkp9zNiBhpoRPzYCCt66Ej+gCFm0Hh0tMCTtJttEgbXNC76gN4MARYl
lvStkcxiOSx2qHwxHhsuyVpwMNZnt9nC2xyZ9PkV+7lV5a/GPOl/rOmCe46h4ugdmd1uORDPNVQy
ggAF4cRSqk8n1B6CGfU7ragyYlCra5O/hejzqZMOzLBU5Q6e68SK1Be7jOEjqk/XYTP1uNwZOh3o
28Kp79/LAijU56OaUzZNRExWcRL7+1GMOLDFmmY8gHi4EMorTVtFsyeJTZeanTU4GhYmBVLMQFhj
tD3EAIE6d6n3Eol+37ENPoU0gsB6RAjdGApRK2H3qk2B1sfXScfx/oF0UZhXmRnRZeykLDafmgD5
qMCpSe8WfLPs94Sf69ugDdjRI9az3KuK0kWJRvIPrFjI0dLDEgEHLJhaeOF65Kbb1dNJN2uAk+gs
HmJi/jgf9or7n1yJh0dzY2hOel6+JNtzw49IqGXG9IENab2Lz7YQyGnqhjhb7WxV9LnAhu1UeVad
KprvKBUFcNcGe4j5WJ4P36fNHAAWqj/eNmPCa8qIQI/IyvwtTV8If2xO55ApVBieen9+oM0jD+wu
BFhENAhIM18UDyv44ANJlnnhvyLS3xaxQudmFIfjMcx+Ir5TpYWPtbS0V1gy8vS8c8eaqmRtTp9q
OItKgwsV995fiP2dHNx+w9ZqiPE7bJGT+62P1uWxJA6PijlOIPW6sTnddNhajrX5iecXU2ye6FEB
zzD3qjvTMuDP+LyZtA1BKon7Lt/cc5mX1sITG9OGtMshLAPZH/O6tF2EvNpQOouIrIhBfo/wiu15
79MqQzr+2lmDd6zMyIypcJUIF9xnPmQq63fTfxKME5NrmPalGWLv8+eZofsotSKz8ygPrAKhZhVE
FoQyZm7k7WM1lVvAjZJp6hDbNvnYf/9WLwNR7iL+DziBEYJwGxpXUbFwNDSoFkCR8+twYnprKH0t
Um+dR5xUT+DrAhWb5QYE3nQ12o8OX4kMhiWXCKMEVOLlX1YSvy2a9hVZWSemwCsGpUdj67fYXYWC
Op2lcvFqwklnQsjfUMM4C7s8psg0iKqD4AvLrCtHncKP121B7mjuXiFpAwp4I22pNNT9RP6dsejG
B+0OQSnLqhqCZ+yWGczZxn87FefwdMn+ZWCJfv22NoMr3xjN8hiFZEP77/i2VuY/ed6OkFtfHn5E
mOnoV5mVeNRxLKBbijU0kzZtSBcxThSGbzXy+66P6UI0cyD/qGmct2MZAD/ZIjVhC1KMq9PzYvcd
dwwjXNJX51JzdA3ofktJw/iBEP4Thd+Rgi0dr5346R/YigNFZugv9jtsj/bi5zEorU8LiGNfZtx2
vgLaVZxspXc7iaqrpgoT7tEyHyRttV0QMoRydN6KfV0e/7RRGM1lm98ocLiW6tjKMaUccs1eSoCP
09MDlbpPCkGtmhO5dF61LEZWKf6C+wAdRYRDi214yhSqVP1t3z9OLwFZ+PRWq5uhVbruKsMXFjBj
vlYKZTDgwqEtdYK8GQIFjjaFH5iMFpf7qFMbHMhVOywymPZs14X3MnpuU11qQgungHBjZkLBashL
CMNsHL6vqXNymZGoYN8UcbDq9p72F0MZnY73Io+va2n3YBTtymLj8fVPg0aZaMju/ORfvtdGuglj
iZxIzRE2rbhSVa9aeIkaVrXSdSvx//3WFwMXYOE9ZX6+hmXRFUGZbzcNryMxVsX65hr7MooQLnP0
prqkZLOF+Ap1T2s3O3t+qzzqvqLTL8nu6xM0NZ2ZiC3gxMVmZaJ/i/x/0hlciczaVnlhDWTkuW+U
ceUry2L5EF94Kc8WP23TkHeE3vS/SpzHk+qjppMWBa9cwA8yEkdwZXC5UwXddm30vm6I9NuVxH69
DNbE4BBziN2S9xANB3MxHIdJB5k1Qhpa/a2nSdmZkj8ZWOocufW40jI3/PZCWPE5MQw7nPoQ9ZVH
U8E4H0D5Rw9xEH+XQ7BuCP2Ot6H0bNIjfbW2fHMgg9QzViPkYPBH84GdmPzyHlfMIYRiJRWrCCak
DHg67BVKcgd+jkRnOXuXD+M7PEkj23Ot+oMfrcnt4qxlgTHYvmFIVu3aLy0egnAnezDK5rkhrQMH
8GPklxPKDGS9ucHo+2jQmQWymIkVG/z/OZAqOWFWbMHk/Wcq6pcMgf3pJjf8T6K3EtuQ5g6cuo1p
Dizk4oCom51umrFT/RABCFAdFAa2TYGwGuIolrquc3tndWoU/FTBR+5LNl/NUq2i/ifb4jAflDnz
GkcHZMTDUKUPiI32rJhbVmTyozTaRk3AeJTDq3X788/aKrON3xhMLmaBL8+CZHdE6MSMTE6laG6I
tu5uAOo6wpxuLIRt65gZLvzXq02L+CruCtsS0HHeoAphfql910lamui/D2JfWYywVx61vnVojyxl
OITBieNF84AupP0MnTUrRthlmuCgbYi7A6UgE4oqzMhQk/o0xTOnKwjG6XV43VzrzhqWiSkEnZwA
yq7yNz+N2ECCGufIa402oX4RoDDP66m11L0dh6va7fJ7sBOV/rT+IIIT1/eZKIntFBZgBE+RjLJR
yW6ILoTqF/Tjyz0f2MJG8he8npcDfMoXMgo7X+xtdP8hG4YzxyJkmgeUJDSHosny4gQhrnk+K7Iq
7d8bBBlNT+RwcbtaRQCz591NMpxEgabpZNAxvBy2DEVCTNeemfNNrIHDSrrs6+knTkdzpa2tKoZd
1QEujdOcyc2HphcV7opAR5DH4DXAYX2MeEfP8SpULhlbgL3jlyPxTpXBII0HpEhwyQlFYtJuZ18r
aS79kvoVb64+8RhMzzSMZqek8fXxkHCNUw6j4zpMfrNokSSnHDg1Db6gSW4P1QIlrv0T4uFNGFXU
RPWzQnKZI6J0M7SPgMXp+q8nihX2zYRy3Fr/Gg+vB5lO3T4XK5AjP7XoUMrK0ne5flAX2MPzkyCB
VyszqIqvrpF5nFOTiAYSGh1gTpy7qnY+ru4BPMK+qh8qo1NfRh0Ec4KZT0GjJ+dPx6VWIiIhGqFo
2z6+YE/MNe/aEJsBh1YCiV//W2qYZrfDkeT07gl3r7Ac8oQe4hjBIpW/5/s+i+u9JvDjADf56Gy1
ZUKcaQ/CFXSM0SNuUUiXtoWvvqrOskUe8T1XgN8qlaRkz1TfmvBKhVJjMAPuTAze0pHe5cSpqCnk
XrIc5PGVZJh6eyhhxYZ+CMBbdBSkP9U5DP2vP+dJ+44mqqYzFm9u68QcMUmNEf3O7UA6x/3aoIb7
sRa7pvDA3dvl5LqXxz3borgsp+ZTTLBdwO7s35m/b13i78IhkfvHEACxTq7oS1hlMSXRYaxQkQs2
ID1fTwna9FDOywX3hirOkNdGdyTq1Djbgw+SPdM1c/xMFoeQfaWtJzNmepeRmLSejMIznr3/2uGF
LHOQR8HuAnhnR5gFjxwpl3Mzsi6ZaJafE84rlOqSBCHGPX70p89fJbNcUcWUaLO+BMz5s2A8ZPox
7WcR16E0lJLV6lDgS800gcLLwgcyuywpr7pYD0vgtwuX3088NVbq3du6AR4g+AzJ3wC+QgbOtogp
5/j08pHcLmFafqptCbMpOdl2zWqXibMLPy5R1fF9b6KPI19K94niA38ur+Yeqzp6ssLVk5ln169+
0n9uGVmm1PKZXMY11Xz476UdMgFnaaaKG7XMHeFjSufYN7pPbw53b8vQvR4bvsUFeSKdyHWFOGOO
LA6+qsK77U8Hh5G4mUzx6L+yLQVG9k5SnHZy3SM6Rkj8zSZCxuAeXBM20ztpXSFvoXYX+bi7j0SB
ZOlvqP4YQguSNC3jbyKaJKVFCJjFQr7h5Yr9tZUz6cuPkMWgYEHg8sviXFHxsNYd57ez8qrUoE2Y
cbCDVi1BTt51Hcz5kH4TJAU9qp/dU3s2NDkNyCoinNS/ysf6ZTFLb9H1ucBJdkgHPBNMQYs4SWUT
juApdv87qoj7iA1S/Mj132InZyKvQ9W2OIXLt3fVtaKJdoDXGec3izJ9JJ7ow2J7AGv0NsO8JSJo
mLm84VeYUTX6hdGBzd9rjm2cBGXVsmnFOhjPbHgej+UsvP6WRRBRvwvQk2lws7mYIktg5AJt9idd
p6DOdluBu5qBvo2xxDD4EF768+VYcUVn4pabbJaEnbKizB7Cakal5mwHVGpl+4rYlmZ3T/FU22E8
kSIEsRlfifbpvbVBKhtPHNosqMZtHBinntxidT0HjUB11DNTkqQCzFyAXyoE7ErWr6B2M/tWqyxx
PunsKFjCeMJgEhFaxdrW4Mp4t87LbgIYrCSDD1tb4VcHwV++CF3P4bgl8CHU0eLNDiAlkcSSqq0/
N4yEN10m52+pcH3y6gtjUhdY9u5jK6MpvGpfaRNstORhmlN6z2eUQjmX5ZIuWpZc8Ufh2QgvOESe
xLd+HNl/fzyr+BjuTCPkoJ9bLy20+eLKhqnE5+jKalwfdHAMPvoMpEImTGBy3xoK8BAajbnquYnc
sqZRmonLNiuaC8IS9U+/9QIAcuoo9FSYsosHD5EphgBa6SLfEaRm/VJ7vur5Q4RtwZXd6usblwHH
QInvdme9Hjb6bhSfAMOb08RC6qaxjvZOM5P36SDwTb2nk/y4pJz5UJPmOhvFUCtAmwXu5C/vQq/n
d5Y6h9gqsx+VDqcUeHOfAOg298krdvqd7OObDmanW7gH/41r0fAAdvwWFdfp27/GzUmzK03/vBae
fUlb5BJgyEsK7p8bObCQtsF10wLjnrs5w5++U9RzDLNClJ5O+eGkDf3rA03PKept5RTlViVUbcws
Y/oj2gudCF0BG0kEg9yoxSuPE1uwgsvenDdyDnqRb7mzu+dZg2wAWaZ8ACuNINik9TcLGf47l8A5
85m/Qyb1O3dm+aeeZ+W/xa9LnRH3UmTnWVKpleFeOL/t0d/DDEaXOtsvB+WxLCTeqVKzo1ySbBkq
b5hLGTbpKvR2MPdjsgl5L7pLn8YLV074gyQJBOWu1Z9PZZ1L3Y0m73BcCGHfEQnOruh2WBiCbKFS
AgKRb5tm+LGfFni7jgeKUyXmuYLqVm2OWYEkH5QUXGror3T5hlknSewUmpM532ml2B2gbBlZ+Atl
OyVSNAum2tXCPofEI5i9WMF4lQ2H9/MWeCoy5rexJdw2MP+DLxJE3sP9rNiX2hPM2mlEagMmMsIH
I/IKUrgwconJ0K6/oTmhU7LxXw4yxExABy/sVvyHh6/ISAOyVkDmASJJGL7re4kKHrFaIkXFHFw/
om/so+u94wTe4/e5uyRkdlTzdrJbG/IAKOHzN0iZT58AVeGq+93SjAPS5dRKdc9dZnAVKrrt/NT2
G4eiM3YFDJK+RpPhDDNA92Oh8vZ8JXTorGQ1k2WC1/uGcI0PNGPuZb/mV8pVcpnARojyc659Yx/U
QCvb1SQLAD0hjy0OiLUcl2hTvznFTW24OFSUNxQx63mUXPv8DYgwJeqoMaaTvPSxTJ5udZRWu5PV
ogRcoAiPih5UJGAtltD7l9dEOUkYv/b0/RpDhWQ7uLMGfty7pvchhUOHISMAabyhcIhVcsSnIamU
zhvg3WrinzWdQpbM2A61IOzPhdjCAoQhqmMQbEpe0Jx4zQurBHPl6PsIlUgRoiKXEVxISw7dYODH
xcxlSaYVTyamLQuDVNT3EVPaMsE4c41FQwo/O+iVc8dSz8c0+LI4FWRy3iPJBNU0pGp7f0pxJV+3
6erYu86SN0PjSTa5XC9tShfIntNncZqC7GgXWbt7FaNeLdA0JCtFVbVuIOl5ezLGnKTxrsJXhuHD
wd4Za38vMgAXItcp03Arg/ViK1tSXJKttGrDwG3pC6tXBYNxlbqLxJu91FrYFtfPuunSmeyfhMfB
jaYN7+FZu3dD1NpgEBjoVCFAUL0t/fD366347GLC0f2BVPWVCt6zlquS53VfqagbCBFzwp+Th2ZC
y+oDSnj+kfjapufe7F51ztCS2aADcpnC92T22BUztkOGsGfyskE91ANTx/sA3mPttZaSgQCG6C//
9uOSMDRfsybS1k3Kp/GSXOw0dBmu2s1otXfQN22BZ76bqRr2m3X9OxP3/b6DFGK0vLnoiagU2IL9
EJim+GuhfYq+mL8floEd6Bxa7YY6Azn1zaQxuQOwfB7u51ubC9liiljvbRtxc0QLRCPm0nhp21/a
7c0k+rs6oK8/SC7njhPulk6zRfpw6G79a4viVyPjAevtzevJAMmVstd8agRhvbe72qW5pA89RkTD
SrSn8yNk9fofxyc/Y6lvUIFTVyroOcTwWbSGFh36RBB6ebGgyddRasW19RNelQ/+8iomKcII5od4
EQGuvn7ZaBTRCUYOpka7/UM8mt7lXNzMmviVnb/MPkan3B5e+xCU/9SY0AWWt9LbzXOu3MaXXB2H
l+EGKFYwuyJIVlKJODSdUxjtU6XR5vLskYwHDCS8eIvmSM/2QaDWj4J3ey/i04Op9C9HCGcz3JBw
RIIDk3Bo/MTseYBnH4Ais05iaM1VUwrmescxksIX1fUhwRNF3UltuCbF/PWntGYAIcbNfoAKWpqu
ZC1Hw409gzh+5nk31exHLf7K2TIBbMnP67xeYFzkV0zZY06J+uX1XZ921FZcrvbJMND6O3jCJKTC
9odiownGBKyG8EP6UwuCOqmPwWHe7sgu5svtXRbuf4EKdZz3uvtwX2czC3hABGHfK4yOr2LiHfUl
7H3PaNdDD4TCULrFMgqNCmZO/jGIyOQC5D32s/iS71JB0kVBQAnX1HLVs+IHHekW30F8wZ23amSG
iUBo6dYuzRAaVyED1sVAp8Q+1WCIyhI3hCkrO3abh01EXFdzZKbUQjXI/OB9JODTUjvQgdyqSFSJ
vhpu2GjY80Ep1yyUYWFl8l/3aTZqM1z4FhAoP3DtuiNVDuN5l5H9wK9dYgp0RSKwAO3V04yuUXJr
c9IXUxHZx6ZOWUsSfpcsecKoRi6IWsIWARmff/tiyFBHiDZazve1jinY4cmwonSsWbMXCpuBoc3l
ap3O6xDdeVfJFZdKcy9FIN9O1cVRRNZ4uO2ckVPFtSNQxY58eY5+zYhQFQ/n6ruaSBRHIfZKKKEC
x0pfDZ2Crr73jiYPC8jAR3a/+0gWH8xxcGL8ALWdL9nQzyNotXLHHU5oxslsOZAzSaDBrOpnrAMi
YTSk4nPDNfQ5X1dYdqn81I3lI3ySb6XtWGLHmO43h1s4SQHTaZBBnvIMg+mADUNRTnJg/BMqtZ0A
i/LDMCfQh0qEzlhSdcFwSqL1Gg5cPsIdNal9wShzVnNj8JIWELOCcO3Of2L2YiMksfC64NUeqki0
aPytzrw9pFFJNgEuSfMWf+1rt1yMJANM0S+qlBL9sVUEGU/Vtv9KFhuOvK7EUNkI3fTUrYpxQcXq
RjLhnLk1bIglVds4jLto/VQXhwJDTzdkc7ZikhxGdeNRL21HdAjxxpSwJwwx7T+jMIYTH3QSugXr
3auu9I1S/fPt7T8MV+/lBLotfDWX0OT1uHgCkN6efrchQsq7MRAwg+flNRnvlZ+KxzbFawzZllgn
IXPSvUeD5LzAURCGtoPwCjI4vHbzSgr8qf7BjO8kJF2sSi8Bw7ekpQ0Fi+p569t5hJupDKQjTQIJ
WtBbiHlUaeCDojmiDuc4qgwN7/UcQLzO5yORPr/xB02IoykOMBCfkXjjmMCndRJQ3vBS74XAguGJ
MyHU5fac35Y83tTz0rl64ibkwBNv39ga0B6tpuJSCbJNFYLH61qYta/r1xsrcwyQEFGwIXJZIbvF
plrm5NLPNIOADnQdHN/EeYn/vk5dgClp2vfv1zUj5P84BkeGVF9XW+2TKcb+jvUg/FV+gV7Cvm1G
Be0DfhSsky4xrqMe62nshPuimsiVYe8kP1doEjysaQatvHF1/+dlo1DH5EaMs+qX2ruisYnA24c8
+FpZkwdiDAtVILW3L33Ma3wM1FkeXdOM0EJNaBigMKwilKYDudzwq0otOl3LDwuBvLykmw6FW0QA
GLuBLJz90wn9M39PtIaKKP6VYhKKPs6KLKvcQhY8lrW9GkJNxSFHoFo3C86X4Y76KCqw+ug1jki0
d0hrOCGMDQ30x58yZY8Kcfc7eoCbUFiqVTgR/1DKSBz9sdXrdeN+QLiuZ2Jp9suk3dEfAsqRpHIR
2aZOE4yXCRjOQ9RR3NMTFwbSTmvtAUaJuCcLuwrUL8G5+7XZM81DOBv8JD0TQL0MX2A7cbO72gsH
o+yQj+CcoAOnrF5brwOe4xwNn2Ok+4l9uwAJK2YmfYXAdBnPbJheUubTDzOXyfSMbcxpqJZVc6hL
CRFzOvTn6ikffGp03X5MT7y8OceLmRTbxr3SO0+flrnd+h9xJFD8UFnXKUPDL5Tr568xUWq0jTKr
R/E8kYuV/DTPCvUvociUXl5ghUxiF4x8YqzhwYQxU2xApOBdSrDhEPKL7XksF9k1lfPplL3PeVb7
BUYlFGOHNC2AoBrv8s7dJ1zZRE6toaj27zyeelQ1/+8P2+bSQ/E/Gwuh4mieZSm8ChRcGh3iSB82
sOaplaKlPqguNCwwt6ujVTEUtRS/hbdH27ThYKXLEjO7AwPCF9usEXOB8P7UuvkB2wIXnh9rRDFT
Rxg+0xJ5G840EoLYJW0rmUSkNHZkSqz7gpjcM1ncoomaRYt45f45IO14iCausgx+U6atf5R9KA0/
6ZAT9jRCjg8E6736iXPiNeZ2/9QlFytQBe7jawgK6jhOUn4Df01ycFd8Q/AGjlOYIZ9OM31gnEyP
dc81Y6nWAbjh6wkw7lDTiyyEm6P6tHk/xkynBcR63cH+JvaXcf+YDdXaabHLqjueWeOVNgsSTJDF
r0m6siLi0i0MysIJ5/Kg1gyGF3KB2frSv3TtiCFQQgv9hNLQTc+wiHl6bpMoSROeddJh3t4k5DnZ
dgSO2JN+RHLXs2o6FZL3RuJknVurtF+Yb6J9C5YDY1PQ5ZA9QVZd+Wwo3gi+BBUggiFQLDhP6HhZ
qIvov2VpnSh27DbGUOw6HsKWR6MhdAPjwYID5T2rRnampjk2JQ0S09UcWaZd83rrdgmXXecHtmRd
nHR+jj3vHn+2Lt8FUqSSha69y0RNGhfoTv7zmUZlLA+GN2hq/5+nn4D6My2VeoxO5jfqgW7arUSd
2VlHhu5OVyggK75naH6Mcj8+CwfbHbXGGbcQnbyI43KZX5lXgRKcRnty/7vAwRWWkCx1fCiFcGY4
8zXeosVAdiiHMK8caUXF3oXEuJWwJM2RxrW3Zmuttg+n1XKGPZFgboEqDENsuAHNcGKwHejIqfKT
1PNu9vFlQR7NVEVvbaB20VPEaG+If9p9lX2TRC+/u7A9tnvUlTRnhzsyCHuJ5yl4HvMBumJ2RWTv
bp5bOmIPse0q6bbDxPUEt3lCAgfaxB54lPT2bOBWnVHshE0JuFtw71WKWOHV21S1GPK8aGq1Dtqf
7/doUzz91rZsn/5uoBk9a3bcZJM8AYGcnhW1Q/xlt5Bqcqzloq/oYYycslfTGttD0JMGinWyD/4S
WdX5rVckr4Ask3eiUib4Pjo+dLBp0g4s7MnWoaSa9n+wnw6GQ3jkVSzLPC3bRoApq/f0f46YYvG7
tpIV82x1cIRo9eBBMzOT+UO60v3vioMNuUAZULjI/n3o4QU14tWXn7NXsrJD2RIaAb9/SciKkPzG
z0JHw4uiKo3m0ximO75gQLIuOCNG4s/q7JYeItPGEO357U9zXkqIJzwMVuG8DtTr7zv258GDtw77
+vgAzDQ0Fq0tHXeYn8/8nRxqgn2tJ575cVfLI/u33aK2zRWu8XByxcU5hwFcsLgMXZsYEbdBe0aZ
yXUsi2P+cuWL+aQW+Dd44csSvt4sMxp2AEf4gfde4hDqib/EhwNQjHtrNgAgIZzyJ9QaHvCzacC/
i0NCobzfQIHToDHUzRt42oHbnREPcFzDUPWIzKohrCuldn5ZKpSefAcvQmdv3TxZY3tOwsAug8NM
vcXC87FrF9yM+hLP21lWVjDWAdb0TQLQ5x3yg3zd4+N9Mrt3Ff6K6cxfDBu0w6YIEo2JXU9eavIb
kMkFtsmk+VYr6SK9ib+n3HksAbfwEZ4wpi2c82PCjHsok4szQ1u7cxAQrCQlqe/FoLvmNGXl+A+N
QhxJla0B7QDi2Mqme4ZIc4JfiXLhrGkcDKBVRQiHkPD/P2GTXcySW5t1bMkXtHfUAcI0nWr5EvRz
0pk2CNcH5hzo2P7ub5avWlKfM2t/lITJxPObNTTFh7lf/k58rE07r8VFuBAghg6xjkWFwl9R6QGU
QEBhcoBKTlGmaEjuj02leBgs8onbQ6yLxiO1vJThpDhQx+j8BHyGbOv70904/uNAbYvO5RkGzVJz
8DFFw/7I0294nuHGRx03gzZ0u4NDYf9CXk7P2SyoiaJFo9cWb8Cv1vO5GD8k4e3PJgQ2YNG9StlR
zZxKYc5rryp8v9PNt0UXP+qs850rHY4YIIkPTW33ZxJaTJp/LJZwcgMtwLxduMEDkEmzmaNC1vFB
2NQ5sWatOLgM/gxN1tG0xf766mRubJ2vhZ3hskK3g7F+qymiyNbq4X25vkHk6ZNa+rR9e25CkTMO
0S6c5Fr2wBaf3Lct/CNe1JzyeDkYRE+ViPlM8gD9BOtuMFFbugPrqngw65tA7CsTVG/OmO6P7lzH
p0V9goOuv4ZDLYdyj2Aip6lmqqYZcOwe4YHs8AmBisIDd0ZErNnwye9jPQEjEPiQGSvcZh7P3NbL
ZRqK9kBGZ7U2QZENhMlG8883uOq5b4Ab3EP2m5j7FDL3XmdhlNy2IIpeJGX+N8l7mE7VGSjm6plg
QUp1uYhigY8i0WnWnv3109Oc6gMBHg3owYGw2laHvLPK0GOl6UJQPq4n5t8tnrplaMJwFIdYuqMm
NhBZTHsBMM19bVUj+37M0gERK/j8rQKgjRT0xUylLJE3JLRzx+9CPm9rihmsmzOnBhrWgar+Kirm
jJwOHmRmGtRYc5Cr4brkHSTSfFhOM7jrv0FvyNZnEylPYjden/H7JZiqPJbdjacZqwQiOdXC7vIw
EvfINDKleyluMunRX2lT0DWmxz3OTTxL3TgKaHwBMwXCDHqrE1EGwnmqk1jfonjI50hbZn0CaHYZ
BYVuNzU7zqn+6pjx+u3VoFAN2ooNMdH0BCh6yh8Nu8HMxJ/xaMZA36JpTnrr0GHV9YvxgFvh3F8W
9D2amKWLmBZ4OvrKztTjd+iUoXdl2bTOUIpCiT4dwwqRgy9XOdNNowBiDcqjTU+pa44RN0QaXaXQ
a8oqPijkCBOWWGWMeJ0xtqe+GC5vQHyQU0AfZntGdAe3iF5QuZD5vuOxNhbsHndiA7JkHOULzdFU
yShCA9bpECyxgISw9acK7bfeUaqNbO0j9nXrtb0KoTIIrNQaHaxE6b6PIau9e92mBkP7lPqIQbD6
5vD8FOsFmuXrHoNdJNpQjGEABnRQnofipDMdkpDXLA9EnDRV1bh/WMciVlZJi9QNBChmDvXAJWaj
/L3OZ1FWWbaQNYya9PXGmpstMgeWElDr116ZGktJMlH3XCfhc7GVjEoPHrL8+8d93qMkOKHDRbMt
UhoYJv0JRsW4XzO4wlv6ty/+x55RNgDG2CAPUYAJGk4oZ4Zsn4bL4v4pOf0tYNWU47XfB/ClPdco
jmoq5gg3Zu0J3q/ohyQzKZ4KnNhfuh2iZ9XKtd1dCff/WXVuh1kVq7GXU78eg0QZt2KNAhjhZFKU
g4hVwrglzpZyU0mCYiO5GsTdWid+MYuSY3vBzh10vhogydLeBNSDWt05FO/ERAxfy5PrhL7Bh/j/
UFXFRUMbsbwenXV2xS9Dimu7u/vOQNyL+pGGWLYc9he5F29P16hKctn6kmL8hx7dfw552UOZ/tay
Z25H5ItYkRbBFZW1Kn/SGPYEO2vxdUqWSpGgx/XIWpX2WpxiFN+K0Kg1gI+pNjBcJIg/HtP9F5hU
75T3Tc8s+qUQETbQ7VQOeK0MjmKXyMtgRb2tC02ymSsYzl454hQbfquOnfboPFqD0vr14+RaNVeu
kxntszBm0RdDWBvlt7OYLaKNpD7XKAi1zxHZBgYUZcnMcG0qiuzBhRyhGJBJphvml0RSsV3OqiSK
qs9JYQKqPnayK8u2HXBogNoQF7m3EDIjUfFehkgOUGdFVitgz1NgAcE9OXM/NEEW/NTZaTgKHmue
Xk8pOMHGs6NKnBSZpavjgApcTb86AF8anHnyfvuc6dPPxSapgI/5nkU0xXK/8ayZTewxrGKjDIaq
3r+ptEgPKqR56gco17kA6v61LAQXt55CZhXzDsFqikVncjiQHTqs1dxS8YuKTX6pm9xZ7BbhSK/C
mgq20yLyLge99y7TYNMUY4MJd7xgiWizPrZhq3KR/O+HuWXjiqpJMDEuDkdlN6YzHUPguKUr3p9w
puQ/iB7AyGlpFilO9lnzXXbhPtcM1pzYPCFsvBNaXzQPmNjiHtF4KecaGqUeH2XxfoBuC55RGhEV
NVhIJ2DSpNEep9ADddKI7pHGSnceeF+Wr+LCNJjmJ+X8FnT7Jj2T9MkEGHWeWiTBmmf7db/h6Xpc
faBaRYpoED0hrq1tSbaYlmpVFmgQEjIZvk0R9T05pVzmYsgXfnPi3+4jgZGsMshhG/EPbfvAkedl
v3bPrxp+DHYHWGhAnh4iug3mp97tWnu0Wugrkn/88eiEoNSvR35arr0GVfMQcWXQ2CMjFW0lzPiX
q+Cv+kM+UAxFddKj1mm/jOe1/E8gRPjoO3HK2Ija18/lS5n7yHXhPO+2Gyk5KRxoRBWz8dj013kv
g7eDPJfgD2VipH7+AJ/cyX0yi02SzSpiPDa1CVAm4B/1G3Nxh/4fC3BQSyaQ3gJ7hRa/1z6oCZ84
UbQJR9PTlbONE9dbwIfL/0KK6rwpLZmluMV18IgTgw6dIfFIVAgzaWzkci64BsjN7SsJCefvw/0u
8Wv98P6svjFDsQGtd6eMpeRRHkUZF63mbgSUnigKEy1SeNv6BF+is55l6yppI+1KnaTnd5QeF7wJ
v7Phsqvc9UL4KC7LoJ6pEHgUMfRSltDATQ9iPH2EeG4gb/BUy/tgc1isyrYnqUQ0ttBNpNY+LPX/
qSasbSk5os+Nl1oclo8YH9vZ/5mcBbDcJZB+qDSmUn8VXPFAY+f3jL/mvuRXMlgX2TMEOtGdSpjy
NobyyT88bXE7t/NDiQJVnjsX8YM7IIxcQK9Btu9p/ye+YYgleK4zvYtQP8YSWhOwiGzE2PowlTl+
TZs+EFxPvn+uA5ItgcaHc+OYQnBB/y9u0wIGuIK1ccInyS+DWgIc+5jHSIoONyI7KGrWZgGG5sIc
lejXMVGHwj18NY3XJ4AcAeeJaeUpAV1hBVwxF7BjwEW26prNGQ1J8NFYOwMjs7BgKqarJSOdfxzH
ZHhSmnz+w3zE7Iv/sjD6D2O5yqObGd9g/BQRX1RRtFoYnXz5H+aWVU+15/8YUu/9gR9z0bu56p2P
w5enIdMrZZEsbv1Mu0NLqgyq0ndkWuDJbgNLRKNneuJZP1XpIefmPcu2wvgSAUfGmS3XNbfg1Len
6jI+c8IJKtnlH4SSvxWV3mRihEkPcvsLv0jPPwt/HoflAibTRrXka93UBtON/Hiun4dDVkpYcYyk
AwGNYFmIO6gkgmokqP40+IzasXYbpx5/jWheIMQLRN0ZY4sukQaHe/VuKR1TV5jB6q/hFq2xAXpW
u+gNhyLepjzADSTQbBSMhMVOVaW4spVUqB8Kzh/VQrpN35m+lGGMDWF8x/Wg3NkPecn1dcq4Exp0
xEV4Asus0xKPhPld0HXD1a+nk3fPjoJGb/KX9C9baQlgwVTU9r4olmPvGKH9T7csh5orebHGjj8j
3Fz3gVZ41aBO9UpRoeB6KwU/PjtiUpMXMXJHV7fUknufkyR1YTcU3zJRPJ9Ju3IrRhXMP9A2UQZc
IL88FhkI6rDP9qtXcEf1ELf2dowwT1bLlGjtiA+BrpODWmNYibf4xWIPd2E8jxj0KqaUbSNp1XaS
VdegoiWRGcCrdLZ+Mh4UdQ2yMTysm7Groip1hTEYgk/MDu5Q6RLuxj4CHrcclzB7/x5XsR8m51nH
L5NNXS+BlBR8tLhu131JvGtU8RD7BMTM31BPoIBCFlU3JIqXkmVqcoMz6BfoUIMENmkFKEkhyfpd
eZEo/cSokePnwLjlHw+mQPFPH/P1vp3OM0wgq13SnGEpt8NocPtJIGJ/rp7xCct7QemkCzNk8Byq
FXENwPnhvVMMICb0zU4yZZQPb3jaoRJpiNmwRclw0XPBp5u9pPgTptKhhDdv8RFoqgcShaFSvX3x
SWCVkPavcZKSZwikqNvb+S3+XajK6j2MnKgX84Y89zES1UMQjRCQ70MAnHs+alKtMqxvrBhUxWVs
5OFC4Kx1+PJ/hi+5znwaKC14uA7CF0ShhTw74YEtbt5sV4AZ6aMMC2mU4rIzsEea3lK49/Hf3VfR
P6ZzsCLkfuUwg+Tt9j+ywrtrNLqStwj+FZT809Ct73dUDn6URX2uSHCFUHSq219DwxEb5AKPNKxR
/MBeNyn6dRc87kCxjJVpmqnM7rW7ltc0dlWF+YBD5iN6Ek4qg2ouCLl1Krz/7KV49S1KSmrKcFIB
OT7LTaUimBN7h1by0t4r1IiYKg2731oIoC+Ym8YVuHAm9hgRKPmf0V5byP2b3W/2v8Z2vXoCrEFt
OIHh612yxGHuC6KKcF398skRRsG8Wrlbg7vv+XJafGrNix/FaIYWZsIUkuEw6D2xJryLqkIekrb2
hkUD4L1f2pfzyZ45TwuRg83w49AzIm0HPrZMKDtcPNhP7obqPoWFy1nNcC+KoGArQ1bH7is4kSOA
iNPpXbvNLJP0Too7Dn2+IzJupSOVUGPUoZ5W2KX6MUp/B3tVg6wTtC7wTBAwTyObSYiWzRZT8ISP
hUKcJ5zmIb7PiFR4VnKMEWGUkRjuCSdwKQbf+zoeThW+JaNZJ699VDR3IK6WgG+j5mrh3Tp7L+8l
hDtK3qDpCKyrtAGEh6+9ARsHtS2y1xMsTQCGfHS+I+U7bkMD4DsRMWqEmsY5n3GlGgfqLamnnOAl
RmWdo4q+QvkOoQsfByXgI9hxNrLjX2YPqbgeJXaSnuJWllubCEn39oyJ2+hrwU9CJAxB3EFZAbVV
rO3MjwLRYhupjFFcEIztxPtSl1S92TCICjzDnb19va5yiFx+9sBA+W0kM1FG+R7SvzicHRuQNbSf
l4uMyE+PwWqwDHfeY+oUM+n2AC+2jSGAm7L0PjXFabZ/pErII8HV2Ks5r4ZuNZqTV4oittJkewKm
gJMkhyZB2wIpyaWL1Ea6Ko3tdqyJ7ZF+9EuJNQPC0/YXp41zovVvY9Qjhd15kaB5SF7K10widTDh
Tkx/TNTLP9A9UW27smkwiTa46lX7qFxVWYHDSVTijyqhhpSsFvjt0Cj0jU2Hf5gro5wovrqlBt0L
FE5JI6tQ4PJ0J2Bp6TZYt+brZUY/QwB7EAduRdcyLKwmdfGV8SRHQU6a7losYxuc2T3svOPtluRA
PuyVayE66maF9U0g/hv0/3udg4cI5lafl0z6QVElurJ55Ll8fsJUkN74dW2LaM4geOM6Gj6f0omz
BjD/7XxWfUjv59dxa5IxVfyRjn6b0EzMwkBxFkEGJQS0kxApJnSYRseO5KtIF5Mz5JQAUfBCb7d6
otabGxjXhKQcr0obQ1KmsEK6Nzt0yDpiMB4JLCTYeasPdCu5NywX/D8MKijVvIm9bIQvqv46EZ4K
h8xQtSrrs/69dddRMaQd8J0rRPCJO0zJjw0cs1qnHJR3yMLMel7117+pn0JIPiql4VdjP2pTe4uh
4EnyxOULb7mvuQj//WIIVNjPjDLrzZBhFgnWEsc3WYKaUFIfOiCxvtygvOeKkLdBtwRMgniN0BIl
ZDUpjqW1unb+O1R3384GKX5IXRiilAfll6nXpCLqsd2W+suUonSXp0cUQkxVZFbL4pReqzckHDD0
qmMPaOcnjcKpwIlnuh4miKgken7mk6alQJ5kIaCvW/sFfX/pSUmDOs/8nm37+ZXx0LMGEFFs145j
P2T9GIbJR4+OBhXq+TlzbLxV3EfCG1TVNU0qX0Vn1K6OJNKgPc0858KoWL0jyA17eJRher9wITJ9
gdJB5YgQupvMEnOJs2/gPbaUcxYP5e9MmidQ42qsmFpJ3hNEj5bOzStMDzTJLw9fAkwv2CS/1xcV
c7iR9cO56G3UByYJADQpUJAT4y6E9RAzLocsLamaVQpfTK1cfGIud6t3qZ2temz5/RqinKR45aI7
DK4jlNZV4xAaGZsolYbMVSX0BvH6Wac0ufiTa0U8I9eOod/h37GCeE2lkOK0Ya7yytANmpo7E5sL
t+Hj7w06XWNBGIPdH6lD+y91v65KDz8lyC3xs5r06gfTyWh9tLuY3kguS1FukpWRYtTiUYcZ/wuf
6BckGTrlifXjKDB0+tgAw7tTp0CLl81WyWEOHsgz0mIshUSKrsTxYLH1yhnhjvPECejYfbeQ/Zh4
n12OpGiLbVRbTLVnSljCPTECilTmvigZ0vEP8HUzPKqvvCdE3+YEAE8UimQfn9w8iBNQtj4UpYHL
lavlPSaJSnzYoalve+dxXxjwSEbi316d547akwIBHcNTQj7mK+BlY86Mx6z5va/JaPWUN5T/q1V1
rhAcPMHwWt0P2dj/Xo2T4dGKvZHy0Je5ly9bh0DjAeqMjRGHf1lAwNIuVkiGIgNvt8eNzSHO2/iC
PvsDf3hxlqVix9Ew2iNCJjQBf9SMWxjzcl8n8xu/jqGFEU+BWmTakqVJlaH7Tjq2qaU4/f0WiHky
vRSlftUsTvYkdn8sk903RgAGxEUWaIa3HeBT/9kO9/Ik3jkb/xYZkXN6BCivZOYGHbHhn68W4SH0
06nJiH4WmtjEjVbuh1uZLoZsFJ4k97h3QLcWMAimTIWgf9HCLx6OA1oH5FMH3k0hLewrZkUMMBQy
+KoWzZWXwS67GUZCh5qYIpjq/4EaZXpi/PHKiC9rUFH/vFEUw3qkT6uQBWwqwn3wH5D1QfsBYbNj
zU0VrHnsHGMIZ7QW9RRcx7o+A+a13CiSxcf1mUBvOnqsefC5F2usjiMgW/HE5b7+QcIXjcR6YkEy
kOkhVkMACE/v0E5RrMrhOVfJ938V7bhMU1jqcwB5i1LmvcGwRuPZ1UOeHKsYXCEu2N5dTPvASJxm
/hkiqOGIAXLU2Bje+SXDtrFXhHVs7rApVBWwua01Lqy9S3mxa8EUhgaMKmOScdL/t54PU745mavG
918bGmkBNzbOmJHp40tlC2h5B9MPMIQt0VEDa71NF0pvkbI8III9bbCz8stn2VCYLP79z9Jcxz3N
unNfsCigFi11UdC+zV3wiK/cKR6Vns65r67hv1SKE5QkUk/bGE1q0WsJIyBFt1TRcCOI+RcmOHTI
dDhyIHvH2I2s5HgfdegwVC8vxrkI+wss2gKCDWW9NErFC/Sz8xk9hk4w4TDjJyqmFdECbik8Kw8z
moVjxOa6y2CuK5xTb/pDnVxhJWoaxiX7e5MDcTTdRbCon56E8Vtn+R1VbO1AN2kx9jpQjswc82xS
dvx130355R3qwxBA6CEIHUsKMRhkNYyomlY/bIiuLxjhxqL+UU5D32uO2jQcnNxm+kQCe0G+n3JH
WHYVbgqoTUutF6wFmPbRza+PRwPpr0Tl5dUDFos0gpODl8XJsjidAnqYP3aLkSn29wmktATK+Hmi
wW7n0eBo9YlLWxQxF3ZP7mrp21x7qBtuLI3P04U2tThH+XwhqeD6Z3YxpauV442/g9OcWyATiGai
UTtDR5smvz8Kj/dUcahUjhMAiR32Ieqfs6IbD3IrlWcjvankhf1k0DkAPfDvyZsbzcTpXM+lYf3p
0UGf8aBdiF2qp0oKv6AUBUHvjPa0wtkgzhYVegNLYZ4ilAxQF6InYE1keVbYxAvqs8mOjswnqD74
9QUU8aYtTlOD8deqiHcvZeI2UNEbWGKZKHxf1TQaBVh9PJ0XnklLmsVPPCywY4F4bHjdmgAoA/Pl
ozpuI6SQHsPLB1LFNYcQfoTlqrh7PyPOzx/Mvahmu56gaFV2HIlHZvs099YGY89nzeZGNItNP76Z
vgGSGeC7th6h4i5DsMggOCUOs52ToXCHQxOG/4DmiG2Oggw1bOFoVLwZZPyXvpcAYtqG2Awxw2NC
OoVyGVzXNG+e1MPzWM8NiSFE/Hg35XNCYn8iox4Vd0oGPyw9wmzPeb3a+/c2IW0qpAGySf2f+1pL
n8f0ZzGfRypEZJRr+BJw12MNBhzH4s7F7zjFNaQEW+GWh05zg3aJLn22JYOisTV/WmgQAch19u2N
zlCjl3CKgEWWtjXYh8arUaYkyJvDSMlohzinHXW+fZ1ysbva6J98gu6BJ0opXeQXfDTwlUfX26tg
leyyCOKCqK7egrKSQ4aBnFA2cnmoGpnaomy/tg/EVY0mg0oYXu0hZBugacdA6ht4cyThRIYY0D2z
Lqi1SokNYZu0oNbsjGzYc57e9EFA9gpHxWMtGFaudEZ8Phv7mYJcSCMazRSn9hoY4n7a1/w98FgW
fdTcMkssRjEPBPrlxwwVS+rWEQmJRTLoOpzueBQ7KqSlyl9jzUR+JZOFF1Ph6rof94HTxtiNdbXi
0YCvE8PeK5OvXDwUSsFmwuGoY9ICZcv2L+DBPqTWldQYYXlDFxAPciBiGD06YNGH15guwT5VqeVw
oJXwtIWGhErU8f7hBTNhsKcSyW1UqoGPon9TlaBZpZNeb9YrAs/K2vd3LAqDPL5xuLSV7kcx121x
dINagb6rcEBNnusFsYDTGzGyqVDWUYA2ENl6vdpzjWilGkVbxS8UC4A5j3YGGWURVX0rugnVyKmP
ahJs75A+kE4N+zwx4eyFoMwHHjpmRNmjrsL+hVLzXwuBiU20QFS4Xn9qUeRksZOUnh1cOYOoHofU
+HYOOhpZkjZ/F7hkEkMQLdg437b4MtZHxLA5XzpamwdLeJP68n4oNeTMtynrjyVODguL1WeBW876
MBgU4Im5DOM2q3pbXdFJwQZFD64iK8twpyXHivkn3wLik5AOdDhHG/N2R2K2dW472ucjOsmSPzkb
fON91nMRiKcZPQlnqE9bQk5NIS5r3lUrJZfmJgXcx6PIm7m67cw+ylZuvKTix9YnHSmrcIib0mOJ
/5+d8bLjGEPAj7kzpgcTgPZ0PdAYzDkqfLuakDBjkGjswiJzg8H4ylBSs21p+UieKBTSIbK+1REk
r7ET38a1lNm49E/QpbCbS+TQACF93qp+N6OPdiNwxSJ8pTbODrfL5LJ+d8UtslqYsYejdXi5RKm8
T5A9H2RnNDHnRTMb8R+5yUxRIWO7e/bhkxCMOc5Tq1sK7mvx8scJKU96ZCYUBZXiBEZjUg6JZ3Bg
wSU/b4NQfo1qo5ZF65guWb8KV7kZXzUrWoBHxsqWW0o4F3txhtS4k10CCtLrjK0jRE2a7TVS/Vbh
mkqlTKrOkWfNP+XcaDKIqH/gOZxEsbBEnluWHIr7AzLHDF9mF5gzk4JLbTTOthPtQ2HrXYWLe2Cv
cgWdkCzBVExySNcnb0PC48utJpx6e5YgSgsY05HQ0eVoMGPv5ImY6tbAynYcpsVn8NXAHfdP4QTg
UklOyHS/0Vj2mpo/zUnkCDv9dq9cK9bVOMRNCXaNOUxU/mrM3U+aqv/+STLPNduPIntpeQCYsRGK
Bb9A4bjsdowP6KBguxsC+sQFVWd/t2fDJeu56IzUU6QAfcP5G6AjPaXAyLdIO7vBSAVVR1NYFyq7
XAc9Vdfc3AqcdjTzmf/g+sIpItOoUsGbXAs5fFZnWi0yA3WcPK1JXC+YYAVPfkQV/pfQemvMoYVP
vF9/s6Ai8LVXDLSkLewMrFzeWqG8WrG14WlQCG/ETJp8WUcLdV+HS/Mr7e2TepNs1D7FcKNSYQls
KUfQdlNagNwtGuR9uqSGWDBSzwtA8vtwX3Pcga7mDDCxdhT6UxXlBiUytIpge9C+ZcdfRWDEfSb3
X1iqxHc9GUqyHUUcPEcqr5zRGEgswchc0NCZyaK+BqLnzXqn4OTXBUf3hVJJ14p4Ffa6IeJrGrIU
NBQTtnJjVlpozBW6TuJlsKamN6gLNH9NTQX2LIjKSA9inZjfAsN7WYHUjCgjwmG7ZsqJ6lJvrKXc
DzBTMrPjyn3C+mWEzms6MmOjYDSRVlSbe1ocPfsR6EO6SvI4rY8N18UwGSWslqdVqP5VS8i4zgpF
2MeXv1b1qFxW5bFESBY3X0RZswKrQirJ7RAIV9JirY5siC/Y+zjKyeUcSsk8Q+aPhk4Z+4zqFURX
FIipDNi1MG3g5U4lLqWCr/bVs58xBv4bkZ4RZM8yf8EKewAa3Pc6IeavO09B3KYOGxBLqyFVTzFu
Tr8RJQip+0ZiW21FZLaSmM6ouPJTF1w0tFQ/Q390R0n14UQus6sy8Lbi5rZdvxZbh9P+nLzQwgRA
zhedazTJ971DtuDru8VqrXyixN1e/NNXTeEqacw5E9S8c5PPA6jcsKaigE68s0cIjuxl/cJkJk7l
/0XitE9AGOvGM3WBpx7Bi6p11SaQKVZynJJmWa4Bf6crFF/zXhrgy7GnLgZBcAL9MrWN+tSiMH8C
6SYgUHAKBV4C2Czn9Xrki7MZ3mlKM+7E1xiGr+3z/bNo8caI0qSjtw365udeYfDDXHlr8Eu2ilX0
eNNiwJuV92Z0MQrc0ccbhaeHjwGOfqru5ytSooQgWXbcZKgSPFGyluGmjC+GYVdueCfL0vfzIcb+
yx2xAiYP8zX4OB5fI2qkEHEI2dDDDBktH0MS6JX83nSLxy5gCge/8/P297ZdkS8njmZbhlO0GWr9
7fskDiH3mo6PNS1ZykS004ezy+goTfjXEFUa3Rbh/i8WdILjSIVr6biPpvkwtiRaj/LqHb8dLfn7
0nsNMVAeK2kICXk8OfsXmUUUGvJ5+8kzUq3osQnt42JxeWc+CKfyuQUJYGS+hq2nW22XQtQ1SbfN
A5Y6rM0ZJhhdqP+p27uklR6iJ96VcRWIIHsMEDdhdq6mMFBdnEWBi2KWGLVK20StuC/2oxqZ/hXY
RR/ZrSxY5tIRojkFj3cGObes7+KrYDQmjWsHh+RP80gugR95jKcunXC07FMPvj/roVLMus43d6oS
cIla3suex915PYn5ghx+HXkT3b0IWbBSiVZTb6EY3Mi9EO4vIQVocf68iA92ac7GplqrCL9zQIwB
6B/UKsHA+P+CwQqbBgYhn/RTEDCZL8SEoKN6Sh9mnHRwzRW6XQqYfpWFhfi53LETS0neGhg9g4oa
6zP/NMzK/5zy4L1DrOYjoiazbQWweyYWuHMfrLTpf5qW/ns/8bkd5jkpyljgCVpmYmodvC5Ejkei
pcqgBR0plyv5VcE4PPGqDX3Q0qgVDys8UMaLhQnfue2v/MziTA0BrlLe7VdPtt1MMRZ3qOp+Du65
pRLqY4pwq+u5sdEULnWvKiJKF0V9kayrzeK0mfNf03W6VEm5zkuj7wvOMRc7qCjApB6sbFmcXMVM
dtWhCFajL92XQSQPcEdS9mZ6Pssvykrn73x3dzhz+alkn2JzA8uN0Qrcz/mB7j8+jHV2aLARaZPJ
hNyd5HHqVQdEReI0B5VZ6ihEvxD7wVWbZxjm0e0VmgNIp83hR8BNAIwEopQ2200DspmkNt1oQWgk
LeAafYKubTCC5bN++zSkq7OoDzfRNwk4wlP6QA2+c3JY9hX2lzTchmcjMFWcKH4ULO3fabzqRQqp
WHtQBQUHgU9UsUxjbYjLVurMrYwVdAKLURpZQHkdcGZUOKxZMN5ooGc7pJGayCW5VHAan3JbHNFo
X/JgXOjh+kAVeBgtt8LoS3xcxW43gTSA9+a9z+aIWJCZ4c04Zjl4GiD4wiZ/K/HnvCQ46YpsLh0f
SSvbd3NttbK6k8PuOS15KPhjLfMRWkpfXuK8vumkc5JhQFWx8Lz1gQwo53Y1CqjhGQ8d8FoP2td0
/cBxbsc0hTW86IP8B2FVe4yPPQ4Ut5jgx7/NxOCKiEID/cOmpyIqnF2NLCfZ25s5SuRaypdc9zXT
FsgkyxHZzsDGZfO6NhVAj9uUbnmYBjcWhbHOGCfNEox/nrClojWt+QPgQXPkVfF+R/jq+4d6TD8J
5bCGcb0GcnUXvGEbZLVF11kAr0r6Lk1ADu8ppky5OM3wQy+5/abWZpdd2CktMxjcmffaxoYrY/Ba
qwZaM/AC7UotVmSzhk43oD+4rQdHqcVAd4/Uihf0cmYFaal2bFIH6CbUJ0/bXQJDL058pST4L8pW
YVJysqni1zKbusNA3JN4fIN6ISwooICDC510+Bf0L8lOsoZW3Os//LHQxW8oR0V1U9NzhOJPXtJ1
MYoFtD3sbXobhnntSDLDILfZqWqKnGDLwZDiAq6sw4+dxQCzAhYzRJXC9enwbg6g9O8lAmt9gSWP
F/RmTMdQ718ODUXX7igGNGP9Sip6S8PtQmZ0Vv5LsVtUGN/xU2DNi2LYcnYQDzPXE9j5beCg6p1k
QPU8bjFEB6xkBqxUFKAKpz+sqHsX4sAN5cL7rP8nGH7Nk8nM3t7/ewVpyd7cKm3L/qtreY2deTas
SCy4sHDEagIL1uH6JyIolx5LZx5tZFkQI0QYhsNcsLb/sNUdmIfrWQo7uBFBcb8KEkMG2KKhQhI9
83/kq5pqnW7ovgiGnCdcMYrdAMuag9Wj3jePY64I+HwxgCNQkhKsWgWbwxpRDDHlhpDzHt5w5jft
MQqFzn0uFYkPiVuQOa9FeHn9K2EhaicfytxZW70ADalGmjtYpl+GsLFINFDIcXf32aSWuxFyGYeQ
8upEedmGKBy9XbYdZ3hhP3elbECz/A4P/WlsM+/9SFxuzQHVkhu47E/kS9otvmNSehEUug2eowLn
z6b58Hc+rzuznXK+2X59EAbugxgt4EjNBhEj4cWSgfMzhNCWSlIumiKbm6cRJNGhnGxKCPl33/sa
/nlvRv51KZn/YDzKRgQR3yv7IaWvayIVo14BZp7vm4LY1BKM7YWfo1oMWU+r8/Jzn9za9NNsVlOR
PT+yEO1u7r5u2xuLIm4SgOYRtXUyYqf1waW2fOVjgUr6f04U6xyG0U6EllETufsfgpNRT3VB69py
ggFJ45jCXOpH0W+I6oASFqv8Bjv0PP9KtIWbTM9dU4V/R7Oie8NccaVrBphnclYEZnEgw+Io+cSP
r6Mx8oJUjgFwueBYIwc6n1SgL29qtl0o1ZYyaUXzut5qcOqXD4ZApZgFONcekKHofYudPruADlnH
5PxoTohYVK0LeOUCSceKiCQtH6Py0Jid/UEgqxFv9939V5kYEyWMTjC17ecmoem0MjX+ceTvIWfN
SeuwKxQ5q5p6+VQ3W5ybL7X9GDMGoLm28oRvzxdnEsCANKdgIzII/Leu25vFVMXIBGMSL0PK/yGM
li+Lh41HxJrC8UjVSEm0c9WX2xzW7vZMZBAAf7MyWx3fHksAumzNYAZ3HUDOjv3pAg18bBgZ2g6F
0Okm4r09U849Dicqfb4BMKKydcbXsdFTSPfrCXbyDhhgo53hOryLqBYbzV8BnLGR/HI+L72HEmMv
JbmPAMxQrKipu19NB0xFmRYLJI3MiISQVtG3RBcKtL+I0cw6lHuIiq6x7xPNEaQVgGjMRJ3bENij
GCzs0PsLzLBDugdiwEQjPwpL4WrKq1RZMKDzI0GeejBayds0p0PenlJIbNKuNgfdjZ4C0Cy5fTVV
BsHokcHqzCbA7CBXx36V3cP4/20eHm+JH6v/asZ+aV3mSNoL0KgwzmfZwusVlcHug47JunY7Wue0
N/J5xftu7tilxHGXUZNjSP1Rmadn6bYHGyLhfCubERY+uaODjuFzQnKUeL/szuyuiLwuz7dRj7/u
QsppVkvEN7ktdVUazA5MAAX9lQiJMn5aGXTJbtuWz5XDnnvqsf3Wnly8BWnHa5QNt7yuBTpMbtxp
sINgDOCNstNDoqpd9iopXHG4gyOy7U8zufwXXAFIJMPJ3vRD7/oZSjVBvKX9NRzj9Cww5DlNM40x
k+B5f6vHqo5Ms4Hc4BAV89DOVdk3r7ZI2SmgBt6iQA8TiKI/KKTiTwZ886gl/JFEsxeU+suI2Zso
1KAlvSu0+k8TRpJDFW4GXf8CwuVx+wNNk9+MdUgqsb5OG2Rm/n0yKNz820xSHWI5IcpMpMmBoOZ7
oTb60PTqdXSppwyoMfFbKckWdaa0uyMNUoRNsjtV6z4ODoDC5UBJ5cJU8eA+8Uvb6i7WN8sdTNh4
GMOqAVhz7XuNzZ1A+TWGROX/Jxn+3Jboqz+D1CfJwO8SSTKVq+kAQSUpuKF9RsgR8i6to2zBW+HO
RWTttQb1DkVoFrK31X8Qr3FhRi6OgVY671p/3b/7nDRaEy2+uxNJQgDwc1zma4ToTKuYgcNNQ2+W
/nwiHeTxA4txHBkm7gLt3juFjNdyirQ80Ivyz0N+Z27g2+QbVnOqWu715M9MQHJ1oJpsWh8vrTbP
1iCsiDPqH65ceENywtxaW5xf8MxJcpsrspnbL6xTPXQ+wD2WZYBO1GkgSOE10CL5XNx9vJ4D+oow
DfeschXqT5GhY5jv0B2Og4ya+ZMd+m+sIeLW5vAgx6X1eI/e/R+1zKKJeQAgXPaoev+xgvyseRLV
N3CzW5X6TwqC0ghSxiAXZ+5tP9Z/E7sCEkqw0QQlJDTvRJUBXhZuHWMTVtuvq0/UQEA/7KGM3TeL
RnukXIHd3jDPy/UjkV+KgFimgXPJbNbwHA3sYHjoIk3Q25VVZKFe5CY1XXJFvjv6mPbyEZosmAKW
dBdfTunzF4cfLn1+FON9Y+oaOAtYvFemx2ck08UZfZsOaYGDSg8xe2CLMfRWUoMcKXgwUTqK3efC
bRfHKjsyymH/qRVv7kF9jetoE4zyZNvg3tWD5dpUkkLbjWvBvcLYvoRlDb+WXOdgiHlIN+tKsUNP
GtEQ2wuKBu2NfFamUm3teX8TXDXy/YrCKcc8Q0nK0f+Maplo9PUSiznF4xa8P1dAbmHb9Au4+UIG
ohkpzW8+IOAnHStO28SybjPqCSZkBweNToLUGjwfUPLFqEJvjpQlHs9HGWfuEsbewAqroUslh56d
/9HwbgvmDTrSPvwNHEidrCpCxxr1c3ZTI53WO/xzvxoH1izg3vgAygMUVWOiCMAglLwI/BM0iVhf
YN3iNSMUlu0NINjpW2tA3a9fboQ144+njFG4LKmHNuMyQPA/JCEMkSCOTBec/TYotb1pMe1o6oh5
aeEWYxVheQXrJ4oqB1kLs2qBtegpe3Vu6tn+xzodMtMV4MC0tr2dhibLwfiXwGxfzWGH0i7wl1En
VQ0I/gC8bnhvk5912WNhxjzUkTLOZo5A46mXiaI4NwcQyjmxs/SKct1C5kAsaEFC8qW9ojmDFGxX
nkrBZinWFf1oRIGt6arXp+IM/6sEft0V8Y/zc3lm9GLZx7NlpTayCwxADp4YWOWdY7th7HwTuc5d
ZuOWEXX5uGiCyggP2pgvOXjY9rSUCqmACR2D7Diheuwoaax+QcDEHwHqxlkh7pPcuAOCqh1EOqVP
XHZefBssxfFRiRifWXGVfNXDcf4WIcC+Y3SO6VeOd8zsVpEXZAiAMje7H3f3HGjfOx8w2zMEJgFx
rSAu2BwfW5bbU75CEBPEXgL6kXn6uFBCOXlpskoT4u1Khb1ImZoNAjx/rV5KFyLlVH4+5rOOpHEQ
Kb8e9OVKZSBTVMtTo7DNPnPwVpic5aCysi82fVbR3QxR/I5E9mSKhLlnfpi5SPtVcUHqHoNEuvJG
gSj7Jn0veb8Qm5EBMnCjTd1Bt0H2AT90dFlN18LoDzCkvwOC3pmzGvIbwPq1r19GSUsaBFxPa5cQ
ebOMTGf7bck4qISqR8wZ6DyBIXtMcCIq3spPUxxMI/sBWnSPxtN+UV1ml4lJ9eCvVpHJa8Wbz+jR
DkVMyRk7hOWSb5maEo90wlQFs9mGJCSj7de0Wmm8WBvUfZvS9KJxkDp+GC39RvOS82TZAUAbW7wt
MmRH1eR2IyDgtAMDTnY7zLRhj+QT/+5Ub5tIC9T41VRFS6wdSGUYoO8UWVECIENsSW/NdUi+amOP
fNUVKXjiR0SIV651hT69EoSdHkLiTw0DP3L57S3jR4sd2HzM09O3lTt+nkYz9BRbAWREnlHXU9RA
U2Ss+QaR3DB1Cix2WfBUHjtIEWJtQLnF1Ov24SHGbpsetvIghQIo6q2H8qKF4+OpVhbbvY6CqpvF
Eo8FYLxf52TcqWwv0ZLIQJrVxRUDv9clJoD3N060A6JQEx8GHcGirPVc5DWBerSR1GJZzIzQ+K1Q
JudjTwI2uU86fAzGV5m1N6dHbxNj/BsJGoZKC6UG2bslt33VSllOhqsWiPkDiS9NKO3f2+WObLrY
p1qB8/EPBK3imKju1R+R/n2tbbbTbI+m+q+nXszB72jLxoBNW6DrdjUROb3Qi6VSKStccbH8F2D+
aYxoAFUXJ1r3H1EWT8+M5DksxfOtroFCFhIQnnbP5SxWbSJCzFEsqit8k66+Qmf/QAktxJjw+ZLy
Yk1eZkHeMVLGQ3vR9OmvVTJ3uLESZq8BfXgarLqaq/gJySq+lwvzkbKJCqM3UnRvkeVhjJWVN+d3
S+eFGD1DHzYZd7ndY5NObi0KQG9AgLKGBUNhnh4I9pZcgIFX7eX6XTzl8aqLtzgo4MNUgpuM0J0I
5UHGxr0jlIX82TJpeT8uM3U9ie37aCustDHJxXWsE9dyQwk41U7BWkx5rwjULJF4lcegvCOsYk+Q
jWwYFRjRyKLfZstgCJXskded/28tnbHkgPC4c8hFpnfeeHcBbaumgEhUzyeICZFPlZgdMD/XrwGE
gau8f/MdWD81hM0erXDREvJ48JyEUF+CZCu9eajy5d8O9kDkzRS3IahJlB+QSLv7GdOb9isKOPBq
IwW8PBYkhl6jFdtjQPgv3hQ6irxTOL97DlSolePDYWtPubfHtaZGzPDwUc80cJ54NIZJEHfk3dLu
dvdogQRx1GesDErbPVD0p0tPi9jYSPfgnebKuJ/C+uNYv98C2fpkvrOFnhYX3eA3TAuddPziG7kk
VRzlJFCvZ+AWjEc2zk/C01koh2b19c7wkEybfpk/RvxhOlLyWatW5fO/GrTTZDOcBVzrAPcC/FJy
3w9+vyOr5WWgwBg5Ya6cYTw+mohxBtrLyfbr8PuIACj8fqvKtipG0AURsD/lb/MGu2LqF7cairb7
ZtNPl1vi7EKMp3Va0PFCiq1ThccOARwO6h8f9zphe0q3Hn7h4WKFwhmpycBaPC7vglKyOhpl8VLb
obpt6HSY8UudURlBZrIJxJO1eisHhxmTA0FmoYeRu6LkSiqQ9TFKvnKZ9ueIDvWhpbS99TSUd5WM
abpNytTIrQsvWdsA9KgAdeUte966KiP79MRF1WEenYzsqMkOFZVV1dQjsDg9lDQGSyRTetTqmwn4
wghXhr3BgigJCeDka0Uw02I8CCvIh76YVVmycQosXM+qDiQq+FArzeLtxBIV44lD4EsFO28Vrlmz
lkXWJE7S5DDXUtUkp6gz4+Q3qDn5yIg45NIvY5fP1c68qtkLska6zxiTGpdrbbPfAv+Pgj7vHF1t
tiaD31FxLSR1bzX+WuNuqpCIkWMjkVVjbB80au9LgpQrtc3LubOA0tfzYIm+sWiGTPTATGs46zJT
EmQM0dncYuVaqIThyUUny/Q6OjNyneb6kAxziycJC2faenDj3CJHE5CxuSvq9xbSf59b3oftcBgH
/9F6fePD2870Y1VaJWWVhvak4Lq8ZGIB0Y/cFaHbnrHJvdsuChcZaR0+OFtsQw/96nXoAmxXoAJR
ZBmSwLP5vECgqq8ARIFIoZo1eS6OB1XvikDfj1EikxfmCVqRjax3MsRtuqeyAvBcPuvlT1aoVAqL
eMUAOcJchPWNsbe/IdUDh661D5DOXTUJTwERNYLYnGJFua/DXWzqWZpIm2Ighe5KZ9Fa7hpqya11
Lz8Y6rfEBJYSqW++GJ4zR4X0Jb7gh0xwnFibmTvUM96VbM04c6lHVsFdbkj1p+8FRv7o3GxA3Ga/
a6V1WzXwzi/J9mOX059ScEFMkrJetb5CaahIJFQoSYlbtfJqjLjvpEOyHAFtNvfUbCNuPJaruGoM
Ap8uPMokYAWM1KQ7ymrz0u/HsN/dsJsWd2ZBnDLBJHRDgBnZkRt6K1nXDjtCVXajxqLJZFSUZXKa
y/MDTKOVXOHRRuXTGjOvMeGVuR9rgAdCncL7V8nGJuome9nqa6PCj/8ojC3ZKtJJvQyHmwA4v0tX
5PyyleG0QUPRNMpaOFKz+HQQveS6D3U7f09kgG24VHL9oeUzBYQiTun7pk1pnOq+WSlmdv97wF2C
eSX/CT88qghsEwHQUdc6fXNrY9/CLHvbql60w5QwKjpjkCDdZj4bMHLmnX4wXNlPhBMnf7m2Nxkw
ryaCzqUKRqSc5lc00uG/9FwGDKO6LlJz70L5O5kXULt/hwWIj65zOEIBHlsPcT0tUHXjRs6KHsXU
1tuU7jQ0h8xGKPtcci2qrUoTQgR4mrgQXY9gYvX1r2QdlyUFaJ54jnoNhX3RdsGGSSWHdQHnqhJz
St0Yfr8yF22ffxWma+kMk8aEdmLvB7NjwmRh+kYG15mcvtPh094VgROcRvIZ8iIE2yhkARNubv/7
YX7V/+WvszHVIc6Q8bVcu91EF2cuLoIwe4teWO+AP/uOhoojcL3a0e8XrBO8/eWVI7IzvfC3hyJS
Jv2dIR54I7tGPxSXQuRnN+uccfB17xurXaMUvY2f+AXFjGCC6XtMQmXKEKAkFRh8rYWMj4R+BYXd
5es+PHOqmGcfQOwxeLOKteqJ5S6xad96LfPn1Dime5UlDOknWeASh/i19ul42CN1qF0TFY1s7mye
Ubg94TrhQeGiW8cxayl7nCuaoFqVF9lBnhciqdphzpykK/inqVdTi40s11spOAkzGsE9P+VMuscu
x3KuLXZutyyRSFZd7WQ+CzwXDyS++adilGxh5Fs54vFm6lf5l9Dz0Bz4I5KKlPO7meYMmFsBlM7D
lF1OvPKjVQF3MGqsprgCOM53Q/DtnkHJfGusp84szTT1dqvXLo6srywxWxRevJDpTAO9XRe1Vtf/
rDZ/777qauJuXz//006lWGa9tTgnlW8L2ULKWQae8fyd8ntjRogXEu+Lbk9fUKa/NQ5GBVJilaKp
GE5Wf14p2gozx97urpCmseb354zCk83eBvZwZ3TIXJSdOAw47zF+Py7yg+J/YK6nJTC/ikrKRNH0
dJe67EZIbXRfrs2blkJPk8prT9XpMo4KQOb4CzTeo8JRJrU/vM7Vlzwa5KUtt7qfI0J6PDYVKXgb
00oIPyhz0KVLsmCIxEbeEwUBnDN1dXp/OX2fTm/C534NIQt+anEmAnqAmPk+/HBFSgk2GCBysjuM
5KMmGXWBB9C6MSo7+jPoE3/E14aajEB8JBrfR2pcE/oZZiW5E+Vbd2LkPOSBWp4jjmzZzlLbdaq2
IyzuNO0h43ffyMn2oYkvnEBiPLQchFKNzx63hdD3opGymriMDVmSxdTj61hg2iHc3pQe8Ze1tNPU
+LfCnh4LMNUdLwfcL0Eta6Gc9yS6vJT8kgUeYBdIHG/xA95tYUdaxW5DWNj68irTk6NGvAZq+mFE
6846mgIc32QT++/amsy6WAIxpigA905bjy7kIqMoz+xBLB4LUWAs6OyDf6wjGsECwzHfqJ4MF31q
r+S6VeyT4SCWIv/RaBJPEaxuzW7o+smYdipYJoiDgeczr2r89BBJjC7hGnziXugqqEUb0Opp0iLw
cfjemndW8ukmbHll2k/FjBbH+fAmmgFA1xR62uqyhk0iZBTONR5DI6SgoGaN6GuyMVyCKkvsih/R
ZlpNNQ0VCrQUc2v6RjkoROwf+si02y/jtKakTVDPa3+39mYMmPZR2q8nPtQJ55+btIwAnQ4RRPkO
dT9irEbYGkULdFbbJYW74kjLeRiwZyJ6js2r7U5tesE1v0l/uC1UQnms0Q7mtbmz7zXVCcVKU8bH
aUUJYPwGBqFVFQXfvw1yAN4ADGVQlenbFoAPbLCgxN2JTt3U96AeeA8YOHSQoJq0pYkfxGgtKmli
TgUItfKPA/y41aDX1RJzLZyj0kkjqPVfpQYglP/tqlV/S51By7k18AQ66/naB7A8ofFgGwlmsxbD
CWxuneMtcujNhhMl15qLHeqtus0jyZ5gJ8pew0Pqfrd1Ufrtdkp/nYTzGzR1CJ+ilFxZLMiXSImQ
FMJo/0rinS71Pzb3GxYXWLLukMWRa67m+vSO+3VMM+z/FDciXeJ+sfnDQlRUUlSb/JVFLMcDsRNm
yTIJ4St+vyztdaIWZqX/FzEADBz8gNTWIcXCHDymwowxtbar59fyZpb0LSwqjpZbV/PoiHRAqkgU
Ys7c/NoxM06H73rhF5BTMyewJi4KF7pIRXKBvBXrLQIkBQsHxB06PWZSDGDEaZ4h6hMKeQMhMVAE
FrTCUnuDcOWPadwi5PpcM2sUbEMwRWAJzH6aLZfmBIinMrxF+GOgYrm1BtIFNVgLYw8HPM3ll4gY
/1Rqgulfbav5KUz6GLhr0DhP+IiQBIlsCug22bIBdszYfT15M1zCuruweBgxwGlfHR01nxPfMtpk
mHjYdPzvHuF88lYPcgpJs9SqXbv7JsW4i9jAeXUn4ILa0vtTTB/5oWl3ff/wTdICKy6JCF8WaUoF
LAeZgGk16PWz8htVg/OMKEdJaelurvXJdnMtV6xuO1OSOHAS1q4BJM1nHzbhhI11NrVj1c+KkyVv
kwqNTThn/WSPY+RhdFI/5twgKkIZSaAOzlX28A8RjAIWmMQIAuI7g8ZgLyJ61DXycxg9PkcAhMRY
Z7nfsg5zox5Bc8hXtnQaAjkF6NSpXHYxGWONHB0rAzAGojXecoA8TYOs7xXBupFKiZH3frWrxEdr
+X6WMYhuyb2Dfq17l5gS3N3wJPB95vSQZmZEh0VLxs0KFXhgb45kLzsCuA0ibGtevpKYtUmmQuX7
dyr+KpyGmFs9nMRzSsHIvZZ2/5q9oU63mf0h9oE03C5N+rxTUAlfVDgZ9cqyEujmIDWJgGCMJsD9
tpPmUS+s5aaAOYHxQ4k2r7jBRLwUxAbqIdUK3no1qlvlN2DHqCWWfimI8i+P2795a8nbjolU6poC
gUZaNxKXYQ0qltIKOLwOPMpHqS4MpyuzveCcD6hZvCEXdAFFCaRVi8W93dhepwz47L2DaXZ53Nyb
C6qXCm6o08VvZNwoxtP2D0ML0FgNd6NFx1DXBl8pIfNlCDzAzAYVLBo8NC5WkNVSlBvR7heNJNsF
DR+HaY3U3S742H8ZTHEsXNmPcEzid2sTb3nAYBMF1mOkqUapAeVwuewjFR+dPHN9I71/3fdySeb1
PKGV2/2SBw0f957MmFOwjn+FPmdjPlvtsygSHLM/va/CZS/yPlEDMdGj9gZb5X/jDc1Lc0rNab9s
JuCihwawFnRC0/IcRY/Da7Vm0PjJcxc6+8QqqEc8gCbKVfnr+IJHSiIhPc9IMqKgbX4H3FqF90xk
hP/olnrNJijTQtZW2BiJex0L26OBShJk2Noi7paupplA8Z9PcNL136BhiCtAs2XnnLk0A0zJl6LE
JVN5f/q7TWlywjA+6cpEGE1dFqaN4DspxbirU/c+dgeLAeU5LYt9qG0y6Cd2lFcE2Cyl5Bs4eiYP
GUg7g6bayrV6WAxV0PdzOlRUQVolAUVfmZi2fHZ7HAMlILhNw+dv0EQGk8T2Nv7Ao5UmfP15J6vZ
I3edxSY9ipBT3wFTzsTt8lwGmuJ+C3l7x2bHYQNEdQTgRmR8ci9SyIB1XgiSHQ0K3hDBEWh/I2mx
CQqaxht8MzGhS7frwr4LksUau8LFxhw5ypBdlCaLDL3K4g36y2hBt498EBjqyc0qzIllLIo1ixbn
NqisFR3EkmwHs3sKZkZET80iKaC5L+yTnYYWlzhQz2HcNnLJjzVj5Jl2EDR6+T/awVlIEqe55W+/
i+7fnF7qFM6O95ymGuTEbPLT3LUaAjThRN5u2KlxQZgnpeYe/DbO14TcHOEHV22w0UeJJAnT6Unu
c7E8rqdHfr9HZdhifJ4Ks/CWTQHb9yjZlw0dJHverNIHQEH1bGW/TVWYiPvrGgsV/GUxDa139GjJ
ANzxpCFg4WDURnL6K21MvQ/337R5Oiy8q4p3anDppHlP/06CNrXuD7K9rsGKY+oWVtHkJiUDdbI7
mOH5Zdaq4NqWhLdiOIgreP+5erIu4zBlnT6YmQzETIneOpjz+7/o+trcJNOo6Q/nuupksARP71xT
yJnXCgT08oLzxOnHoyO/CcgzhzHUUG+er8jemUSZ2NXYz200yTZcgH6nUR8xCTpsYJYScgIkSntX
T3fePXWKJ3DqIzIRQIZ1hriAx8/iip2iiWGZ7TiA366aXHXkcwajfKuyEbL6Fa4GsLn9h6b1By7y
Ctor0M1JtQniP4xowGWhqVwXfUJ1Rxep/ZMpY6/FdKXuuOrjaYeN+chtVcA6bdVKYVF/F5Qfje2B
kcvQVObntmL5pymeeJenK89qW9dyC0TjRcEGGGl9oIrB3g/rPQ3mJnIL/KdZbhS8/p75aqrCHa6f
Xx8L/tqOP7R82cGz7+NeR5bqqU53St4qTPIM2VwC5TrcQIK0sijKOf7Qf+Dn5B98wp0i1f49M4iB
wKKdi048KHCRzJjPM/EP/mor2LKe7Q8jJ/yETQ4pwPj7SkkUq1YWgOffKorBnPcwxKO6GInxFhW2
L3LRYK9xZ2E4/LsF7Fb7COU+vc394w07hi+Gfyk6ALlPmdKhs05IH8gqTgvgUQ08SDy2Imda6Q7B
KjE+XPoNa1X9CihYWjH3X81+KRydWuRR1xJ5XY/U/L/hRTd01BHp4aSQ0NIqDnZJ2TS26X+2b6qd
ov6JaKaVJnHrR1SOqwDPqW0bJW/mkCkoEKRun2uPOK5/JgcXEo/6eDuH2poUI1aIhrumi3yPvq9A
RZTgxeRmId+2lP/K7RCP8d0Pa2njtqYCGLJAQ2kk7UvLYtdAEtMq21n11NC4j/uiRXXkw42sJih9
mjKcG4ovIpvHlZ6w1t6eY1ck+p5yA3ZedWi88MCJ432GLysN4FmHi76VB+5U4pNF2rqm+S6wlxG7
U65bsBCSeVm431zvoTAl5ZHOpMkB9nP+zD7xFgfvj9uVFGO+7QS6Q/A8v41igigaVTDLCY24Hd/9
16sdXAf8rxzeAr6brnGakxoYZaKOolFvt43VsTYrbUzomnz+r4MyJgloI7bRvkoVeoK4/AD7Yuyw
8Cbd4Gl8oG19KRqmu2fEFM9w2Hs6Ye7Rmh94ldaQDTgtlyoh5HextHB3rHKTsYkBZJ6lAYTKovao
ZWLoFxtFdmELY7K0iTVgoRoK8NWUoaRM+QpbnihCTlc/24+YoKkyeqM1XxOHUOW6ffKuiuFlKJqr
iOAmHyatkHDpyQ2lS033D00f4bUW8yvEBP0B8SAKguzsAgWDsuPBOe5lWLLF/L1ys1u80jbmBUgY
Y6362368RYTmtODcJtGOkl4h+yM7ZDmDvS5na5r6c9UxZAUZNQd4EVPS6jTufYjzLhINWVelhGBS
xMQBg2O5I+rWFJ57hzU5CZm/6cGzrWhNW4kF9RUahtVnTKkW9c89/153XY0+I9GmJPXuyXmea+MD
mOAA3CxrHG6J40dQg4jqtyph0CRQXG9mYhrCMVf1u8y++SbQa9mSiGOVbPYU+uNYGPhsY6374rmO
FhJw04PpxXgVTeXZR4HCVqaMm6RqrfqukvDFQJaNSM7Eo76wp9881yDQopQOLMXGSmMxNXG+nJdC
j9cR0fT1XAt2Gr5l5BZ2xg5moV4hiAaQXLjs852yMA5iHlxpzlcxpALCohxVzD3mWxBQBEg2x9WE
6kkuSNoDdCU7Q8+F+b+8ra9JwhMOKbqturwkvek2RGyWFurYLLgtepLsfnigA/gZ+Zq3JwPHABn9
trtMAHdTzjZrHQbnyyj5TLLY03oqjkjCKhm36ue+/e9eiU90hnrmH3bOZfUTD/LEZ6nqVMk42SIC
/Hmpyg20x/FTGEFJYfEY557WFFWCvFAzBr7QGCuozwZpt+39P9f1jJGvWjEex8Yiz4XcWaJw9smb
Wdb+sM9OF/pTi1aqENhhx/MwPD2lk5+VwqKRsIwU2MLyDG5vQmVr1e3rG9+ismpelWq2uvLo898G
0dBiYq6vPrnr+9/VUVG9fXShtxgbkOjwNx2eXHhVGfL+nX8oxoHHlCq2Rd74AJrMmajAVpIkqShn
P9EECEGdIuCmkgBK4cSoH5FWnvUzAUdsGWoIi6CxdnxiwnpP6yQnXXAAQp5SM2B0nTfrM3lW3fhJ
yLc/vuRsnlRF3cE1hRTyK219RQnFvs5nhh63iKIOVbOE8jq/ffYJpLDEvZ71kQ2hiWAXU9Y343LW
EgesC0RPW1WOrP9eZW+FsFCEUx7FnPEmiehwIAvWvPzD8wP6LiPCl0wPnvRftpUd8uoMNVYAcgnz
AWw/tW7gs6jN1Qr1+z7Dl7D03H0j2W6GhmGaqVA+p0ftpwRSrxpujGnvoQcne2T4XbXkCaVN73xI
2F8fvAmCAV1EuqW0CszHL7nHQqQmP52d3fzzZpYvlrgtXiqBKMjRApP/sdP8yMBSoHTIWUUDZmbC
QmFhATVsFc/lunCEpp0QABmCoTDx8nnMt6ETLZEBntO3HrkRCV1/thfU4S6UGOpWD0LrZ8rPF4iB
YHbSTnjE3FejV3lc2joRe7GSLpz0V2Lfp3aZk74GtnNiCzXrYvnjaxvzlOJBvrbGNAh9tyFQ4FrV
RMLh7UIHYlwW1IYaBhoMtt7Pt0gTyC2Poy6/2xcsWnvhJTQ8pLfM6uLUb5KzCCsH3LjXseKJJYbb
xZshxFjR6jL0coxQOlYuYewZH8UJmSByD+HVdM+Shn8h/anKTwK9O2becbJmIxG6t9ZQ54aBOD47
r8yH9hpixbiY+Ayo1D0uj2OkC1X1tFkJBdh8c5TI2Uvk6KyExlZ9PRSTKbr9ZoDf/T8eVwyn8jyl
slRVpWcIRFYj+rQBUcsTgobNOrVz0ptNN4aX1ilWixpGrNHh/GB3bW4i4yFiQ0va8VbduSI0Xyqv
UaeIbff+FPlRiUrqdcjqWLQcQro5iNU4mUybB2AR7UL5PzHtViVuem8NKHWmiW51F7ZY+ufONFfm
baOrT7WXzESVHkSu6EwRRJfk0NlgngXkcnkBi4KOb3QDeWAGhDzNbUe5jBKuBdIA87oHYW1mxlrw
8J/qcYkt39zh5mSiZd+osun5SJIlWPdXmPOW/P/dCAuBGiOWyFTZ6md84w+XUOOX9GzGHXqROe42
IV/Vd+Y0a3gkyZYphlEJ5mfxUBzDN9tMJ7BThzKriYclp080BoGu7Ds4HFs08D9NUleSjEuVeulc
mKw3eMyneHlD91ID30ac5iB+45E9B/mjkZYT7SJdH63dNR1CXrOc3yfTwcMSx59iq1QxgHmtXjCl
US4dwY1veoQHJCUwWJ3K5Q1U2J01yoHP9fC/INXIx/MnoEopE3GM21QxHq6sF2rI3d66FC0RkcXf
j8Ii6S7IG8BITKzcNRQR7YZ/ybsD0L/39bu/pUz25hQiTZ4yPP8/3KZbi9jXGgn6fl/aYkNoJfCO
s3dXeqz3FMgdCyEvoQw6FEG9sT+vScjSJr+e+h4ZrBK1flzHiXv4NpSPt1PNYiUrYQvjyTEMhRNc
Sp6NFexABuTwRll5BfB6dhilMfS4my+rA+XLMJxfQdrkgVhk3XUHqN9yOdXERJluonzlOeYL6IEm
xQyz38DzwFzxikjwzCk/env+EtH4ipn6sOrrcx5n9ry1gPVQFVy3Qq2YgxTbHxonXHRiV/VAHUbP
0OwzesOyaO4lGPzmvw8L5Pe9mDTRsx5CwAEkaaoJTVzVsgyHEqPz2GHf4qtxjYApnCo2/NEZldxO
3HwtwFYnAzI80xVQ3e5Ol3f9Ba4AOkMqaGhJUwGpTwJ85TPAEfuF+XX8SL/y3gc8uAorpoTvEAHJ
jV6ha9YtVHs53eg+pqy7NSXUJjI7+pmq1jvdJykC5SeFA5bqkvD0orYxsSn18LSXIcLU41MbEfhT
Qu/PI5UAkdhg1iBUNXqn0tWOoAbH1E3uvo8ac33goZEcqh39WE/RuzxLRzgldSJGwVv0ile3VCeQ
t9zyiXGpIKZTH6h2ijbkMDHt1pPwbMT1bsTsf4jsoKb/n4N5NpwitQN/KiydU+WyjBcXmzbq9aQ1
+Lyq/YeHopVqf3Sed+lzpLlf3PjG23SwlOmToYHBE86B2KNcSzWZMkpPgpq3I6hhrsUO7IFdC3Y2
Ff15Al9Li1K+uY/WzEvzLEDMzcHqjizh+NmYoedRHHolddLI1PNLk1apRoLYDJk9sBR49L1j1mGP
gFMSVvVoraSwgnNG2Cofw85jdG8ZoeLb9CrIqzxOfEO70I9+lytgKwVOsI/huwuX1AVEANnWgy8C
uJ3u6iCvWGxkg4oXtFKFtXYwixc2LIl9qo7zb6NVinxwI+Ky+4rDQVxol6ixKY9a4wSMOJya7H3/
iMwMkdDnqFpV+NT8CEHGaoQPvW3vzgOmTxuTlFoIdf0Q3B8GbHSZnTIh5bVCGiYnUCbEp5XpRx6R
S1GyBgZ79Yy5GSoSVg7CTWsNkOvCYpDRSEnYVul8F5R2+u2yQjtO1xkPJVvpfCm32zu+E31IxovV
C1nUMBMhXFPSzF23a529NZxbc6CEUraEePDb+bh5KasSaP43VMxHr2UToKENOTll9Z4n+Dcmax9H
eN3QlEjWo7v5zmFZ1zgU44SiDtDdtCjPqWGJktJet6Hihi31eZVgFDyhGpIDv9oT+5cgun9+cvVx
zS9uN0/UjkRqulVBeIfM8UK0iPFa1QT6TFyJP0YNAdh4Tlxo5mt1u7kyj5A8/7sNNzAPxqwmj6az
sxFbaMzFEeBEirDRKkS5ocyjJ0E0wcCbcXpNhcn4Q3C1mhsGSNiBmsTua//AMlHlEtSHDReoYf2v
KK87tlZnLxYv6o72Yk3R7pep+QSFS1Iwh7C9s6ngGtbz48rXSx8nCOAwcFiW7x23tMZcIIIufKRa
T2B8Lv/blxMNxrIkXrO9MszwznEtAEnBvE4R/wmUFPI0TKao/OS6lVYLodm9/zN98oj0lMaU4jgt
ws/lGnqE8mfVWrapDbgJNyhHSs8s5JXDnikVEI0LCBcHDOR5U5FA+9eJOEbi23toKquGgeMLgT6E
PZj//3xIMqS1XYbQwZSSn29CntNexhPxSNWPweTm2vhz9d+6pvhxq1q3PackMZxickTP1DknF/iO
DmH+pL3VOPKGOr3uLUEd2rXZ7sGX0dWvqUWRfzHUumcH6ydtbMiB0TWX1qrP6fCxsRtJ/dGc+0WO
Uxf5z6zN5HmKg+D+7HytkV854q28zWAvbmVsdJle12ty4pgW11pTHaCZ6BhkkoioEa8jS/Nwijqc
5/XZqjR1w+dW3FKZBcCVGPpse3YE9r1ANWVQOirPsb7vXEjjcM8oWf/u5KrwOUmBTPPIi2TofbeK
Vy9iLhfPH0pGGAOax5knfH21Fs0p6yqroYkl1TcMciycUY4+piPubjGomcjrpu9CbmItKFmnA531
bO1QLsk6KUbj4wj3S6x8y67FWEMSBFJYoO7/PPHXBKzOwy0A6v3L/ZLn0azEM8y2AAzE/V0cjHqJ
jhl88lv3bTPvsCDHOAIUJaqmuo+9QxaUePQ/ik5BZrD4or40/NiNQoUthW0E26lnmZprbfAVXyNv
tD8mJdupBBtpJPU0j23TLgAF69zM8IzRrrEMRqiYvpGtHjRU/b8DgH2mcSIRPN+d9N0zGI3U1eEH
E+/NvGG6TdOXfbtGSgO3GFEgVDa7EJ2hLmX6vRpoUBYHhjbYNx77dtcZ/eEVFEOSPbGz+L+a4sHt
CY6o4edus5Gc2J218ZNjX0V1Ss4BbIHu5CIEdx3hz8OiYlrFPosjOAUi4A86AoAc+vqkVaeWa3j2
MscVold28Mn1zMrCL4LTOksUe39+2dgQg/CWmAGOfS8BXeZ1CHTQbo0KORQLlqiEMfJjpRSj5r84
1uQLuOOEgcW9/gENatuKA7FkypuD3dO/+WJla9PG/dFSu/ZLvYJr6kuS9MurVIW2yI/q9jhcFp70
sf170F1Qs3avk1tMLqzAWIvSZwOzkp+ZzESCcF3INhij1jTzU+Ae1jtXwG5EfKnJ06hjugf96IG4
vfkH5Dhp2deWemdt+SuikOFH2tFaBZTlRLOoaFCsP4EbXO/BKw8euCFZBiIVLmBuEo0tbVQ8pCVl
dExrbcQ7JbKQqVi2a2y7qsmjNLnxYIiwm9J4ttmNiBqaw4rbviomCq+dd2kwTphUeSgi4cHIrae9
GdMGu4/wIXq8/T4BV9LLtu6nu8p2aNF1yq/+aubI0OlXTWLvBn9NweWDPi2HboHghLhf9tNMTmpI
V3GoCWikxGi1SBua6eCUS3D5dZkWArnkq6SV7IqPP5YRFLbUXX+MpQMW5xr1ohSuBWLlQ3+Vanoh
DybZWXx/8c5Y/vaVZLHRaQwIPTkeK0v7AGXsNghCxMOnnV5XvlhZ+GAf5ElH++tk6WSlwb4/Sf/Z
SCde8amaCT1AmM7YSACcz0SAEbbHeU7eZ6ZoKIWW5L6sbkPk+1fU5kov4QtAWSo//nrWcNWECw3a
eAEAjjwSuXjn5glz+yDQtAMLOOwXM0kH8/5qbd4LsoobINPzXDe/eC6SaSZ3kmsS+gvgV187NTiN
EHhIoZzQgTUT9/WvQjsdfwvGEbNo0tVAm/WIBVuLAo1rYROMASih0Z6i4Hhx+nlq7fj0iohz29Tj
Za+Vuaw8IoqAQWtrP/+P4B6RzgHc3o9+XHmSt8bPSiBFeQSswf51gmSVSiFZ5XdVCoTHAczInR3j
cGAp5KJ35eSSRF4nYQAbUDuvyDEWzq4kyO8JyTFoYxldDg6KFiZqx/9ddZnkXBpPkkrzNHddSDIF
yJWDgIIVKwYj2Jz8fRLIzSzY4pfJ4LJOsAHSHYuAPYVejZgMwzOayj84cnDWrwYAgQVWXSMu6UGG
JocbIM+qzKDtoFRKcJhF3HueLB9TPVWKWE/Oi48ip8TPPoCxt00HCC2drvJZ3OlyuxitK+qlrf9S
+w3cuEzSFdKaiYk6IePI88vpwCqCUnbD8aYuaH448rM9ghSCsBkRIWvYrT4MNgZhWeA4zeYJVB4f
L0bdEFxcN78RfHeipFqvkhJ84coO2ywwMs4/j7KWHjebRUt7P7Jipgqgbr3iHsYEGP9CLpIGYu0o
MLXwQQn8DHDXWTcjo/0+yrtZUoq0JC5gTyvctXw4Uo0gnDVgSwshWaKsew5ION2fyYQfo/t1xVGK
4sG3LhLHagwV/6AQZjr0vJiVxg7ftnhczwXGHNuUH1hFlr346wmU0IZDtmw9ERIbLuc60gZjlGms
1poQYtyiE1b6jnUcPrrFo65uwLO+MZXnFI1BGeeC77Czc7NPIunfLVfmQvk8d80K2luZUkJFVHNR
DdUynRyjGK8fzByJfCgLP334mkxLI3FhVs5Fs4GR2S7JziQu9jcNHRVajWOq+rx/9cOzb2RLAQ7T
r1btDSA5R8BWtSGMzUKqM3b2hsh38ySo4djTpCyJQsHI59D4+BJ9W78YnN796Z0J8IPL+c+N9lGj
eL1weIwGnf+i/xLSfcMadlEaBN6MbBWK1qW3Pn30HXmsBH1NAwaPsXliUu1Y804IHtwZdRyWHpyc
MlmO1bs6ialvhROiSlsaH2FkbH/DcrzDB4rN7/obuzTRAy8D3y1gpfnk7BO5sHdmk+AGNVYZHFKH
YkF+/d0dE0hx8dTXnN8y2QIslBTJ27vYZ3BaoWkXUBtEBai2ceZcV9kk2KJYPnLzbuWGfCjVQQup
+3DN6E/zYIUX3FPqVd7RnVGakzTYPaiTmO3bUyfgTFE9nXnzSDGeDIRZTfBBA963KC7xDsEnFozx
lbgZGL85PeVIph7L+d3qwrVBgiesdK+eo0P6fBRKNLBhzPepdK7f/iWrhQx+8e49X3S/7zRTNEPp
bFFaASLf/CU4mPG5jJbKZwb6zSnVoFhrs+AUj/kstDpKrZQmjpBPXdnH/690KxjdSqDYHIJqZMFb
oNagxTgzmOGRL4LdFVLGG/Oa5RE181UuG8/4oeTtcZ8rUKhsqdwX7Bo5qd+unNKjioXWGS5CdkGM
hwaZScXX8EMjU8fZ+VG7zQc0qh5LxPMScDi9dkEzYwsinH5iMsk9ICmdyOWaHD5TgLMlix/GfQO3
Ap/kI6ldlFwlulfy4PmTj+bIIfdmvI7MDziduqId12LjEMbln50hfEsR7WNBNZ8rem6hnUCMcpgH
JRuOiuBBAdodkX3k2P1V4K5V2a9+K09Fdwl/+GrK0QNMez6soT9SLOEQ/+Ol0OuPTGcjimqyegih
jZbmI9fZMs5+ptdBYUmOwmJm/4L129i56HTsMLQv2Z3HehFjXi2naLmDfozz6mV60rJIIU5ucLo7
+h+kQCRTHjmvOCRkWhvK+IeCzJFDJR8hE4m08yaYqRWjyaBjC/FSWmf7PpWqjqwDjMNqWmG20I+2
H7MygTjMlFos2Sg46y0/po/oih+UqrcMEagY4WJLfVwXn/ohaWeNc9UTYcGxifjCLRhb55C1H24G
Gpx8T/9i2pjwKrER15yGQLBgzHT53VPQH9VwflnMEs3GUrLYw53FuUmWMBogxsoTAEaX90lsfFrm
6qerIDgI3CArYjzmGwDQPquksDuuYcxnMZM8ZXD0dsYtxdBNqvay7q2S1ykDlHQhHbiSE8RQirk2
HXxFW8nOyleLlogzHv7pWgo3HpgD6olNlQht2vviHfxViSQV//HkCNidFWESd3gzolWZjZn25UPo
8iTLoOjPlc0mKHfMK2t7DNzqRKTWEsR4Pzgo4xohg/tlsfFSMX8UPnJtSlB3fqrSiTObgyHjdlVs
lGs5XPQP0CRgamn77TMNp63ky7ZdGXo2YdsLV5nZPGbO1sTPsKycS8FG2ChhJXSzoImQdjvlf7LZ
WeaLgeU15iAhKmxG0dvCFMh2Q8+DkdSWUFW9ByhRDfMTfzpL4zsS+lZGSwHkX1H6UPVAHQiwSHUP
jsM7Eiv2UAoIz6MFgYzCyQTJENtf76MscDMKnObFeAz536QsaCnM60ziHZM7uwdkybTjG4PW3o0l
/hkArFWdXmCy/1s3YzxdaaubJkp1tmq0qBZR3UcnqeYkIJxVeSDAnZtvkDAgLX1rZjxMYf7IgMzf
us1i/gEkgJCcvG+tSQkYYgJouiLJJii4vsWiOAVffBwlY2sb0fgL5YDVAXmaASESpn8lUwJ/S2U3
zD/iJ+Kt13FFZzvoeXdjk41nDXLrinfEeTEWptbkw/BIXP7X+ceVcKgPeC5r6MioOzvFKDQpeune
jo32JHDn7Zxfcczx0teGiI/aCNtjhEnRS5fHRPw5ha7gCqdYTXohDf530+zqPLbDPrpn4uUrqpCj
do2498flTDCcMvW8CAOnUReZCsQwD73ThHHb4ScthMUauh1367+0yJaEf6fhvRRhWNoTxCQmkmcN
o9Ax9mKbXRyJHucsbvG7h+pVrwEmWH1TFD2qKn3Ho1ANam/wGxfZLr3hZVLwZGyWIHOpP54ynoRF
a73fVPknv2PfM5eZWE0ew2HgOgXXUPzvp0R0edzLwtJg/BUdWBaVSbfxQyeQ5t3fR51nN5Vl72uo
nDBG4edxaqujRD1/9lz+ZWTV9k+deyBI6HhKYdQ35xymKAvs5qdOuMRYWWVSXEY6ogYv28q6CkI2
uHkZW9egsa+GhYxt5heNSdm0E7cBCrUdf2lIpo77cBcJWEZFaiKvVEjpbtp0fykdoArTsb9KvGHv
o79Nrs/7iSJxZvhbX5TZLT/Lq8hwMiJ2LXjPWUvq66j9vn54O5dbRxdX8x4+2QIZmlK8f8jVCJRq
7ZZJzbnJOHSBS5DUsQghl2k+wdaToX6V4qteqvBYhPABReyYODgNUwat/vWqBDwtNfA9bhjCFMsd
bevrRawYFfHNfUMdvN78Qn1tImlJxq8V6KXKPGN8hUJkQdJse4zKHQ5hV3ltYyQkuQ7NcHKdW7vt
jh7iE4GHDiyqmg1NhTYtkjjS6Lz9aEJxdzZSj5YflO7y0aaDFL+Z8M9RHwdAfGeZQFSrc/D8bpGB
G/EE/w3azWLfvCsx7i4GclQcuhaPXePFQY7r+L1EkiABs8V96yg4ezBMWCumVj954Z4Mk02qtl9I
OceCIvv54QPMFi3nJaru9HegEXR+BXLZBqplEP6B10c3bWjJj10XujOGTxB+BDozTuSSdLm469W6
q9+UWQwXeDJPEALdTieQQuuEXdUnhiHcvlEy2VcwHeZ8xE5DNr9j0Y98/yOs0wbMh8BWkfsPFiMD
qofgG+SZYSuzNXxpJi4cxvL63ud84MztAZvTw4zTizYbvNN0Se4nDrLPAU+HVn8iyUtnKTg/bG6M
cq/LQERyjR0vEB6MNk8KpK2lm5nudglISzogD8NSPKxDPTd0qbGMfzWyJ4aDonbMmKJem2gVFZs/
fEdSp4Cva9WjlMzY5D4+TA5uTGYYzSg0QDnhQFmf54SJqJZ+Opnf/YbkbJ5KRb0UcAXZSA9NFCvz
LQM4XYVugmqX074mxGRw+kpAG9S1JESKkXmo91guj9H9pygzUuKBNWB/Tzvls+yq4BQryXJsRfm1
SjW36j4lP+tfG9HhlNWj8heLJhAE3bNZZ9pGZRqAFu7Wwh0R/gHec4s8qNScPVUQy2Y9X3MYC7yT
0ys6mpOywuCmAlfyJ6UcySUDc5U288aE+gLV5JsC5k7uCixhYFpUPji9YP9YbvGbw76csnbrsK3y
P2vBYAc1haggZsSdJ9SLRlNzoqiR/DsE9xLiXpFRUsLMyWckCOL1Nc6qsj1eyKxT4xdT5BU1h/QA
T96ikH1igxcpU2NtvpLwSqr9BCAjbcqHAw88WCqid8y30+9avklQ4Vt/1En6WF7UJCbCLMKwO7zo
JEcNFQ/CiM56uPGjkHn6I8nj0Al46vaQx2T20+xBiI53VHkdEVPTXzNTaG0IJVyu3H5UFUMYBK4p
ygsG85M7Ltj4mT7UZ6fzzl4iBwibLzXCV7NXZPf2o4xeUWkl8dtPGcG0QIov14wxSwrtBmyW7Ugm
1qbNKzRauNEr4N/UM91LVwxek4jGBcczFKG+FqRQGraTwAMamVKAMdhM6pdeutcj+4nMcz//+4Zz
lPfK9WyPW9+6RGsOaVYXJqz5awLS82SAntxaVvbVBcN9/javCAx2doQK1ruGgBjEueGYF4HSXYzS
tFyUJtm0tmWdzOKklWvMZ2q/44xuujBYc09tPo3Z3l3dWmEjJzfg+8qYNcXfoQHOvtWRxljxiDp/
8tW1iq13gQsuNC/hooON7sIjwE0twpehqdeOhdrwhff/9OC5pJVXr3zbpm6LoHPRXOMALShRr5d0
rjMj45rhGoOTfe6Kx+urV7rcu0TW355jCUx9Gd+GtHY7oJC89V1pMfR5pywo0pxXBNy7PcnWq4Si
/6r4TaQFQodZTFOtmUxevd79FBjj/ZHIPQgU02PU6mJYKYIxcMf5GCzI7am9y9oHFole8AFMAj+7
hLXrgXaQ9vi1mdmAFXSvHK8/LFQjwK+KeTC1qXxNB1N4W3NDqTSAk6NKggg48rnIlN9GDxj/+1BV
WY9/1CXg7LTlDeBVlt+svvjUHCJs1rSMP3DwOncsfQVEOEsAMmfxl1m1JEorcXbXWDNDHMoPZBAH
4ijjo4s/aUXwS/XgIQWxn+YObgYQvPQJVo0vMWekaZDzMLeWy/32eso8915T4jkGbeND3BV7fDoj
pz/v7mg7btsAoCFZwe7J5D8zb+0lIQccR7awRhNNPfZf/+mFyp7CMjYBw4rPMu85LRZhIttR03I5
aUjUROhd5M4h9cFTdZy578SRrE9pUFWHCfB6w0zhvgCihzMTykkmkiQjH/8TzHoOU/nrIn5uIwhm
cR/dmm30Ri9G0SGKogrpQoaWqw1Nb6MVGchcH3ohf3bxZ185ZuMBsijDnCqRRX906Xqwv2ffnVLE
SblMDEi/CKQheRRML+7Tnplay5+W8nuMfD3YiO1wib1Rm9WLYWsM+SUVqA1Jc+Z5e7jcuiBfFff7
v62+AqiZGfBmjCumUung8SzoYVYaNv3nh5v0USlXsbNX57zYkzrvyjYvqdVunsMLsuBebwzG08Eo
7SuW4gRo9nqkN6jttVmbexH13Wn5Rl/odNBIB0tfakyuNNKME3BJKXaRuHj0R2AfHqj5eitZFRMG
fNjyPmwA2nL3j6xoWvFL6kZw2awk2EbVXJ7I8NmZjJ+nwk5LJdWpgazQMakyNHAUhLirR67fuz8C
3odYeVmaWjGtTkrS9cvvFu1h9/EKiif0t5h+S7EskyhyHfka8IdCmGjRg/Mh/GpL4+1wnPFuPSEg
h3pOaCWQmSso1zDf9fXkx3nS8f0vyZ5ab07asDhbg2k4j+U4rCiExu6VHB/54uvVq0QmXpF5PG7a
uvgZXmWONhoEFyK5uRJjsypFe+HteHTnGlRqCh7AgWY3uxIO6CHemo08LCQVHxjWrtsheot8Zkm4
ChvK1sHgpPTegajWwVeKoFJYsQP6gPzvjQIEyrDch/iINhC2wqPjwVeJmhWMw4Gu69M6QHtXY4I5
7+qNPH/TDNoSwee3XeD+xzrj7DZQUN2xbpmzkTl6sBXNpl5w6SUvgfxICMatYk88p0jhhoQn7B5Z
NcnUKsmsZCv5S7RH9TAOPg4Xp0P1yHjIKxVZA3s9AamU0W9T6oJAiQ1cIW+yEyFnkgbwKfyr+H/x
7AMNdnd9E9whUM2dlWKc9M8V3D3Jyn+s1xi49fWKtx6Lcfo95PLgVs2xj2pWqAWM16wjyrvwK2C8
1g2SVDrvuQ8GNZpXFJ4FGT3LVUi4qko/cLxIRIUozwiHOb1VgT9PMP/5BOX6tPvd4JLCfP4FO5cZ
w349HFzo5H8nu4tEaFfgdvj1uI+YFzAyUmO1JAO/Bgr4MLZItbFnT5rCjXptmgSTYr4qvxr8xqWU
J6JBJjwiumrcUO+erpiu7+X3rIZwAy+ARNApiLoeYnWdMQ6ylidXOkP2V43GMfDGgYLal3FK2fD/
R4sG/vU1frNktV4htNvuVjJbukeWTVuY/2QfQbljiNGwUIGPjZllZnSvQFfkdo22kypV3V/68odg
O9IhZI20kYlc2MhTEb2AtdwakaJpG2x7iQgMdLEHrfOrPlOY6hUBvtRiYS5ei3bVjx3wJrbsexYV
YcOANTuVuU82nbkQVLUBA8YORP0SgmFMx+5szYafPRkNUVg61Na+SwsuG4GYzykcdlO/z2N32Jg5
EqHzi/2fm3H3KdlsGAc5WWnvVVjEMRojUXrFeyQTzpjkT8iR84FVqhui4zaGM80U9So+pbspCZVp
gk85wDjBanoFKoMTn3hbyiUGwNTNsBnrXlLsgSpMEtmsb4NG5tWAR/sr0pDNaIfclzbIVJHxuCPC
+HTTxjUj9BHSToLVVncbe903Z/PAZUvf/yJ6aBSaWx5CXOP9/PX62ucD/OcapZzadyWfUy5szvRz
mDJDi5d6hsyGX0qwiBVkPydJcuCdMQrTVnqQ+z3OdlFhez/vPeETJIRcsoojDNI+ynPHolZRd8kz
DOckXiQUByPcvqQeczuhx7c24U9jmGchF38iMyYXpucVI1Y5g5hMC7vpKqq4GyBW3jQHpJKsuQo9
Et4Aos46FzLxruLbFBxwIijpzQyVHKBU9AmUgGcZyZCTEVXqay57q8sCN5+/tJH1zXREvxru4ilN
Eiunx/q620UtPx5BaQo/vVndk7UcAMl8Sl2daBMavSVF2dIEx2DNOsmHRyztvnwoCRMuukjX+ZDK
c9/xgf+ucAvXk7qduHH8zVOclHNKcYACGEkvxqPgj+rZCiUvlqKNy9hmrop3Hrf8pMp/u2WM6kqI
A55zaisWHaevAzAZN7z4uRZ1ckCavZclj4OtOgBNpoRylk1NxsAVNE8BkjbmFU/XKLGbksQRLIl4
lqPNO14g0X0u4DcWTte7rCu0For1izGYWrNATPdxYHLn4c3QqHwjcF3epIspOzs96GBjQEugpFJy
dZAHult3US52KHbYBXRJu+nBn+cAsCvAnFnT6SFVd6WK+dKYdz93fZx4NClogKRD+pHZN4RdQtVY
IPyItyR4a9y7qhId4X0Z5fvP/uoXLcTdXx5y6DUoYdoZuwcGMnf5Adx78Gwq8H7t0t7Kxki0NQo1
iCqnlV4jhX3YlcngdgFOnbix9zo5E7OOsIfOMDDowOM3AevFRjYuTISLOpqcAgSdweZQ0SvbasOF
+I6Ix1Qi1r2AdUUDBMPVThlF1E01g27+nq4koxX01IpqyOGTwuOn/FlqTFPSDDyZ2Fm0mcW6iTRU
bf0bLy02N1QoBs/RkHqR+/v1SEFREJgQabaXunxJvosMqyIm5a347k63r7MNkmFpmGc9sqbROkz5
A/1wR4VT2XgfcJwSIzbAuZ9dhVK0dfOGvYMkeiicVWO09JHwVXzvS7xfMrvdsKGq3h4Z0kmyVdsI
2NJtVkjQ2pl5NYbGctNHri7fofQsp9LDeppz3UmWbhaWuoTzMWItosFL/Fj3eTWvU6JC48ifx63d
c5ueUI3+lXuLjTmG9M7Ggiesgm/i4iPIYhyYQkYVtl5Fh9PKaMPpYTAW2MCfAxTTm9BkkWlXg3X8
Y8PXys3FtNH5/FqETEA4+aBwpjG5ZAo6SYQIxDcTtT0WjikPACWx9pddh4dS5roc/S4dZcuue5ZA
tMEgsOTpY0mILJ8gLyID1rRNEPRvKSZyZ0LlOG47u2Wb7Wfx7s6OqXYIwsmKC3eggvlCbBhP2sd0
XBhdoEqVRN3XojvBWcuqAxUBIZZYZ8BUj7+ViBi9E/1oX1l2r5FW2JcmR/xFnP2Xg98NavUq+22k
PQda9m73o39eAx+nP633c5A5KVRXM9C5vKXx9Pg92jBKnZ8QltBsKzoYwcsGeQpFF8dyocN6xgkp
EKO9uHqnUKRSA7wRfts2KPsnHYWaQVcPCVdaMASFgqllpe3x/qiacmZEu1DNSyiNghk6erziJNSw
0vrN22vUa+QnkkZZx3mL5zpRzVs88aU2+ihEOj1BN/wY3DPqi6lzluNSiPi1I52tEvuDSvjthK4e
yoc4srDehEoVwd1/J0HlSOTLZTqRAO0dl8JP01mYi4KJx0GHGSISd0ALsZJXMi9EvBnvv4p6vYV7
F65GdetNcjS5uoYjd93vcufXPuNUjn8cJ8o8QDYeui4e/rcnbXUuZo2uX/qqt/ai3f5YjXSyeh0P
zBs7RvxsUaVoLKtVmvBCIiRoX6Acc489MulBBiNdrmgnN0nawTaYGUn3/2nvW6jRvMcj6gC3Wwqm
C3BwNGqHF0LHn7uWqcW/IdVbQIkOaGLopnsWBIPWpiYJHVip5AFofV0DhYRKwzFHTl/IbCEQd1q/
oD3S76IqKbdPiqgAh4ufN1R5t/PFZ8qdqtH1FpxvLVB9/nDSQN3hPTvWFDhMFU9qrNxnz1vy9Dtr
zo/aIxe63r6lnpm5rn79wYu79D15TnpTdepBCaQZ9FiHp7BkOrOd76jkvktCUwdJD0AxA0VmYqvr
FO7wNcJoGrytLoSrBAfZTbUB74PeLIM9jCnI53l7Y4C+pIkQ3i6PEUHw5Dp1brMRFWe2hu8F3CZe
pHyVm0mVR65qQHqyg69sqKjrCxVQcS/h8HR9gtGLbbib/g+rmIy6r6tAWoanLwbDGQBGZaN8yJMH
N/QUHR+JcJf8VMrCFEMT+o63IeYm7B/V39CUUEK7ubrCbJGuLHD7EvGNCpVHh9A8zP7RABFeV96s
++3etS3WWX4I/9cajFMTgN/hKfl76P1TCVqqfmifD+aXruLDo4fwzp/yCkll+0tJXvTHukjVHwwG
jStbHJmWAZxqPU07yFqqeMWEfVYo3Lw1NLmtczmZB2/C4xWHDoC5MneTuKYwZM6CfMLWnNh2i5Qg
+MYu22yHxMkYAMud8/+fV+P5os6juDOnUfvSgFN/9/mCeiAG5skNyOQUJ7vLT8kKFPrm7NfBo2we
LyDP7dk1Kfk7ZOa0OJz2O17DakQaM7tADWx8EXnxPSiNrDI+lckJNj6WWvthOI7OC44ao+7Zh/LL
UlP5C4axcnb6aG8/p1Z09kyUdKYqazIb8kOcCz0LOWGD8XTFvTWrsAiTsCBgtx4TYaWC/hyRqb6v
Q5dJtqrny9SWE5drd4ELs8AJxtrgLQS2UBiGbi0XcGcmvGUV8XVaJXIBFmmzCYVOkKN9sVlIK8kf
Sj1YZ/DOVj9R8cWpy/6XfSauHrtgguhDk6F1u0NxT4uzv8HmjOyAM+Hh7FiVowDJVFgf8JAppyA4
EEZ9dxfn9B5HT6uxWDi9uz4rHO4+6JbgUEKCcNGMEOFPZhvSbDg/m13Q9Q5Aw+2Vz7EJf8qI6Q8/
aEfNt9GndcOZ1MduZMyhNI1xaUbHAnPacghL9R21fe7JwLDVFAYDrpe5BwKk85uz2zbi6ru6BkMY
tQ+Vgun7KeJ6kCHQ5PfkS4Ar1PsA2yGwgJsR4jU39hABBPkQwdfMsfL27besmT676bfaYBHt5d/L
cThzx+jFzkw+cBzoR9QNAZnkXDuSaVH3y+/fKD37jbPgNOQlH8HZWlYA2aUQnfu5BeM0dPmfEMxH
YmaCZE/DikEQ7lTfS6jEWlBG7lab5E9NbT78GCYmUjcazT9bsIeRwgIvuVPwT3gONIq6maOsVJB0
/0ABEvIZvAIee5UwDk5cP6QZqfLGW2GHCpptz5elqr1mTBcblzzvV5YFXd2z6E7QY1aBfvRzhSxY
bfu5Kuje4XSZU18Jfp2TWDLQyWrzhvDJQo3cn1HnzGmHSECu0XCriEQ/ym3Pa2xcmA4w34WjVkLQ
+PPQV92DlDWRfPLnLIvy5W9f8exwS7Q06FXccP0B/+b2TI7jmTMHTL0iq0MYMDjqmOJKjqQMJRA6
wJ7GZzUDlmtxoAB2Jl6v9RLElQwVCJFHEkS+Nh721xw0VrlAo1FIVqh3zeBVgv+oFBH4pp/8No2Q
EOR98ieiAGJtwJUxccDlPUrg6DJ0RCHqKWbL/np/Ol9hFuGbLCpROpMVjHBw4KA3lQcTaePu11yi
+q0J9T/isrOxqANBGujh7A99P0ZwicpCk/8RBQZ8OrDpt5r/PmxevQ8c82B5izslCKzezyMkHksv
Qs33SWNg1PUABNHBIdM2a2ixNFVSBI4PJQhU1Mcrzhl7N1HCcU7cLoJZkyzpn7MKlU+eK7BOl66a
J4Ny98gwMPccrR+KZIycyeRxhDzNgM35X/eGELLrI5hctBIBBXfha9bYIzGZqH5mtuYQ0oHx/1Ga
AJWulAfwUKN3W0c74xbnyTP9BTaJJAIxukDmVI5FK7cJ3aD95zqq7rPVj+a/5Pmu0NrHOnR7GE0+
wZs5Ps+Ym7U473FZ288X1nRJqN7BK76NJfVmiaqagb/SGlHPLadpp8bARsH1JdvbP9LRsopxbB7f
AME+FNNp7PsfODJiW4YNJKksqJWSFUBJmjqp8QL+EVxFAEP4Bno4I9/Pf+N/8ONjGl/u9MY14J4k
IF6IoXUDQXioYjUFMdsRplxKdOd67IqIZ8+kMVJEUlyQCikGdSLUpsrBVruUFAerSVyR7sKB5YuN
vkY+QlOh/bskPeFArxfp2mEK1uzfXMKNHcwHAS+KHT1tK3j/Z2I2auqVR+leZUfntj6CRTlww4Hv
VN8GtUWKNT+qISXmEnS2hC+fSo7vTIJMPjZiD0E2tVmwvrjcwFGe+ouX08IM58b6uBH43rqYQQFT
0ooDYeoQJxyzNGUWo1zgTDw+Qe1AxeMN7oqU6inZWRPch32hGpbCQ8Z0a+Bk2D6XaNpsgAbxWyg4
TxKfsrQTrCLdhcI6MQWLiS2ZNxvZoBJpDbFq2yfuGfFY9Oq4llxEeu/Fgt4P2ZOrHTLhr6TLWwO/
8+cC+7LKnsP+Xfd8MQp/hD7byQetI8uJRYYtN/V8a/bu6x9R0ai6BaLTob2px/uGxmDsDJGplHpD
dRCj4dqRAj2KMf8IEs2+1Ansp0cqkl84+fx1SBy5F7muv1fItjxr2BWFtXXZhlta05QbwuK6qfmk
tjZKWokh1rVZ//rvCzBF2C1S8fTQ3OfuHbor+OTzZTtZW5scfK3TT1Nm86e7T51Dywp9cOFCRp1d
wG+DQfnSw7sXZEEji6IwgvERyb7YCbtDnhyMirlpqDDshyzDeIB3efq//OWabbOr6SHtsK5p2chb
zPBK/48FB4XPOey7r+FrCSmTHvQ+D+TMrjWkkn1ftopeqNcQM0i91mIMwNJEHHL8ZFgZQJBXIjMQ
1et3cXZRKzKYcYP4wZ0KbE7jcYqM9tfB7IiedhHKdV7rcju/ey1OQ33j5oAYGBmOK06wmKDrEgyB
AjTnX/yLMZrK5TPCfIT4qBvPfdjPhH/36thric65puEBF1EDu2fHHi300GZjydre/uC5/HcupZJI
xwU2/opTsr3PaDcuOs3gZ1mctihndwmwE6YDm0CA3esHK1lamKHMepWdjT29SPomKwvGC/X7vput
QIqZkxSLW+uAcLXPzywnhhBxrlYh+Mnt8hLYVeFE0g4WLRrqf/wE1VwA4o8Ft0C3KGCIki08G4Gj
JLDoHXLM138BAsFOBl5/1LWfhmGCPJZne5WXvG8pN/Hmc5U0ak4lBjSx9LnbHINL3B9RVefzeF5G
ROBrGgqsOlIv8sxFZyQZ3EcT5qigspWbhwWyglu1OFVBJ8wVknvZb0UaX0fsepLhLjQxoBTxdjob
zKfze1tLRt5ftL20/UWuPLm3O6+/JS599YFuTcdvKJmvGazJXcdNyFSTPm5D7bl5k2oveWx3umpw
h2a+dA/4/tH1cSxhkNY9f+gdoafVMODU+NuplPAX41JFqmLCqiFws5H1WZJkh5O2HXI2/Nmr7JIM
5j1NdTcMPnyX7PRBgME+ufJDVCJjOm8i5NpZsicjwVhear+u9NW/7VwqK94ITTPuQAmdafUFqKLQ
pyiu0KLL0tE3xltj3waEM0WYrovb4JDkuGiH5ht3gB5xUcKW0+bRuKlqaJXt6YjTOHsmEauuLaeC
UwR4whq6FFkMgEbxENJx/2QJjGS6WOmW6t/wgyEuzuMiE93s9t0dGh6ZNYlLuEdBDZhBrVTujh2f
5EXcB4/bdwKVTLoLQRwx5nLHcnAm5Pu1Et3aeJLd7PGS8CqptFEnezcxYEZvgO8U/scm2VLqFooP
fub6UmloG5WBuFWbQWzRAManMHIRzENHyXlw1oyJlGDvwKk9RmHxXESnDzLvuedq86I5Vf5Q63Is
cu7kjzYfuIGPCzHumuALr9JlryZ6dQsfZO6w4z00mPNw+M/Cf2L1/kOVqXd+ZMwWf+xAjF8U0KWm
FZz9eGICdfR7BDQIUvCo3eTyDRTJ5fuSekgw8OIjTArRhdb8UYtFAD8VHoQDEoUtJujtDSY8G4Av
ofBOu21OQCTaNBVIJUP2pLPwv8nfSF1/0rJehLH8Uwt71l+BLtb4Lf8GjWTy+VQxNF0/agYkf6gs
PFUwFAEy8LzsQiz1H1ZCVUJvFjqo1/9CMYkweWGjn+5PVg9aB8rlegmzzPud0xzNMJ+NSIG1e8xK
sIe108bxgpn8g/a1uLgTd4vMw2FBI+FNW91CUD7nah7R8lUA3wxJLvyaFyJvYPbnpuUCOmccksu7
UFUVlN02k4F38INVknognRjOTyFfKH25QfnvIdXTxobJSNAks848X2kJ9UuOrf1MivmNKbEWa6AM
hUx0kno0C0EXT8uSY0h/DNKpmj3k1K7bM6JgnhcCUMU3pJbSvARFnioyzcezXxLfkEmk0NMfmQrq
3CX3YFRgcP4PD34LSyHVu8cU2NbVAggBur2MxjaCp49uLYXT5F8xNrcqHcoTcHxuwBV5OB+L0I/Z
/argKOAiOjq8EkSL0HVC3LCbbzPNjDpHlCOoGhYPtLXhpuu/LmhX8rKbQLklwGDY+HZ5BFMiT+Ah
e3Sss4zc5wpyBiaIzVeQ9JpL5ksQJW7bSatLGpk1sRd5eK2I7oH1LiWIgip3wthFpXdW97+/Fcwr
/w9DSIlov8YtN8GGIWs4/uBSdfETWhzjEvMfvrDgzbVr6fSMQD/6HcqFSAy8EsUv7JKDW7U/H5hE
t8m56E70t9CSuoUhIiuwJhLl1WQN0PfwRPXBAGzAZX5Zwh1EADo1x3KESGTmB1Kmp9sgkUOvnBPJ
dEInCyc8M1IW97kPAPYOnUufVaftJ0nemBYSOjVmZ8VjDW7Y19d7Nvc+4u+MkQcsJ6ZxEqbgm2yi
r91DRcrSMCZ3OmeDGtVqGHY7S2iHEHCnmRM4jrXU6Ch6LTFjkEDZZkbtRQFwuDx28D+D9MIGI7lR
NFWaRLd+11AFZ6h8soCHs3+PEy1ieDN38+RSKG+vl4q74grbnW1EKzTS2acjApSqut5olKv41cOZ
hK9tlI6YnNkWoh6u2SBAlP4VpIrCr+iTdx/MQBVO9fgEuIYAYuqV+uJIGmkT6CoDwz+oBglMHB0m
GLOq0eCwNByi5FbkvvKMKk2ieXFsYkS4sm1rq8HeBWCMmGv2U8utCn6O3ulp3YzvWrajyUQxrIw7
irz3IKHfAAxw+T2mOcvTiFEnLUaibRKzQoyyuidPFxoGJfKZGpYT9CWPLAZ1FLA6OesWBSAB0j9G
VCUGx22nG5dKUulu07d2Ix4KlU45IPQrYifVKUCb8b+guM2MmgDjso/dBxgpvrFGAOVztyx446cu
fUyrhCNr29JPMkKXcGoHsHwGTErV6mlmSARlWDjWlmki5KoHKzpK2lXtNuFXy5+PpPccC2RiZ0XG
bIljB3nF/wpT/KM7hHOmXkkNq9mUHKY9UK0zA9kt+GOTb31NXdDpoufrl2AbRQO8KXLLZeFKrbmQ
N8k5EMBDri1Gpcf3VqJ/260jAZL25eTGKaT8ItvDLv1OCbyQXGICNBjKlaZRw45i+nqumkemaiSO
TcPr1LWXDcBGDwvkQ/IS1tCUV+lR3vkCUMKlfGGRN2qoxtbBnbtlY/F4xVA85Oaidpb8rHk11Jw5
mZnseOVQ4dR/t7PN/yHGvUev+dlRl49SXfRRiSGa5vZZlaCLmO7mtjUbk4Du9QwCjJHJsbNPND3u
VnewKOh5rSQ06sY+4yX/I0BkeqiOCw47IjE8zvHi7qa4Rv/GAtiPRy7nLqrfRAUWXdXUxbfaZ99r
+GLCMcp+UITBftaiVRERRhOSvOcy/ABXWF1fH9mWQF2YT+Pcv0qXRc/qEjtheBEX61roNoGxTygE
SYeVBpUJNC4reRRE+cNWow0F9w7x55G8HoUl3WiAK5QiZhLfMtrPkrlappMpdGnxIGhCcnRS4W2i
t4vrVCLv0gaGhcSVwG7u01AKIIB00GZJHa3xds2IDs9/iSP2L4jlp/k2C8mKQXzJjtdbRDeYiYBz
ZLAZzNBszCCl2mmeRSTKZmRHkmE3pcMWh6wsOTbhtqC/I7xqaeDJeL9w5ymc1X6plYSSgRymT/sf
EJYfhH/e/+c50rUmjpnOCMcUMuQi3bQZH5yy90PC7gsLXoMRjImsRgOXskysg+bmJ8FShMW9yNiy
2uOjQ7GTCcC65aRI2sAIbymICNeZuKwWoOfSUHfctwWrCqzwqIwrY4I3HOfjl0nKkjPRNGlw899v
6Kz6ZXO4xH2FaK84lHc/diKWvXc7D18uWghiwMJ22MOQGZYUKLAidDyF8QRnIAFLmmczcNtn5bhY
sin5fKLK41sJktK0zB3hTE3IUp4vf+bbls/8QcAnMq6qTvml8lvEDIbbydt+yU7Z2sjr4I7hZDej
yOsO3i9g7eJUhIywVbpAkxfttHSz6D2hl786/zamBJv3h4RxwlTOsNClkojBs9v+qIZlrFEO+N4C
0v4Ktr52zaxxjt7dGZpUBJDER8NqK3btTDWTMCyyWqS++gNAXyfumJVgb1XtZXWZsNf8UoznymKe
ANJb8Z0FCqLy2W02JJOAQBRkL8p5qE54s9AV/LWZdwhd9qNU4GTDFEixsuNjGf1I5dJhHUZzX76m
pIRHJGSluFVgbJhqZaWJFMehwTqnFID5aMFGWFzLEYgCdiOI5UsrBTkNrI0MEk+4MbvB8wWOA81H
Ba4lMHwkutzYsDpdoFQr8DuV3cjKQngMAaGFDaDhVLOTazR4h2nz9x60fVr6j8e6GXUpuKP+r3hb
TLY3ciXd7Hw/Vy1k3m47jMnpku2OOusHzBNPlBYmaN7BylQ8kRUTa14jr4+SwbczvOj3GkWzXYmW
5aFidqSUMtEVwzppV4mp0EjUrEBB9EsjQiIAzZeI1YWYb4BSkBTLyF19kk/IYalw+WCPICOZ3Iz3
yyD3oG3Z6pL2ORbIt9w5LVwcTaTxGZz+7OSRgmjisqA8qhD7S1aMsszZE5t2jD1k6ea++Uq5SAP+
YNWwonDj4FISHb86VXobnVpk3zgLDclFvVRm1JjTonfQrD6R8DEK9sKumwXxQ8tooPBHnOdrLYrf
r8eri5bh/zj8oFwCFTjFX0ax3At4PUMnXEPtdgDJ9qQBF4hfvW3UzcAjJqT2wMxhtJtufm/DGzpk
Zysik23+NpABP9rBm3e2YLBCxawSyyUnku2OV4+mKNMD8CklQa28+C5dbPvJWE2O2/qY161XO7RM
XQG0nLTS1+3F3u/WL8tEdyywRXkyJ0gClEq8j1vMZjQNu412L9ciWCSvL65z+vE/tuNRqU160bGa
rweE3ThBkwFYBPkdgOiiNy+gvqGRjXmny4ccht3Hi30YO9PZEXeAE1nZ97dELtsGLMjrgUeenmZt
+W4Ohx3i4/j0X/9mq1n7N18Rrmoxy1cNhKq1HqcoknWNGBJYstEzppuQzkFi411j8wdVoZa9MU1/
BDE8RqYgHhfmuonxyMBQjkYuYX+/feabtjinyd2UYHeGmBxXrwQ6QVMhzl9FUnLrnd1buPb3E4ZE
C3PCverKZNvA862LkigAy2K7xbM07T3+JQprngIhW0zLvrUFAyDTSec/J3aF9r5ZKAVRbQvUJv0x
/SqG3sDVP3L0HNh4m8B0h/aBdhiZUU9DLKbJUd2zfiEue2CmaH2DVNFfM6GfA1tUErT1jAnqDDfX
R3jbcvlVP3odZXChHaB3Kfo66yeqJbKygbp6Mo/arUJhfBwKZswT938keiZScltKICt9JK9VZGm8
7neRNYYwT78/1bf1nFxx+9NZjQE2xz0ZqV6VpFEARxXZj6NTx7KVCkT8M8W/xbKVgscyTZihLZLh
6j85/p8Pc6WYUTQpXursSKVyYW5GjvygsilTsp+8KR3qc0+3iLS+4VYDg68zg1gGLMEZtMyDPGI7
ctX3tsrxUw0l+tjBpsUt9C+8BbCckpm7tdO39RjLO0oP3PKHSeu4/oCP+LXPeEHoQA3UbkU7PzJh
q624DF9aILrj10Uh/WhhHZ9uUQHTBAmkOcFQ0/lLNENs/9HjATp6Dy/RWUUjEgGlFmpyvfC1ouqV
kffAHcq43NaEvSpSR3sePzSR4FAZ8Z1kBqUhJD0r9zBYHHnGtt4meQRyQwi6my1e5TaWkXK3zRP+
0zbXtgcvvlbEwu5CmlP5znu/9gvR1D7VSxRkI62PuxWZYUmlreF5V+sPcUtOvEhNQV0Gl7kMK+x9
U0Kjx7lC1RyMs1xJl4SkDYBGqmOLmr0/zCeKHLx56yd5CUN1QgxRZ24ouKgJN956BsfBNAe1eMoZ
sUqfl57mo6IxQo6pY220yDA4SfAIfjeLyII7ygjbGGDrBokrFRxcGYSgjtyyGoM5xWdUfzMO2eop
8M5ajs6I3RPVqwr7oRbsTuKsFHZc1zFzp4BJZowf+G/SfOFxBikZRPrqrP/XrWovZhHstJMU/sdV
k+a/Ekq8wuo8s8+L4AhlflISwNoOf+PwWrNNxNkRPetO1bFEgfB6QFkmm9pRsjZVgOZbnYX/Cs8U
lcn8bMuSGmyF5AfGw2of5QyUlNhtWrhdH/h/md51Y0tRyQB/034tobmgVsmwfpa6l53djyAxvvHS
/Idf5HheiVXOE/SeWu95yId208hxF36npU2ZCh4G0rV6Cu/D+hVeUFz/xkZkzbMTHUlyjVVPvKPV
CEYc87vCiZ9aYJxXitulSu/yJQeRyUFc2SBDbd05AjWAHO2f9kdUHcQyWWyVz/iWPLRAPcAiIeRE
g0gkCHW0YRzlHXWvnuA7F0uydEYsGz6aRQeqlJSAlaMMYzFhsQDOrsmGEpfyNcpBe8BKoOFb0YBZ
4o3Ek0Cj/VQ0bnTj5Qd6wt8FvuN+FJ7qgWL8RsspdqFmNN9oX8xeLmbHA98Nx5TzTUSvPRBerVJt
wia+uIEdFPKCXcFMGgDzHSVjPCOREyBeZpZjdNl3qqihHphuMsdkKtyzHQ4NSo14KSUQMu6bIo/b
CwE5MskUO5o7UOO7UeVWXIPs3BgZzynnU6dRjtur3IaXY5jySuZBI+itrtarOFT0H7EvlERuAgaF
UJsT0niv9v2oFnCFjMPabH+1b7QYo2+yL5xhaKn/KFP0fV1bxsJo0w5aFZyVyvtmOK+NKSE2xs93
PujPvla9V5/uUpyo73BIz65CNlA1BRKQJVIjkyVIe65JkOck+0VI8kqn1MH5cZ/XSK7M6bVm6ftv
u5JMkd9xruXob6zyePFe5LQVZ+unjEGR30ruFrngmDNOSee/1YO6/5WkmuyLUP86NmuyYVyOh/iC
xwx/QvF8NTI8hfLNFw5RNYlWCK/uS14TGn2aC8vFfvbSbzFK+SITq2E8kNIIY3HqBHD5/jLlwSKN
KEOcXwLM2ED0mHQY4yniXUWbg999szHS3lSEncsRB9AYZPf7EqFdd15chHdDRdY3CI6mnKI10cQJ
PpJUfo3EWlHWIPqnOfE4bk72L5TAlrmL5az9VQNZ+dZLvzhthSiyN+EYfTAdXfL0jTiyXUtN+4KS
MDJwIDuhyk1396gSF4EJEFBANDAh7XxhPiohxbkHvFUPZpKukWC7BS0Xfsdp4qUIlWY3ht8Iezeg
O7ktgTIed/poyIbNISea8UsF00Yt+VFzmAp0OCAHAw5P+vOI+X3m3GtV8fSXYvmoAU6ONJizJQY8
UQZ3sEUm5198cmDZ7AI1ryLRruMy1j48w3Vb+QXltkRbkzcHPeAS9FEJUkSInOdWam0rPQt0mcOZ
4i6lK48yaE0JvDDT9uPOcTFxdTgdd50pW4qj9LJLuJltysImaQhsvX0rt0VSGSg3hqobAd665kTs
D2LkcvsLRGwbHC500pW05CsvQ3mdYFL7NLwZbZuygGCTv0jJC+u7au6W+2s3Ja4B9jPZOIyeRiES
F3AeHCuciE/hd3sa8ASmFZSQS/BT8NI5Xi9msFg8spsimS4kwmW33E3WKyktr1RHkKJkPlmnnLCi
4nFjP9es/y4l2Lg3szE0vaECW9l8Im/HwoEVWbq0A1GVNP0ofBYKBt9TfHQCmLAcIFzfmm0ITRRy
ga8LrLdYJy7cBn/gVw14qBMCoYfFFnNJdEzbl9/oCvCDCutEEOSx7ddQXOKnPm5rA+7/UkDE9nCX
SBe+W50VWt3x2TVjqDN1fMBA/rJnHIbPSLhN+XeiRgSnGmZFZF3BxYpEokSt9r2iQcdPB4OxzTRn
bEF7aSdxPu+YyXSSt3w0QXG0Mmkx0rF1ZMjWSYR1XRqKppcU0WjMUWkQWoiOIR0ri8oWismRsxEh
4qr+97/ja6Pgq+ty2aBls2TbVBXSzjw30KT2pnUokN0ruovqp+VcE4wEcSB9qPrlQQC9TKgfBfOu
b63qNuoh/yMyTQMmPAStNp06edl1045+dhHVPxQicGrP/3kPp5dsOpfKfLEt4iea0tbFuWOyREZu
y41pp+E6zzipw4uByRPYMVnC/5eerQdsyGyYSbDn035BxOHaSyCdubTj+LIwF4mQVLq9rD15MbQg
9+2TuIo4AmSoKJ1JrfvLG9DEAFpmkZFpUEbtI9RP0XpMVhah+vxh1dykXl4T64pW7KNasrslyYHq
t43ZqHpYaPqQXdNhKdZhfcu1ZkDu8GAjGEnDSLeFRZNRx/EGgFJI4zSe4U3ONHL9L32Rw2uxbL7L
HKgs0uqghggZpxnvJtsihzs1sqgS6XrO3Z8O2avf9qQYhST304QBFSm36Sx5S/2U/0a3JZxn1l4h
DdKCnJXYYzx3SPK2RsjCuF1YEuyjc3k4rJ0YBdV8K3DtcAS3dvtkZfDXGodX28AqHQ0gn7GXoVjQ
Fru5Y8jRWZaGhtb7dyRfbID+b/CPJ5q72IWcKzXrX3PGNXRIy7X6nA05eKDKJ6TT1XIUaoMN0Ivx
aZ+y9IfyHf9/eNchOcvjqQbdYE8hNrJaZtN4OuNLQ+XScmsi9PIptnK+aUIBDSywu0wG3XonBa0t
xSljR9cwPVV/LOti17gXYzaAu034y1Z2scEjlyakieF/FfsRYUF1vNmlBs+QKtXv0GeeLOdIZMCJ
f/sqyr2xiHU6VFYtltQVjjd86rZdib7SZEOEow/O2fGULJC1s5KT2NLmRu/GApt2p2l62Zo0DfJa
utbhqfPY7Nw1j9FBTxJOw6jZrgpinTOKFjUUiKh7gYCR4/PO/c4Vdhp+125sr+94sx+T103vLlCW
MdB+dsCvzXnSmyvu13g3gAmqERX9+yQMvviFHvGJyoLgishhF65PaqwiOl/YxzSPTHlPLlycP3Zc
tRvRviMQrF0YUNwtFC92DUlGuPuXiHhK9dZehzWqYI4vcRxWk0OMZsyj4CSFfgHIJL1EtQm/nSoo
b2I8RqmXRjWqN7dW1L2P5J8FTsTKhD6sDRVu3Q5jASAW/NtPkroqVJDDWuhlWi6IoyTHXIBqL0go
chFVFsiET4uLgdrByhB1/JT3E/FgP0dwG9KfJKnmKvpkp3Z5bfWrmbVIiNWUx/OqSF75iVs6Vmos
6emnaa8wYyPCKbwKiMWME0ns9ATMwUgy5wcoBg6uPjRjOZTHDc1Dam+HDCWQ52Ogcz3spf203e8F
Lnya/qBNeDedLht92x16Xo8UIdUqt2lA0XArEHaprFvAgH7eDOLSqsXYmi1yIBQ6pPHEp4wU69qj
Y3CW9GU+q7fjmPJqBedJGZzCav3NpAqLLcYq0onpuoKaOXVeof+8FZ4StFySOa181jE4zWTp0QaT
EUyVKUsdk3gWuE5ojrEoLZ6F2Pj03UDAJ4ingVnD/jT/uaAWmH4CJFXm4YsmwNp/HIf0JabSWfk4
VLe9z/Mwf6o1UmBJ4NpfErdOLdbQipP8AFMhCECmDhCv1vWVdQxuTaODrk3ejLMvS2ossfjU5GXQ
hNPhOr6cBBL8uwh3dglz2uuswJL6DwsV80R7bunh6NrWHCphT1P9ifjGD29Oe1LM9uPKMOmHq5Bl
1gUBLUFeU1vQGARykJmN4vNJ5zOEclWWEuwCj25VRRv9F8E/jwdT0ltMqbjd2YuPaBSF9cA0DjmA
kArREQFX0qQwkpRHY0NwrM6ER2ML4NtRM66q5rr7ksp8MfmezAXi988aTLZs6xRaPLsp3Pdj0fSM
yJu9hTaEzupm1IuuLl/iLIctH6gNJrzv6TOzNOwc8690VKyCuGtS/bvK5eLt7FiI2dzKlD4W41AU
5cJuFfaDzHxjF1hNnDwJr43OWWD+XXf3aN7qmsq1LDRqt0w7ueM06sxFFSUWP60fXyVpqtZ74IDa
YiHEc3OSBKJms63gKlhFUMTgBOcaiLIFjqMnw+gAy5TsvpwMvlpEB9ve3RRWQ8OdTVgrERvJY3KE
V/+vD25GOpva6cADkTPWRlsfwE6JznavyX1ll7drnPFOgxTkp9aVDF6quuDQMzYqVAeu1FFv20+L
w+3OuEuPpMjxW2ynH7Wozm8mSQoEt+zOcNMjiUKRp3ZsblpKBZ9hZpgxKbB9x74knYn/Y2pgVgea
P3bsWOO22q+SNCuQzUUBtCgmj8rJUB2CRjqhr4/WG2AQlVbYprt+MpHjan6EV+5DLSOcZkexYlQZ
rjhQt5RCm4i5w55UEffVQkqj8ydc6cq7ZLBgvA+W+O0WBYejq3JoX49/QDvf0XgJTenBB17v/l+z
LBBeBYyHiMxQ9F4zCEIw9cN8lDuXxdjU0bN5vxSHrnYdzNOkCiEatPEvmw2e9ziXLsTAO1Dpssnq
ItEDLvDvYfXN64ufZg4B1HRtpLyoNFrcMLUnKYCllc0WE6z7YO7MPgqtGG+twn7fPQ6lU/E4scve
wnotf+fMGZifsdvmrVtYYTJTDQwwfSK2C/QUdMdcCi0XKkPjZ6f4OcA5L4iiFG146HK5eMs8Eom/
rA+V64NpR4Bvv9ZC38ZhBmcLG5nc7608hqTj8SjiQcUJQ3OG0Bj2klD8cmoVnEIYWqM2eqMQXh5S
ibm9oGjC8fG9vehElKCX0Lqpv+/eZCbRtBK+u8IMxZJAULvXkmFFGfjr48DSmc7qT5SvAZ/ndx7G
BVxPxRoslU0v3UsESP2KgU7rCgPlKNJ6NXo2PWxNe4p7Fx6lKy2y6yY25kjSN0KxXxRqpU/0n+pw
rADi46h6SQZirXde6wUY+N7ivEHx0dNK433nPD2rRc6yEu2FciOcw9nIEN7zLnSL8GvAU7l5o9gV
8HnQYwzSS9EtyRH6HhZ5hbj83IS//WDcBtz0E2FK/YLxVEHO3wPguEsyBeOZXRR4/TdBxjWezAH1
2UIC6iys+yNxHyk7DNtvf6/lPVfI+agQlcet73tIPfuqVAVU1bKjmR8eFsvpU3G7x8ghiEXxAD3P
G8ofEyIqv+rFA2nLNRehfEclkjetvQiYgTZ+MsFOJDr7ARhtVsDJIvdsEV75fTyZyPVeNFvJ2YsJ
ozWjqa90CKMDf4VWTqeodkKFqtRtJfzRm6u3Gz9uR4XB05B8A+ekzfRlp+7yllcm/f24iYjld8ec
M0I744dUU91UreiELGMOINb5AVKJSlqFlSy9Y4yJKlSmK4U96jCtTnpmXop2YnhGT1MKx+AsIVSj
+DWjkfpPbsF8ldF74Gz7NAJPQcgTJyVnhSy/7JQc1PenDdg85HLjOZW48AOveWL/WCauSXdmgTij
UguFkPuTpSsZqDuTygdrvACnyg/lglxa9p/2Yxge68uraBaPLjv1n2ci40IGfBxIsR5fQrUDU4aN
fv/eXP7vu9hNer1d+7iKlnRNsY33HhcEL6oFb2xlmeqvOdYvDzd7VoDtnguzMTewLM7IRK8dNr8g
9tGXspXXeGUZM2RdHi/Dj91lN7QDil6BektNpmOsj3bCmwJJqNle390wRy5eRy/xBpgJY0PJvbOS
tvZD/ZY7nyDbbHxU4ezkgt7Y8E/x3N/DbAtm7up29JMELoGZaai/3G6B8R6/k0fdWrfON5wudhdP
uGTb0Ur+jivT++d2QGBiqojEPU9vw+eYOhkDOI4BHG/4wxpWjTc9LxR4jYAsUjXIqvWRc4b6gTTb
WCLM+Gr2UWAVriMrogi84iRezFS+7bsv90y2svHz9y7idfSEzi6wnL4cE7oB2r/o5mBKb2OTRV8j
MbtVXH7vTI6BAbXfa6AnUnKfm3oLZVFIypviKXeXKfrL9TcgKMAx8tpfMFwHMJlyf2x1xdyopXDK
LkYyokqov16Rvo88o2TsS3cctsjiUyRFEEL32BKZAEKyXtPmHNElrw/X+5Xv9eEZkJhwVCI8jbc8
ikJ1DgrWYZgl7BkWrfK+TVFu3AtYKBtWGKvttR572u3s6kYFHXkaU34nCFQVS6z2iu+tNfnb+QZb
gmYatZOCfI6SaW88Lj6Ee6QrxxF786chOiLK+Bmv+09Y/7JXDeQULAsN6d/eUuUGYot31sZMUX6I
2ajSfV5sdmW31cyaaoMKLDzl3OhnmT27MWQAdK88Fjg/MoCGka4ccSBh9F7h5CAgne/YXLFiKPT+
lysrS7cqF3gUwxhfBFvh+TQsQs1sP6pVq6pMAYSi/lfJhsC7MpKOWPo/fREvt/eyf2+CCJajEbM2
VAMvEYfq0wY2KejHq/nY001c4uL1fadupniIYxxT+SUowgQqpQslrkZF3LGM06Rre+3sibXrPw+b
5wbmO64BHGTC+yfAGnvEHaTovFnsbex+tcwApthHRUHqRj+8qcZSj7pi6bna4iNRPqYuGzn4cE8H
48g8dcck0yu3QidJLHFAmDnMcCthpkJeCHbk4P1BmjvcqQLGykIRJ9jUjnZwNULztLhj/7q8/Dq6
xvj0XNR/OvYBFX7EAR21zJT7O51BtbX4ssXfd4haB6vJwN22SwZupM1Gz/mErYQE1G4R0j92g7P3
IoJvJMxpj1Dmujkf1gFGN9ZCp05mUncm9xncIatVpxJCZoylieIZYDAXt3NWLjMpcoZ0H44zEzKG
V/uIzQtiqTqz/VZu25I/ihcmP3qJNQ1qbgw2JGfWPiG2oH2UJeaccAqaK41RurgNcF9SXn1dezx5
3WZsPdeO93iRZOelNR2cSzIofyGrSv0r5EU2DiyiFXUBC7oujx2BJNnnyPqCCKq51hR8E96WYH8B
pPglXM+yynnwomY6C14yfXgXRdI4DTjgpbJlYyIfaH6MZLGfW9xzMfNdxMUFIRbP2p+yZ7ZhbseN
kd6Ipv/oVQd0fmIeMtJP0b1gjB2gUvX6gxoLLVFeoTVaklb9kaDsbnx2iJ+zHMPFnIZ5uYr0cDBW
JGa9bQQg1u96BUhotmPhK8xusqg362LOVqe5s+tr7SCLF34tHOGpe5Cy35Tzhy2O0foKbpEYXWxS
DAJWBIxTsL39paRpFeQLO+amKQeK2vyn9siFEUsM1vvRMAgmbaOsqAVh2PQ1ajFFXE3ogte3axQ+
hKEQ/C20GHMB0rCGAZpW5Lk4n8wScyBi9cbi03pSJop6j7zaY63QQjKY9v+QGrmrNeGW/esJTkpU
8NKng5e8ECrIr3w1zO6Px6KzO3zsbIKRwtZYvWgFU0cYTpK/9zIHTxdJLYyhH0zDdLH5WOpcfk9k
L1bxhZmRF3htP5AISjH0W1FQ+arbo6ppFGiAMJX+GFLjt6h0a1INKudVcYzlwlH3X94SRJ/Aa0D2
DNa8I+TXo6opA9j4YEzwW3+gEKDY4I/g+GPaiRs9fjV3fnNcjejX18rCRyPvpLPWj9BP4Nr5WCTv
m2EzRwb3WBcguhw0n3Ueupes6cXbUmTD6VGywn64HPRlZ5SzZcI5c55pembCETKy/7fN1dPgfxQt
vekuX9UHv1XxKGek5ilQW99xrHd+FAGxcNqjlVXIEXLnlLWjXitKd9Wlb1GKYHggT5pN8XmRtGFV
NBN+lcJVkyayyrI3UzkxFhdiuVTEtVfbAyV1vKnzWpmuEAVc73Sdfwg0Yo725L907Qf+Wz/+a1x3
pYiVS6R5AtcbN4jmJRA+0LnCZI7JQDkf6aZ2YzoPFxbXQlHIvKVdzdF1E+SSdqH+SGStksFCWGzC
z/szaKlccxb482W437X972x4XcxPX+NMK3WiZmGxEdDNq4Qavk08CHdy1zy1Kr9IOKBETVwUU2WC
g4n+O8tLBBgaGITL9O2h78+TS2DliPkq4MTEtmqZEorwfl3eE0p037OzP5o41wiLZu+9iy9w1SlP
Ssa/phgNaMb3RnK1uTWSkriGmcE7w6qvIY5mBbp3/wq/HTi55X41F+UooN6iK8RzOkBW+AXWGbbV
uxscNUtTlltWQewzRUccoX6qzDDCSY5x5foq50VBzjFWkTpQJIBLqBV38DFUH1QF8q/EwRJ/QdsQ
Gvc10CwBe6OafmcR5Migr+8e8fmypiNLKe3xNzQBNa9QQWd9X4fw8Jp4aoE8vqqfUsVjbuiW/9PM
yhjVk3hTELpkMKZ5KvVJ4p2HYOAxvtkr3Kf3naoQgwkB8u1tJdiiiudUpSt6UKdqaM2o1RrsQyT5
NWaVOxQEsNmeJXpS7koZM0QXrbV1+YIA3yila6ln8riCLv2WOLidPLiB0hpD6LysU8o0DJAFS9ZO
LQbiQKkCnbvHw9foBE465xhlbYh1TT1Id5C/aZ5DulUbVLrVfwoPfqdiDVa6N4M81MUwkHBVP7e8
ii519hdQhw8g8hrcQtiEjZhLiqwLm0k360XCJxUJlslBaznRCuji6hRqu66Shjkspdyz7LSHgg7/
P/X5sIdphbdngzD9+IwxuxvPfHyZCmJ4/2cejhk6AIps0Pdb9DkJcioTR4BezYVVojCb+/pLx4ic
CA3kyxtI+E3Kdwf0TjLDUo8D1lVANgCJNOLLZfJkmqYOUY08K4ijz6yKF67eKeAwDxn6XpRXjYt7
t3W0WFFygh6FFbKgnC670Qh90am5VBXExx385WVXHd1AAF7ThkXBJNBw1R/NoU0p6EQDnx8SbybZ
3g5rMTbgLeU53h9LzZCApFt+oMXS+f2CbIkZLjBuSBlrv4be4ukFqn3NJOOU3vJ/pvzld+PpRrtU
/hTgjXLuu07fp3reJ7M1oRvFm26+31tItTP8kKuee7bjOcRoHbRkOrTixN0DIYn53RHTad6H8193
k1I+9ahLGJDoFH+UDnZlI5xZ/btq6Aeuk5mOHmEPgrl5pKRf7maCPCn7c16ZHp/y/WaY2tCEOO4U
JkQeSuGHrxjb/3ak45L/T/oN8DTxLzauKvlU4tWIx1XYvVkKS753h3SZeFKhIpllhDTwnWBCTDpQ
jpD9W2FkWin63qkEu8ERkQXnbYklIzaRNqxCLp2vpEiHbJZ4+qNtFDNrPv0h1Dv/zh9k8jPPNTgc
zfD/hgjThYQInXGzemmROFzNTDwWKVB/kaYU0mQ8AbBuV7uvKyY1JV79fkrCq/va3kvD1EMXOJuU
YjbEzMr1zyeDaT5M7qx1F6wQnktlTOXYrKxCPJxLSG1m+zIUNTTeOUjKwvf2Y2M2mlwA6fXZXIA0
3HFoG4vRSZ4etMw1USEpfU8XZYKFLw1liAXQ63glgkVtHm1erKj6TWCNEoqg9BYIPieGG/2ydrgM
cuTMXaKOVZ2ZDAiazZPaxd3XcVVkKofNPxzBGBSfQoDrWqA9tqJRyzRSOoJ/8nOxJlQvBvnYgX2n
0aKcl3lfnVOZR5Xjt+P1pNIqU11S4KT6ZQWFGvXfVNVThzJ4fb95LfoDp0jN/GVFm4pApHaxi6Ua
J9OMXKA2CyOT2IWa2WXBvWIwAIpvW0plT33ZMAwyzc7kc7ytQG3nrEJnqIKOLuXowK1gH3mQWYr5
jRdGEMluBij/pAnoHexJGsvQ9vCKWK4QrejjTfMrVSCCgZK4xmDVNo1977ZXMUzotwJKG23Nb/eW
t4xHfvz94b8zllMFwXJJXMaVChxVsk2FVWlvrdx4dMz0ovKaJYr9XhUyPp4+TYeEzvvNSEQ07ZNr
ra0As7SCNwzEGLFILYkjpcq2T9A0kaZcPV5kIQ7tUO7WNvGIfCWMi/KDex1gRkUSRh+iOhLHIDA5
YJSEHdwYUw68l1KM73lCMNIWOXURAavhm+qODsu+Qhg1jm+I5EKDXb5baMwe6JaJ9yAMrPynYDH/
gc5qgWp+2z9ndqmXMlS2Quz8wR9faCQsQKLF8MPB75ANuD4A+5GoHKvo8OXW3cPW9nh2HFKsMKWi
3iHs+hcL2+rwCjUw5nzaP9qDw1OZnANUaV0crLnft87lnbhDHSjX1kBFiI3HevdW3hTEaJB1L++l
YwR9uLnzptRs5gMLyg29uycPcsQjYfafmXG7iUNMMZ0+Gvua2/we/Fl5XR6G6DmFNZst1fWkQ+6F
JuHjS7I1XhdFWHoCezSPe1CbkszdC6TyB9Y+W92F1AxAfIUtSfWivEkXSuQ+v4CZ5YcoQJRjJstS
fBZ7z19vnNFplORvUan2I3d5PFSixgIo0+MMxNwQ43c8CxP5d9Am8L0E1c3imKUSu5ikkIrevORR
BrB5s9rmU359WqA6GBe7Zy2uGdbZN4HsWSilLFe5IwH6zofCKcw5r1dH3vId73ojhHBVpNNCNbw4
udDGfk3f450iI4pudwXnL9G7uArTybVWDI59oacTD2wg00vliVrujr2rkncFTcCQ1pHAJkELSOQx
7Wx2CNPr63Nbxh0ccdKwEy/UM3onHJ/9tMhENhEf/n9v3Z9a3R91RsSK/iIwHT8pi/WnN7Usm1hj
De6O6BWz01Sxs8RCw0+flMhFF/+4TQZGkONUtnjRBnHvbYL2KcMv6MKYziSOlYyXVLz+dyGPWESF
ZCnWQkyaJMWqJSncVaRCkuqf9DoOZYGTJem8c2+xevmmrMYnE8RRz9G7ZCLMGmZBGF6oSeUCgh8A
l6c5Rt91hzyugUAakLxtsJtuZdvuUVp1p7qd5zAm2wnUR2FPPKZdNY2cGKu8Q/nLkxsqVoGvDbZP
9x+YgLz19sCNqIhsQvwan+SZmylr0mr6MdDKum6fSoQpd4SEBtkwI+HEDTPYiu7G2/TvT+MDHjWw
Dz+qtgnvQWOE56FD/gBp3lENCqfqbz5c+5kbq59OjtKa6fZA+q8XbORUImK0ejReTaMPo0Zcybjx
J4+NCnpZx0ZLyPsXwnbTNqppFWetPfX57L13y6UCTCtkFz6epruaYPgX3196aDuZWh72ICXP13Mi
5+IUnrj/vwm9tqEB07QTersTA4KKjXWew5GaXvgbODl5MTjBF4cY8SScoWNuLSiwx4rP8/3HRnf7
XdYi4f1tVmNl6/PHd577T9usn/GvJ5EIf9KY42asq2HOASZVR60MvpZRADq/rHHIowX5PZzTahrZ
Ht/rf4GzV6WfHoMuEvcZvyG9GDZoejyy0E8ArwYBDFVGffdBzXp5ZgOUfGu0etferlMiEQW44lN6
X7iZz/QRKZojfTDSuumtxo70ty5TkkzGrQyanIZf2C+VtXowcGUDPd6YtA31X3F4TgVWmwmh78wB
hMivZ5nqR8sdArWxdGBEslPH9VxEzSmL9o89iG//+MeH8AUlwRgrZp2hl/I5wdx/tlmycyiuWa6Z
4izeK/bIrmMOygQJXzoBz1IGbmPFEQaGtBFLpcis+Ge/4RoBEun8DJ+MCwJkOWsyC2FfNWEEs0mm
8LhmQAm4WiL0iuksc/KaGMps9C3edSJFxpF7KMMd2DW4IfMB6c+ldAGuLaUW0Bn0QzOacFsqrr17
Oap7ainJoNHLMcdJZbgTztAcgyTvRQhyDCo8GOoPA9l/UE7m1HTOJg9Sz8w0dIJDCXkamJxc2O6E
aSfRkiwCFsdbNig4pY7w6Jux51mDQq1nO+1UiECt41YjQTQtjH0t/M4pnDhmP9DqDMxuwOsaommq
AWTKKMQDVt7mbBg68yMl7bc6mQIiW87E3v5ULcvAb79SnRvWz9xV6ZdnniN/P3BXQniugYef/To7
M4E9qg0g1vRWqTQX7oUk0uuPCFGhpZ6XGGQ1qfpqtvTIV2Pe6JiS3IEn848aKm9eBdxmz2mUe+FD
coxikbZQ2BiEEKtF3IltFcw92sEUz+5C+Hnqo7c8vTrCLamCH3axLtvnwyoq53EaogDW8fLntuVI
iCzKmYoKyNZHhwjxZUqAGI/OgQjXgnBbJbe9rRF2v4usAtqrHCLASpZ0wGMCwAhe6K6wSwp7hQuq
LS1NvYRpznBZGMm/lnmAC+nBJqs+nNkMTvYpA44zcNhW0eDoVb6YyTw+UrrjBBCDXjeTezcIwg+C
7jAeeMzTqNb3J2ZX4V2NMawmFNJpgjdKLn0zaKg20RubYWQKH0au2dTjM7bjz6kbqrZbjD0plwvm
eZ0T4IZtvdyakAy1MJWK2mSO6vd84/4S9pOZ/2xtsGB5OM4DRjYFPsRirJB0n+46Dr6Mnl3tSxsU
VGioKX7G4bRa2bAAYdIT3pdb2hrJCrUmtYYG9eqPrkTRYjNj/PPfFh0CNOGv+rgUPyV2jWwYPBgE
XeYt38Gs1k3Z+GAlSgCZhYmpXkPDUkKKEkIu/GG/MHPAb6KqaN7KhXdyjgj0SxacjMEYlSXcNmH9
LWu1SpbQi7yOCrnSso68/yvuL6W9R3HdwGZ/D3T5wyLULBjZmowheN8QI75RPsLApATw63Dwk0BJ
PAy0vXAH3dO8PUW1KKtcrGRkw6HkO9X0revxrFfspa707b8irJX8H0smWCMFr6VgOJrRoml52i82
xjpZtq/XrBHw6GgwpoG2eQHkWiX9sQfJIthjBKPSj6CkgpgVQMiXXZTcsRnO3J8sTg+w9jOcD8C+
+KYH1v+829YRe1yOBj1UyPg/CNHZcDXcNz2tjQ/Hk3hJ4Ek52nAUk8f630B58KtGoCXmms2zBHt0
O1TxRRilBvATpBu72+KvNHos9YFwPlJvmGgLXJSt8nF+Bpi6xNV87bwNDLVOFvss88U5Z+y5kPj+
4UnSrMNBK0Vq025nfiJS76byIK8tyOoFTfIrQpoDZPTim6hV2PQ7/ylkfFFnLIx8eePIY0GSLpYK
MOcoQUlBsn83dr2Yfrb/yeQ3t10CUZWraBWwdUIwF4+BJaU2FCZcBYssN6RSwZsw+d9VMU+Dwxue
Ht+oaBVY1eAZjt/38CLEVvPXCxXfq0f8cPie0byk5FODCjS/buwfd7DOj9UF/LDMHmscfH3tXaQL
8pzx0P8zGc1klGsuTqPdOYVJrCgeoEDiEXeR831C5O3/9jZXLYuAymHp/ZxOFe2XWu6Vr2l9k5+0
jXj4F2/Wn6DvBmlPGmyjibf44ldFODshrJY+hg1KwSmiU/VgFfwdow+oCpPgN0xdaV2/jhiFvE+I
/hjxtD6XtLyWI7kBaJDovhnZaUzHnFGiGoolE0Hqryaqk3HaECQdNfyNB+IFiojRn5bVEoCPRuSZ
VHjBkrEF8gsm0pk1BwGjdE9QXoErCa+muzNJHFD2/5mqkW5btLL4UkIMt5+wWyYBYVSKoV2QDDt2
pGwZ+oc1mX3UvsFcOvACzVt8dt5xRndible7eLh9N9hRKxYiiHABiZeUqv4KY2X/tKfRrXVTaJe9
pwkEt7ej1F8yBEkqLKySoJy8ILydmdygqjeqHs3T3ldSJLtSE8F4etdINh37LsRHVSbHL3FrqI8N
WYuM0VNuAttVtzF3t6oUStOXSxA7LgzL/OAAc/7cK/yeXyn+vst8EiIpZDdeGuQNeP/QR8aknIJr
4Y6AVTG0B1uTzg1PjTnFGFGqxiJsPrJOWIci3YXh1qWEQEJmC3+WncA10wQQBSYq5vsy29NDglFj
zXq1g0LoP6uZF4+lumvg+vMlg5wwyvXz43JvlGA8mdHoD6nrJVxcWtSDVfEfw5L8Sw1cUwB32yXb
R/Z2u84jB6ks19EjO1zOe8MugNKKNbF7efrkRhx+J8hSFf8ah+nctdPVviEC9YuFoYvfRYeb0776
a6pZ6TsUnau3Zv8HA1YlHkqy9ZetwWQauVv9u36myX88W5L0QznGL3LgftWgXHr+TC3Tq/1507Vl
oU0SOXviO1tH8VIg31oAvwDkQrIX9b/JZTwIDdpURo47gYf4LNuXAk5pd89VXYfaJ8oMIk8o2KGk
1NibYuQVv+htC9AqSjKaxzGuCnh3fdvy5wzI5amG8Nmx56idWjHmoWD27rXik9JU/OKTMd/5gsjS
KewDMjrFutuCNlY6WyG+uZAv3dCwWE3YoguTsZ7QlD/0eM2Hexyrib9kHUpkMvLdgLrmK+Zy+D4O
OSoqfC6L02UwK7dthrBUuAoCBOyMEM4yHtoK+9OGrrWsULg957774JopBOOUwPsTZgvOPTxreLtn
nRgC8rZ4GIFCzZOSG1lKWpRWhp7jBuAf+a/9ly3GHvH3eQUpltNyXQ96fkMTxK8gNi6v8sJSujIz
787/dMbobOf+wcdoBLZMLw4SzmS3rJBALO2S5YJ7+gQS7lhdO5qeFb/3FXIDQTY5aS7z891VxFil
YtARtf9pRd8qs5IInuzJhADxCg3tSvwRaGQ2Ha5j65uMavL9oGEO8T+Owj+dHMrPPSZu2g/yatF9
Zj5cvNg9t5R+7g2wbnBK8tfL6dWfNSUJiRV98Pxub6sv3x2f1lDNHJVksgn8QB0IAeOteV+p/qh8
tbKUQdLXzAXwzE0bgJr1Fz3QbzBDW1vFQCHEx6wXnUWDcaKvQNptd8v40cR/ipp4ejr3wo0gy4IC
QLVd2sci+qIhNJ6PfuzAeqosKYV+sj8nfufsFkf8Rn/KYiYQiAvAHM2VQAvQkkQGxvq/TOmcPp0p
qAQ35lxqqf1Z7MCZ9X1BotPK0Va4WdcYhQ7Mkd7Cybtrsq2Z78kR2HvjCs2O2ohh/NzuB8jGm4D7
J4i8h6HA3TaMOo5IGegifuK2yY+5SK3/Ft+zmhsz1TtgH0zxOITq0s3JDO3fe1/ygANQKwxjlVpc
b/iTx+pTNuv3QvH3SZR6/+/1vUgyUWObbfGIOQWlOhBGykSSq4R54V2ySToTpg8ndB+e+FBCXpN+
Vs0JGd3aLNNMPbfJNllvVyZ2X78NZi7Ipcb66uAlWU5ewVZAjmEfm0W4kIxTpPrIOEckHEvI279v
+eTt+KGxL7n0g44C2MTrHLY+7vyD8bpdles67fN1aipdMSZflBR+MyRzAJOKqbk49lY7nGhrCo1m
L0grOQTHzzb9AVn4q2echCr1Dn/mCwPaMhKtmaapWoYx6YJljAnpFNU+5qB5PZ28Ulzkyx3TztOe
KDfOj38nYoTgnxlSKdWB1LPYbdjPWKw2FtgMmA2O1+GCqzMZCUaIEou0YiCeRmiff25A2TSnF5E4
izZXtFU8aXc6Zj1ya+mTEAwFFH/2GUTjuSqlkgtJiE4E4wRv8SpmqjnG8sE3+XXNApj3C6cnuUSx
FidkC2GB+27pycMwRwIcStjq3CKDPzsOydgpPXo0ed2VKYvhEA9ene2X7xcJ6MkmH8DUu6s6nAje
GSc87zaRpajtfAlYNIB3nL8mvR+9K3PqZrPm/PShqxiBSJNOy6xG1Rbwop+musVPviTa4tyWKN7v
PPRbMVtsoro6pjyn64wwsddiygMvbwTSdq9CxIBKRoxF2ZQ6t7X2VdR4rQl1lss0+iQs6qjlcC1/
vpeb+KifkGV1QQ7KiDj8qkrGQHIM8xzbmiazVXyMpXDWcWuSGxsL5akmu/5jk2+5q5jjtQjURVxb
+KaBmPOAFTHsjqkriibfvqOfwpD0/qMtacuGJP+3gnfWyZZmPQQ//qogqClXQGUUeg2JpF0Hrx17
K56RuhN11ca9NOiKDbMaxny5ZLIZZAG/VVoFhW1354gEPAmhHhrfV82xHk9CjxVkladF4K39GexF
UhnBO2JOLLz1mSIdjMO98uU3nDb900AI6rMZjByein4PcZutwwxngS4GIE+L8nSNCftMrBpgex7l
F2V2LQ9TZIbklpsjBfmb98mqoidDNnn1aFPwmabGhrp6rwC1aeXnZYohWpfjtN3X6TTiSpUCxd29
mhWcfUL3+IjMogoGWW0l0lVcuDsQwOxcJrG9jEGHqs9DedEcADSQU2tEp/3tc6dJ6tnOd9lRT1gM
I/NEuIcHIApPrsMxBWRLXiYfWMAcyV2BSQqe9t7S7cEkov4nyS1WQ1CJ0tTBJtXUJ/6aZWvYXvbo
zmXhY4r+ON2al32X4ghUHkB7ZuRNDbIhtjZXW/pfUccAtAqDoaZUc2Pi8tggfCmSodUOPJLfiBH+
0/Orh7cpv8cvwatyOE+jNlO7Ab9504Zw0LkSKKvbqh4o2oqa/9bLWNz5YTRnzGhG0K6TDaACIVHm
WuVKh7HrtVkgvvCB33vdIuPBHvSSNl5YGqt0sqf0UWkoBafGvVGemhwLeHMYzeBmvC+3GXkZJqYY
HaccnfM1mt+lxPGPoH6KB2Z5lstQcEaweJ4PIw10uw4y6uV8YIsGk5y/GCiHgRApXtKgugW3kdB6
AheauH/hAZ+cy+ReXpM/+8TYM3LDwvbgHyZ8Z2M7RTI7PamX7gD1btpXU/N6b41Q4D2HgezciMxA
wlMzHrYDkxIsXXbwiQutJkB7RjlGprWhOUl20IDkq6eq8KFuSrYHGLWI/2vklmTblN+S2A3BPWi4
sBDytDWMQ2cNr6qPNcvmRXMVRlhSN6Dp9iE/V1ckVUTw1OOOyVueioj4NQqd7JrtrvUYntn4sUxU
KRNoWSHFDT0prZN8hXRwIj4bnN1i/R2hntbpTwfi8ej20bLzf7gFEAtM5Cfrvrp5aNG2j2O6AfDs
jo8XdFRmjusVYfNyMkivUws+4FJ4TB8f0GI4ZQrqXAaylWhrOx0njRbjFrjlw7GLDCGMWjRBgUON
g3QXL8HSUgV3PVnpziBc6AFiVGj+kH9OzIfXS6s/vyUN7ZRvsEspd26JPxTveyiKCDMarZKjPpxn
gNsJXGwb7RBtqen4l5+XQr8y7AMDb5dIgUDdkFtaGri2MuGpQidqxyWhzxF7y0ULqYVYsVJ2Qut/
nIbSG8gCWbsV5fVkleNkIl9mM6FqTKMhz+nXy7c4glXwGeLH/OIorSzLNxJgL9efHCZdnMmmwp0m
U57+wBXgokAp1JIRLUIj4bv41BOqSQVljWiWf5yNt1SjxyN8Eq5BzWEnO8QJUC9TtGixX/RB96Me
6q69bCFc5YKcIfaWwfifVFty/3rM2QroxKO+bQztgY28bIu95Ml4c3Osey1vsWEwKHnrP01K0gtq
wusaALK7VuEnJYX63yycuekT5PUQHZzDjMu5ZRbGoKVlz6ZcWOBcjNsSvuEN+qdGEwUYuYQPQLRz
xubj1zwi/8JEqYID/ePQj7z3opIoRrm21IhChvWSwcYEDWrGBgtDtl0DhIEfzrhiwnoPJaNfsQtx
7tZpbI8wnIyEyMs5UawKbugTvcn0tqYpGvUcJrqRmaFOKboRk2sgxdIBawzA9HJslXNqlRGOjQpR
DrvDytI18CdHbs/PX5QiUqGCXoMWfhfele6E7KX2Nnxn7qFGhdkDgrDC/p/ScHLFEZhsUGLixs4Q
7LjPlbhXCH724/jVg4VicC8Ey9XWVUxlZ0fu8X3iqGLxFpsL489I9QR/h6c1AL4zo8VaJNRov/X0
NP1Z1iaXKklLyOmyYeyZluyDNeq0LJoX1H956FfNBXxzdpb1EZeb4HjcLoUxErEkM+K8Ge30/8/X
/bXBdTVJ4DvCjdCdo4lK/EEOzCbPeZqQsqoz/ELL11u89sdALycdHf827hIWrOgY4UstIAWXJzLm
e1PYO+bNavHq8sqx502e9hszrlShIecp2+B7Gi0/9LGw5tUo4UnByw+pCmQYsHmiYfKLVmUmh33m
tinRvVnxO+CYZ1wQpxi1iL/Smy0Jh4xct9Hv4WzCj2syy0RodzF1vjoqdS4S6X4W8FADLcuO2Orh
LxDuyfyzkqA44k+sxa1wbIBd97MCYhYwRMsn3pzUmLxPs4nDBOaDAaFuzANsPsOrToa5ib+OmAF7
iVWniPtrYR5CSKg+cz4qkxlWoOWpPP07CyJG4YfwQfnyfuuoX81qpTHlLrK9Yn4Owy/QNo6bQy95
B+jjJYoek/hNrGxeMZkMzTv4nYYEnfWmQblJStaze5XGqhJhMECBt/1uLMOXxh1uuPFJQXinyksz
iFSdN5d4MzLYE4orODbsT+KkkMWlF6BUwXGplaQz/Ksv58Hds50xZklB3wx45FKDJr41nLTSDLZ7
Ds16bvU9+RAgNT6LXb2fEQ3nV5HHZw+orCaI1FJisKyI6QgVX9/WQi8LOCnlSM6fdDSg13G5Y88O
yUG5ajGv26RFl5EpB+iGv54+jEyqbWT8AQAdNZZ7/IsfEmy8Fws+CAlCl6ZecVlzTwuibSmpwfx5
5h2s/k9OAx+34NWpkwjaiAnAP7VwYOlzrJ1TXjkggx+F6/arLDTmPJr71R5y10iqcY1TgguHe9u8
4mUibjugtPE/mwRDX+wprn0cX9NvqfPOjuUZ9UOZ2tw/IU5YzbpL0Qfz6F5+VwL+47FQDJzC7eAC
j7gC4mEq5/wASvciUASFS+4hmlqotfkkX3WZOagIkPbXfkU7n4E2EPZE4Y/q6s1xajzVc4XoXKrS
Sc0vOCcKGlX24Um5d0Pg1Ozkch4Q3t6ud4cWj4OjnfxPItwQNydZQEdy2U7Zh+9N99AlguEkOgL4
RyfEexqkXNtgJGuO5Uq4z5HzuLwGmowYEJSMUs+G2ujJ8LDHlPpxmZvjzeww5QInmKcEDkUrQYPW
CK6/auIrl+4ngRRiuSLfwnptuyMB4DGJJdJBXCOQ0/6/0KP6bnKnhWg8luptDowVHzPRLUgwdHID
R+P1UAsWnHRIlMdaTxlYdpQxCtc2BaXhd46JlHG//0X9ay+T4BPeuMTml1osTJffzgabZ70KqDv2
ZVCGM4hgZYaaJxaTd09bFud8ljxCFKFMrj2xNjGjTZ01PueIr3JCe5CGP5E+LTZnD9+8T3DCnyvI
EtQruhwDXliuWgtpUZSxZTqob8wSNquS0RirIh6UDXWeY2/8Hgi1lSsbAcrNESixNXwCrDM7iYpv
uq5ColCN8pcnIEcwnXruxqAI6Jp5M2Hnj4x9b73321s6f4Cf3u9jUuqy22+2twHB4VHVIc5/0mwU
KEvmpA4Zh/JP7Apj/FOKHY52jdEojQhjk1t215X4xC77dlCzdGZJrTPI8+iOrjtgUg29lZiWbQ3C
Izc+Y78IZQ8kk0mKcsOk0jDE7/p8EUtf2ZnU9cEpzegD1rtOYfMbYj82srcK2gc1VyA/pWENekF6
PcsdDIRVRJN558Po47EOchuyLDSqsBcU9ADzKzRc4mFGOtlNexjOiFUSAPwVjEGPUueY5zguB0ps
kgCPT1teOcNpDU25smo44vLlHvPvNlS46rhTbm1ag1Hum+8BwYygCEU/evCTKMWcAm3Ntkeza/mD
aHA7diesBbcsZrKw2cBLLJ5yRp3CTekU0hE3MjGdAzsFP8mwBUUTh/bnxFRWkiDTbYkUuSgVUSgf
t8B3yhFM3+EC0rF30+jugYzGw0L9kSQH1EPQxAXv06u4iM7FhCeU9COTcUo4K+qMTCBITHR/8I25
5YWEOnDMkDuTZMWdqKvSkq6a6NX9ll5Iei8gZWLtrbZRKCrWl4G7r2pMBb4WYJJfvuXF+i2WOdqw
N/TnxRuYWja1C0yKW0W6OnIWEV5cOv6Eb9cC5V2LO1qXgP5vpURntd3UiF+IvPFTyKuBL+DvhSpy
wCtocwRHTvr9hsVPING2CBsJwu9kJUWRZ1nIsrHOnMGmWNojG+o6cKinMO1w6Hb2JNkXFfkZfVYl
JuJHk29BSaI+zVe15Mb+ZJhL0CLNU/vkGWcyz6gll4gN69WQkqwl/SblKWrcCFP+Zl3ap9t5rLtZ
UkszO4dv8Jh9sh1LADLSULpY7IrVyOvCFjoAQGd6VpW4O603uk1H0QFj0DiUlxdLbRkTQb4Jg1mJ
o+7irflg07mTiDVLyO6+rBfxaucKf3fxGkOFSjP1jElNBkPnfNZVl+w8WIqg9F6Hus8Mjl+OqNrA
9xCLyydWM0CasMJg+wvSbtgRwSpepVU5G6WGagoU/doZjQXkNu1NMz6I8iQlrfZqdenTKmxkRtbV
qpM4l8lU+lcoubBCF9y89od+H4Qr+5zMOqDSGudFnQZ/KAhi32TW/vwqXDDOXHwOUuLzSt0R2mjH
RW2c22sOl+faMLlPc/Ud4R60oaN+rtF8zRoDSYOllAMbMUTIggmB5h2O6haf48KN9VQFPcbr9MDM
zV2+31LHuGhBlhjjlzhmaboIiB4pxuWHcX85zKc+qe8agETJyGlneMNrtn1HPAiXLpsdWim8Hr3e
uJ1KbTo2oUupQN3H1KQJAQTG0se1ek+1JykA/8egDNJpeKt6t4qT7wkjszqmzBQVJH1FAcwRI83g
WpWsw4gvTj34JRHT07k1+ehe22GD5AoWzytPKu2RFaJkEL1nJAcOyLNR0laLOOixdaxYWIHDxpMU
XhIoTWzSAGEwwOV2l4z2XF4qU7TvZ8zNj8rors/1iTIvcwQ3TFZmD/FbLTY9fDBW/kaZE2ALK3ZU
ZtqLMaUCHtgVv68TycQUOY35lpfBJgnLjTnbnG0Qmeb88fmTMS20luQaX3aQT6gOjZSN+ZKl5+gM
tD9+bEB2hfaja2w4qMJS2HxQBxxWc/e4bKsS/mextGGAupuXnBzOnyqLKApkIB8CwEx0hoYw0Khs
0d3sntn/sP0Q3fZr5VRVey9ItqeZNH4KHVut8SZTQpBI2mKJLXvUHtZusuDB9N9JCxxSC4edh1X/
W1bRac5+nnteffZ2A+VdTAjGTJY+jLtTJn/3Pr7OujGrczmZC8bmmdfQPkS7jJ8bWcLz+6H+zg1A
72vS09sNHvUGsuj5yjOXvqBdmK9SXGpIuwyzKp/Zi+IjGcIZGuyUpo9V6LKcYT3xlb5V9lURcKbi
+Ge8qxMhi90an6TMlO9GWPiYUE40lnkWlCNgSCRtwVu8If0Aq4zJq1ge78cGWowtNQTga64PL+sH
nXNjYmeY3Pp4jXit7RddraqGoJPDsmqYnnjN5sjYGijKwCrZr/B69PqCanlQY7ccSziaFKizyxio
febg0mJM0CEuVgY785Tc45yKAjnOVTHoPVyY9oERaiZFev1oX5R+jTUGmGHS/+UygcyijV1Q3A1T
b14ALd9ktWdN5+o7fKW4iEf/lhJwYbtJR5iY9GEz/lnd+Y1iMtWvUdIYmO1h5UxN7rJtmMMvmSnp
V9r9jo0BkbB477oCpfZGbVXE5imPUC7+YkckRqwpGX2w4W8sDcxdgHN1uad3X6FckeN10Uxzmc4w
s102u18Mt4S6kEBi0KCER9MEacKYsDq8M4im5OMiSpL7JZ9uQdwWK4YgXfwmBOCtRcvtWoQcXk/U
SWF/AjuQM26/M/ug2PtRh3Pt/qTRDZu1hiedtVbEk7Ly5/1uLYy8vuB707qyyaJaMXPLc59wgD9m
Yxc5076yagXUqtufdvkDFtphReprcMG9sfGtlMS1oSqllZSDKuHEajr8JMR4fZcMny4DjbEFnKb+
Lhv/9BvHLhZMNNeAhhGv2pBrv9gJIDFdlnR8BD5iJYb2ftfNyDAGjUsGpEpXpe4BwdTNpE8NoLVB
J7nAvo3zhUBy5DwSLTmilZz8FGWV3aWZmYVdIekTFAR/RADWihq41l060/LyP0lbsg6nXsf2jR5k
D7kGeXLRJXLqHuzhZUSpJAyX8jmE0PFhB28HPbwfQn56TBdKB6DRjvakhKMBpRYknVm91ay3Wh6t
6wP1Twj060CBmXqQVf0StCk/HJ6gKm0NLSYeAVblwrEVD7+uwGoEIKMQcCrMOFLh6H62Smhc907K
Bh0EIhvWDdFbP3OdUrD0TLW+hnxiGsNk7R3B6j3uXXLvsHbgG1dLfQx+FJwx+0tR10jmp9+bxMg9
AROHZmnLvi5GI7eIqPHUCiIfWvNudUXABp7kaDI23v8Yo84XxHcyuQ3K6+rZF28WBBVCUf2nz5IG
2E4AE7PPVJYmO5akaWHJF6kXaJZgwMrejJBO2D764Q6LTHUGvH3GT4V8OTZaQHKOa8ZwyQwdvHu8
XQsxBGzAASFHsQANyZeQa85Tg15iPR0Ob8yIaqod9yZhF4kdMZwdNiPm7SekdPdsdLecvP2VmcyH
A8JuIDOA2J0u7D3OjdBbHU1KZQso1AsjNnwWcSIYm2AnzAkh/5zr5YRyOL19Wzap5XSl0zWLTKEZ
D8jG8om/Xl9B7bdr5qL+2Qn5Sh7RNDCetwoMilGIXvQbgWQMM4ocDP2Pdw2mB0rFJP313Emo2nyV
x4wvV7tzCELqF+MDidAxqDMCwll6vysJUJGRI1KF1y0Hb+fdoIWxnjKu/nU9SaXQctR7P8XjC+Kj
0weDvDDnpYE+hfYww2DONCsUv3dc1R70Mbqa5c99xSZdeiDqO9chcNAbaIUBeMvFeVd9e1UAafFz
OawkixaHFacfL3IBwFboPyVRIuH/d8elV9F4KpE6iCYlNSeUlP6rIwTnS+/xidA3ooJNTL5WvV4c
WxzMT1UfpYDvgR3kKqxjELDTOzd+omrnSR2pk54B+8kA1j5n+XXQhZ11hlU+5g4Z8n0RkCXJcIPC
XQ2MipLOI63WwMn+CgCxhxdGkkPcfVY0LO8/z59mNsIN7RwSNtJTlbNZXgaCrzFmdIxLsmsUTMPA
ILBOy9n/E7lwW9jRPKBRSEM/ONttiOJtbcHlhJXDwVZ4vcZJsS3hqCIr+LPtT8jpfCQyoE8KUWX3
iT8PND6LKWezDytK8Jna8VemXENMtHNIXSuj7yHQWd4bU823d3SJM285xHfVidoL2UeKpdLi8qgI
/tNF2n/Ds1UVEXAlvVkfDLCPfyjagHySDv+erGN/oFYS0VNmcosVTj7rQLHPfb+cJCE4mycrRvQo
vi0G//7JPcp4soiokBW+IMur8tiVAjI+TIHBPC80JBcNPIF09CM0q1RpfKEYEisMGbHTIHMQ/4Ns
lNYRrx1o1QcIwtelfaMXGN2VKKLETd6x1W52bAEzwfXjcWuhouKVlR0zEsk2TDJ1Y15URQksL9O3
p7+WBQVmSZD/IIrZ+5mi/qH0694soRGd6m+Ehm5+8nlh/WMW3YE+HIG0aq1SdCgnPq6N8n3rnnS9
nsNsw0jqsG2jY6HUvjyClZdBoIyGpR2ohUAIqGJiFXqM5q54Ii/OXpKBfahhlvPQJ8yBa9SL1atc
EoZ3Ypg30ulq1oOGe0QfVnblkw9pfdLPW1yH1i8PVWitqDLAdGiyW67kkCylc2+z5h0RFrbObTn9
Nc8L2BAi/FpuUVbmi5xXf6W32hgZp+JFyibZeD01VxEzAspmgTp+0KdZi99nJe16/CEAQiw6aWEO
IP24jhRl+i7yopVqoaz0H4etVl5RcMxi5ywrbjAoz95IOWhuDkKd+KDzRSafhZTW6Hi+Sj0oHbif
se9RL25cXD2CRAK0gT4SJ7oT20x/BRk6JX7tvYdFvhdJR0Y2kc3jJvVEaQjiRWNezaGVa7SK04ko
3D90TEuz/vaaKyfTz8KAgJPFRwI/V53V3HiddvwOgEyw+rgvlKfyttJPb4Hz//n8jViMC/dTj0bj
am111pZHAKHuk6JTGOvR+SoNcFdUfW17986fhvEeSt9g0A/VEwn2sbHUg373GL7rPLEkCh99U/jK
asO+SuVkMHfokYN5avDbN4ovnQhTttvcCBGAbjzhZkhu+9vyW/6I6k9CINMptMjn54dPNGsWzmWT
KSOnjDgC/J1rnADp0ipbfU76ZSS9Oi17Kszvai1BPs729/ReC3mOcQGkuTbbAnnGwRd44qTiynMt
35oNkIiBJ9eJ5O71PJCHHuyQ9hS5CDR3vOWzo4aoe/KQAgeFs6F+nmepEHFp4c0+hjtaKsmOjCyT
kH3X9FHkt8/4fCjMktC+lEmHrn0RbASoWjGmXVy0wGmXRKaUTvJ+ft25M0UY0AD4D30P/Jx4Jps4
kVeW45qVho7Mozu9+/CVdr0iBlXu/PYUP9jVOkEWa1ia28HdQgtz5rJPpfR9eid9W2SLvwb8AfFt
WFGJM9C29Qti80ubu9zxJ0aKR4VUsvgFa1JqALM9rXjVG1SkFvM313AOwnZ6V65cgslGYYQxli41
aQOZHr8Bz8j2yIfMPUMIfMYUiRcHumtMYz2NaL5vCMh+jtu6ZrooDI/6sw+NYy6IHto67NKXbaKZ
evPU69xtg4OO3ooMmmxPShx2EO+88PpmMVp6FBTs3lPhX2an5s7iaOH3Q41az0KU0mEQssd83rug
giJbfvQjkScIGN4QvpyYCaI2AoDt0uLELD6fJYd8G+5PrCpJ6uEou9DHZSAoJ689MsKC4a+aQetV
h5peYqhk+hUEdic/PyHozU4/dhAAonTqOYfEmkwGEwXp9av51xDBE5M6teY7KNmUDqfgcxVkGBYT
1bYUwv2jI6GBSQ+hRokihmnVE+uB8N76OCEf2dCv9Ricz5lNrKiTYy4CE5BwlMuAwTOBg/k3S+Uo
m9DIOqeaRwkYZilEANSDw1KvdhxwSDs0v6Xx+H5SXIGIsEPb3px4tH1MDK4vsy9KexKYJ6fEm0FD
siN6FyxvwSFM0/TV8qZYFyJTX6O2IWBWEtKQvafipmSa96YezS/Q4pk/ZoFqXL2SzPuer8Y2vive
M9qkoMgvvSYrsU+4aiFbTckWbmmL3AgjMR174CDn1++ODrrbDNNuWW1T9Lcm4LYXmJnP+tylQ6qf
D18LjTvOf3Mh+VyUPb5e5apB0ZCHHplUT8w4tX3G29XZ6K3wt7oYpxul762K7JecTr7plrAjpCxP
9LOhoaHePiphnX1Pl/sTJpZ9DgZ/i05XnrbXmNAwP6bvRgDicarLqRBoAKN2Hj2pRGObqa9BMeSj
K7oA/BFWV1i4bCl/VNQqNr9CjKsiDByPtfm4P3J8JrTEedyAH9pXJQRU+/3zpfnko9eNuxyXLugv
+1SQj1Z1Rt3R+56CBI9oKNvehLvGkX45l72MR7dcHBhH7JmRBmQtzF48gSUrf3G1RO6AKibzWz61
E98IpZN3e3ocgmVasjO8Z9De6HSOa7XmClRQmcvU/kwYydjtfZPJeoOdLTqrzSyTSgEq5Xwr4BhA
XtWfBvAgejBGXcPmSTgbgsN+lxH8M3PxzFw1H4iggq44p6a0/d+kqiRIrhdR8wifIdqgQD5rJ+Sd
VzEv2DZyDuguqSQnOtdo79J2tOHPzNE39Lv/bTYDuXdpTnMgmcQ+onLwXglk+Rr1l7GiHvSQp82g
+7Y8uLJw4UDiD9ns6GCZNm9Jzw45h92a6NPEN50C1pkl6FL2fYUHw/C5bQluCeQTlY/0i5xiKg/d
sqNXXapozsloeUIPyZJ0dkrad++zeyfpu7PIhGKWiKIYccI8meSdbg4wyoWLZ6ahgjr0axHZbdYT
U6RQjRMJ8InKJ5i0qQYRacql9NKHT8NZTE9lznw6V3eW1bk7vvI/tSt0MHc5hvygOhAZ4E2rQcay
pxsIKx/6rerc97stsTOnQBn6KqJjyMJO0Q1gkFjmyJqAyN2xNfav+HTaav3Gv75vcmKROe0fyfnp
xZTswZBjtJHKGYRV50fXTPeb6AtuVcZIUZRYHiRf1MrUwtokyXxajP0nHgNdMoY6eIsANRjiTGJV
3Pn7PcYoIWaNbZZzZwc+GmgrBz0VcQ8B/r76A6mWOVNsIvhXBa39CD8dakX9YQ6AzSyy77F07JuJ
NRh6Tnz4JLDKCifbb+8eJ4OuA/VZuXJyP5DXPUnixhccwH3xj5Ji/wUK78p1jp01QCif0iZnYF/P
9/m6keMv8zjjCBcHznX+h835tqUtosVQOjC+f+oAIXi7BnTx+iV4EbcVkK2su4C7Xg2+0dvwhDMC
vjk9wGMJBQRP8JlO2xJlm/1k6bXX3LVB38p0MDWNj4g/E6lugwVG5uVSh0W5Z7hAyNtKmk83N+NW
JwVxJDzxL+nUEvjH3cA0r2+7kMobXaxkvJabmCAkElobFSI+ovWJFZ9KTBWSsAw9aJsyZ/YESpy9
DlA0ZZm2VAiFqJ+HIUZCWrlsJrJ0TLS+fh7gZJNOilzGkYWDhcsjJTCVhHeFj2xhQpUJMlwm+Y4j
KkHvNrKpeLxuCXoQX/BAI9ssOkNCNcKpiI/2YRYzmLDXkbJLATXIRPsjAChfP+0aeNKI3SgKFwNh
SlSk76HgTP+tn12wK1Gn86L6nnj4UFWzD18LNMCWfuxBXo4eHZCTzbTbCzIbnpj0YUxAiOyVgaqa
LJeZJ8OKOw8ALZl2HXo4ybGGcyqOUgWdXJrcCDVTSTAps5u9v1QWqv8oYxBqcp0boGeIr4kTIrqc
QW4Px+JW/EBkcQqWK8h0M1HWllYWgscZl9Q1lPIp2GD/jAxjklVLF2eGfvtwTLDltcoOgkkNSwPJ
Z4a4SVCKhFTKWArYqN11+ysVx3jgGdCXt+R1ZMtpJXyz85NiMyCmEailmW7E7GxNuvXUrstefd6/
jKbeYtBEORZ1frXYVhG+mi1qjMuFyFDtYdEcgbBx/C7magT8ZzMvQwHNrjRo8sxNeGhiGWIbswIB
MU4OlBHlZ4DBhIY+n38jUkWPUef775VCuoBRUEGR6n3xBNBG3avE03isjg/XLhHDbH5CcHCUdkhz
mFcalu8TEKEmmKIn1eIatK/eLHiH+2+JWjlfoBJCyNzIEuaSgSGerwZ+wz5AsyNVTdKmTTuRReJ8
YCWl+6mtEQuAKBKke2sBu+rHxqqwVLl4u46wfw2SrabSrlkXueAOpI9fOhcGuPf7h6Uq2580oCNe
3sgyDBMb6VpVk++RH6EF5KUh6x7P0OCXt8s9cJ6KkkECEfzmbBdbo5soa62a3QBNJltLHj7Hv5b7
lIXy9KmUWlHI02O+VxP0kHHb27xVVzgkXgs1Qi8xHGFD8H6SPdkLpuDs7KkmHR3DhXUfpGE7W3sR
R6DlBhj2eUIs2FFYp8v/blUhGLkzktpK6sGHBDti5shbouG2te4EOnf6cpbQsOgX15RrEbqEZTfT
LeALzD24VdYHbwq6KuRQeTQz/KCi0y7gHcnE8HShmeBtX6MAvH+TN103emdeAEgqZCuClyxU0y0e
epaRD1G/l9BGzVUNDNOVW7pYsPa5A9kr68ZuzgOrYCl10QWcsbGmdT4G35mM+5mIVuR63c5Z81Zm
rppABIU1wcH9JRGuQSzu+MPUASLMXn4921khlNDCPy/FOp3aqSD5ANyMYb3euLeWfxZilgnbQKlS
lFFfo2FEMed1lM6kwIjAh9kJJtfrsHqszMyHvPTm5da2cUv87rfu3ArBIZntSlQE2FYXEXN4Jerr
r0SO/j5Q/mF05t3foskV/aYCmoWZ8Lmt3a6fRFtzAabOJT+ppUmTzMvcx5ArQvKWLyHXHzYg2YKV
7zuc8hSOeyxrGP6GLoRutUwTY53XQrNRr2ymSG5JbcsVVzmddIutLMD4eUARNpgCT4da7STVVTI0
6zBAiGTdIQlqU+2tdO3GjZUJXDUR6E5Bn9GbD7Fb2GkWKbuoEd+SfTH52Hwu0FYXEd9L0aiEvZwi
/UFj5CxQap6Yi0chaNczvfEHnULrNsBvGMxE9OoQH2QsCwZtqSs/k0UpitWii77e56x5k5G22FnU
iA0n6iOe9yZXC5CUh8kPtpIEojnsZb3/1+Ub/HOrWYV8We4P6a5UPF9Zwicu82d1jiYtmp7DvzzM
cER7hI+5TJZ5dsgjxmYQuggDKUanhRt65w+r1p94qvbdU1K5+2KwblRJ98edsPxLriEZ3pglgzsR
cDmSTKD3fzLSYVxki1HeoTXRrjAwWTd3Yzh+i3qTqwyRa0kD+2lCXT4ZY9QOw802ve4j0KnFO54P
rg3Yw/jb+epdwE76//vDZohDDT5IkKAVDLXFfrbT0QaCfXNI3e3YwN/uuai/T1JU+LVA8pxkIf+M
PBHst84GLE9CgyoxJZwTiaaXs06hMcTiU2Y151n8NIpzQvABb/KRupFj7pCRR77ZF9AFBYVF1w/Y
2gRXuVC2blW+QSmfzSPstH/YVldb9ZxyQ0Boxj+2JO7bfmgTosIPllTzp9bmXVuDfkkowap6xKsX
/F8BFlmLTpNcgK1wni9gElVIfaqqgPKCZi/z8m4n/GmSsnpMqpOcqP6IeGxi+zS2FYlFEM1AyB6f
0V+ZDJwKK21wyPS9wqi0dQJcGktHO/YVMWI5WqPAoFBYOQb2uUgz5AkqUCrQ+tnG2gVTv3ewP4N1
RuewyW+g8X5G7qWtp14ny3e7j1JF1vtuaYOi502f67h4Sgc6S0CJyqgaInrlTwbxhMmL2SMueoGN
inarf8eIrmuB0Xcn6pdHuhpYs5LJSruPXbB2q8PcX4Ok/GP5nbXx7+J2RfnvvJ5k8Duvp7/Wv07x
yPiKhK5xaNvdvztfAEsPzDcBojMdOGZnaEtZ8tAhEeXk3aRb3UAg+NXOi8NWccGav4q5yqzQmtHG
pQbPdDbwofeE4bdUqud9ADoZU0SL60g7ZUlbVxQLQrCtzEFWqwkMmxelB2lLoUn/IgeEQ0lW3o5F
ffcbWv/quXP+uEKbKvikdwBHx5SAZwXbKMNM8qFdeXn6GU2MfJvlg9Ikk4SPvhMhtB5Pq5OSM0lj
eqRdGeJ5FXLilpXKxzXMRGJxwIUkECeXrWDsX5VVItl3Hn6e/H5aPIlL/2Knrqf/FMrnbPJk7LI5
09+l4KVSZcpcJN9nHb9xbTl2ZaOQkQ5GCdrc6+l5vpFJ4GGVmI3wouK9ORhm65C6+5o6MF+6tVjB
9XSIl20AbD0qk4E3hXqp8nzx/4GShfLQo/4aJT2ydMfa18reO4kfPPhlA2KJDV94ySnrI7LbFzdU
yfqoSs/kYLsL0XVmNQQXaJzVYCbw6U/a3gQ0zZGQEYe4GWJLk5P5UvzVBvtIVEum0R1Q4ozK0tUT
PFm10vfuEX0Pbe9eVJRBHiyubBJVRpsz4R61rDPK/KiDtDPkbDaPPv7qYWriDmaf1csnFBoDWlTJ
A9dyh29N3Gz9tW2Z7fbtC0cMjQtAYvb4fZYMqXtiLHO18aFLqtWtIFw1joFvANVAuuUSrkIPgF5z
waDskA10pGX/HKA28OAD0ZGlXKJrCBc19UD2ufND2IfWpXN2oLlIAp21/000O2XO9VemN1K+yMMW
+KAT8mwQYHB5WOIszTJ0U+GD1ppGkWfud4d9uvw8G/017of+1uG6myMlPDfUogVH3KC3g9/tALCB
PGu6Zi7Tamd7l5PExvbw0S4TW6JWO/wmEI6h08/jkDxWzCw+HksyWV0NDQkSXLy0OiBbUbX27M6A
O8225JpJ6RavcO8ktWeLPELeoLGnTKRr8DNiBBF+8TRrQQ+m5Bhim6mBGMr5ANseuonlW0vg3t9n
wNHooEi8rzEAhZTjE2WYHMNBNS9WN3PiXNJqEuKesWeLOPUPSPtP2n8v1avZi9XOcJEfElErO/Pd
RpvOTatGjxZ/MgU92QJYwU1aF1PslJNfJRquzwcdMf4m93v6kHWs+Ek6bySd27hvbIbZglCZMQB9
jzMa5X7oomP/W2LqE2rbDk78CARnxh6sVxlgZlhPHOSO3Jfm+eOvz08ZQJ2slWzVWajM8hP1SEK7
NSavUfBvPJ5spfCl7P3mymAGwoYOe3GxtWniE83Qn0BtDwoTG2CYF1jNMHWy8FR0lBq/3qkk+xpn
8UiXRCT9Jn0WHMYtp7zK41pMuwSt7qaI/Gv2IXK7kCb4XHkeXAj/+wz8fF2oQATrW3Qv1BMOcM4f
Pxa/oWwk0PbCjYOWitG19j4YS86lBD/Mb40KYyvv3dOGWrT/SX7b4FIEKL8V7c8nOp75e+0/6F7f
barAA5yDWv2mXH69ptLVBowBd5V1Ys16hMoSiksB98QU5TSEvFte1HkvQb86kcZzYxbor3wkriVG
hQCR+qIbOGcMsh5YLa0FNlpsgV2eqEtAaIK4rbjJ896mccTC0RdT8heIZ6IrhHQUY4slVHKOKa+2
E4tjWSUO2rwqbSjfZUFVfPetY9hn34tGPlZRT6TiWQ215lLSF1vJcFMe5wo0YiFMjEi+Yyc90RrF
qUItaZK+2FEKph7gDFQyxapd8Y+tfPFPtn9wK9lUsm7Qr7L+dP9eDlRKn5w6+qL2WgjLTBedvrXj
cKlb5WIt9F2l3EVa9GT2NtBr1GD8scZFex2mY/EthsdKyoit7Y2FcrDI0eOnpGvfs0ONTxV6o4FA
i2JqPBiE9rFmqHMfpBuwYSOnCQIIu3sK9mEjKQx1VWGgOnLoVPCCqOtC/PgvtR63RPVugbTgaPl7
yya5pDQuTBuxn2+EhS82yMKAuDUBUftvaRmL5cvlQMmCVk0wbDLn+OU1QGPXAq4+OL7VbtJslxi9
pE6QSpZ8zeSxTSyNWjj3yg09SYUhA+NLR7Ifh5F42zzUQ7Ak6iX3Bb/lA9s5Znip8miT9Gkx9vWE
XedW9ru9MCPZpmxlHycehe1Oy4VLboZ4kPOUwJRMN1g09TTL8lw7lUgxdGErnFQAawPciZuxy4vp
UVbjC517OWAIApAQxzfhhd0c7pIfPT+dZ7kxm/VtSsk0K4J+N838PK88w7PZQJGbpMKknAYZQKsp
2Rrv6g2uHeV0N75jjMqOtZ18fkMDF7jUGvLZ9usCgim3yqdgphfij1TCRCLkwfXBzc7GDYA9objB
cLNSr+ou25rpjW+yfaA5bDfiekQD49oZ2a6lcB1ha18awbicbFfhPpL/dlpTxDs0zcOI1nttwcKI
hpWr6hI7ZK6Gvx6Wdil9aC2tdY+B/y00uU9n+nfrwsCwuBIqU349Eg7tZtkgAremWEiZ7pgesaz8
ZSX+Csi9DlKqc+nMyso6jICX/Ey8SFl3Ayayqvq+EFud0EDYqqcOclrt9zOMzPhMtO4eKPyXFKtH
hONe/r5DUm+djnIZjrFuZJ8p2+l3KE60rCaIAIFvniE/FC+5h1jWfgEDsvH0iiaFw7mKMeDYuLZ5
/2NOiwcmf1Yh3h/mYiRu9SD5VlD35xC320Bt7fxPOkncbFx7XhjYVuusP0xOiInlek3tWq9iCbRi
DKgEo5UED8TEVWDHwmQqe245GdHaEJ2a8hVIqAj4wWWB22gIMad8SR4d9VCNbudJBl14mhyZEFE4
iCVENCvCMFDmQ1AZv8lc9gGK0tVJXCSbmwH+mjfHgwoNKLA1T7dl6PUSC3oxzW8Iu3UoNVMbXx26
sZiLqrew9PA7nS0lPiErOfN0ZpLRwHZc9mni6hjxdHpTHdYmQligR29qYhu8ef5/+mzzY/RfJiFl
3M5kpEL84GYbhXY+lZeNUEpRKMJEHK3Syu6YXVbmEpO+no0N3e5D3hwDcAaInznmJTLEfEnmthe0
JrVIy4gd3RmZqQTLtyadVn+xQZXkCKVHDldPR61QJgZ33RNy0il3J/mg9LEeklomPDosjItb25Gc
/d41rp9pGt3R7fb+7vmllJPp1Pv+44tv2odBHrjUmCmODKG1ARFYdNpGX/G0fhIGXfJjMjW9zpqR
nAJzRbVXWlYMJlB/VPpBjoVhxaWvFhyK6ZzgQwL/p21ldtfClgk49T4aSxxDuKLoIMLYC+FhV1Yd
p09AEtY4ux/gg1DeIjkb4qOXnqhAxi0/g3iN0R2+Gnn/7noqD7oOVQHKVVlLPPvOev+bdp+03ez+
zYGQOO8EOKQdUuVdx2kIXLjbxlC6tortK0DOviP7tXhu+mGBsCQn9z9TKpI7pQ8YtSz0TFG/G5y8
653GSAWM5KeA1ubzrA6OIuNtnK8vJxZw95kI1rB9h/PpycVOBVF1iGt54Ih1imwptoFvwHpuMWpx
MFebV/EZJsouG0rOQg2hsa/F4pdZuhDNNFkglsYGwqPHp1lDizEjNjFuoUDoLFeNxhvfxpiVcUz3
r6qhdtBCfmp//d53vE5jpfgkQ9WTxbNdeDPk+2Mqzl7a26nwao8mZBOmoBr00r5CZibNpquRAWma
hQFQ3ZbKfUmOlvWI0sIfC6YNynZAMrzD860OrHb2sDT0SfJQ3q49CD3AzkarmuL8g5WXg29+VgOw
rcKiMSzFPZB7auBGOi8BGvAGQnlCtx4A0dwRgnrypB5uhUpYHcW5Azj6ED2H1Gd5v0d4qO1zy4+p
JJIWqo5fgSPX1dpgEOQ0LZjXreqt753hmoqUbRvXL8IbyIZeklUus0ss4Q7+LStOSfsCEO8/sV2q
cXGKGwfMlWLes4n+6METzhBfqAJpkmQ1YKbGrn7tlA9lOVrzeNcaXbthZLmNq0k2FD2SVWPoW45Q
TCq9crFDK6XKxTnweCqsXRoUBspXEKlRohtC2Pd0B+/dau0ieDEEq/5c7L8GzP/KKHzCbgqM73lE
k6XxWZvzW9MW+KCua9B/NwCgxwMng8mGkkSzarnPEe+zlss3xesrXSIOJXxP3ln8oVZP3ZeBp69O
7sU2kdm3uKwCgiDxZscdLeUH1FpUwWjney8YkngMjTP13XO9eff4bJpJRgIPnQhc0gZlMLDhDskz
ax5OAFxoN5X/tLWBAbtACoFSfs5qmshGfKmLlewlOkMnDMzEM4tsda90ck7y8bSiunoXRZI2zdX1
w61L5HwenRRLXic7l10a78hKjjX3KG01jc1iFrnEvbqdk8is8lC0wUEeScsOxZ80p1olO0gos79O
sGWjtDEeyV51fNe7MLOnEA3cUP6Sdm7uv7qTzwMhKWmQwf/R/tjzzyL9/uqXBKNrOIuBM8njqueq
B/hmJjQdI1zNRZ90pVcjUFTz8Gbsv2pGYOA6YboqT3W3MrCpg5ZmXtIkhsHSHD20UozmkABrKDm6
Qq+aynnIcwndma/dlJNAtNO+OCAh2D+sm8CMGqb4VWllqYaEsM76HudRkgx6bx9AkU79y2VN9fR+
5erXZrwEoLvY364vaZLb7B5u6U1pnQdteYDmc94TeDjsiqUv1qNO/RvnYOFd0L3KjyOD092bMpu0
XZAV1lWxRfVdT3mYIld8HdWoq4siTVac86El/txcCFV0hiP9qLnR9Ivtxn4f7xfEbPpU07cSlCk3
17fVO/GynSGA/kOm4KJyhfGmRHZnfPxb6gzcUtCFiMPnX4KedxmJqun/Ew9CVDhAcobEaLcGc63B
3wP9OKfStKDE7F3aYfAiGrAM0qXQVFPXoXk/7TrrXFP7v7LshosiqqVzq+Ttbgedqj0gVhX5MFpy
jwjbOyZg5DAKI7Tb/NBpc73cmnrzjroq3V9BsrtR8215nLN5TdMOdXaCFt3p9pNaEoYTlZtUs8CO
Z09d6CoA97olM11gH78rh2aQzjmoWUWUrKp15B5g25tSgZeuz+TAxE4pQy/qIx4E0Gp7NM67SLtE
fkjJIgrlF1exUjEa4qe6o21g1V+UPLwtv1Bm/PG7dr4Ox9eZ5j5LonaBOUAXRzUeuB5jj5ltP48x
DPMfzQ2ChWzfErDS2jXOAl0Oi10Cshr9171TtGoQD084uHKLs/f2gYJv3SpiWODDvr9qP7B5d6Rg
hjG8xUiZaLj2OfKR/PzU68j1Svnrivi+za5Iti+qGIVUpEeDiySqZ75L0HEVAjCxiHuLp35hb/dl
b0jqPBKDrzBQF7RoDQD3FOD/7BCukKSsV4vQDYT4UDK/Yu7eH+tf+KjJQUqHCw2KdQs3OkaOpKFt
d60YI0IXiX48aBfypjc4Fj+4MrCuhlsNY9UZ5+BkwoZ0GslC5t2ws7Wwoi3IOeYdwLhQhyxYfDCK
f2GBKWwuSJxxpHQzQCF2VKBq8ZYNJTHNZzrK5HntuMnW5MRrUbs9U4eYvbjd7bhLXU4KKVP0Jf49
OQGqErAcFwV86VrK0zv6OoYenKjKbDievoTz/Ce5Sf3ikHYfIm2Gq3HRg+2K+b4ITduDRjqdPVdw
RlBBvxOhdgDb7AVBp732uf+1brK/MqfvYx+FTAlj1LQW15Cg52svsW3XznRjMn5dmyUXrz7NljGg
/c/4RFy0laTZVwJPzFXnl/Pu+gp2mT+llAJIsiU2xhGs4qi8IUqLLfNor6t7m6wefJ72AdoF+A1a
8Je/TI/7wvcHJvSR/ZLRMr/ygbJcr8QMHYl6/JRCYB/w/F//PF6rESKV6Ue0wThBU8KtCWruR4gn
ybAhtCAaR5ddZ2WC80Lsb/puMUbrSE0a4gpTteSIYT1JapyH6dOPmGoNMoGzjjkhOVTdYVE5vPGV
RVeKKwVaOkuNkGD28WuZ3BKK8U3l1VBsgL9OB6P3+MtNaTz0zNcXODziN501lHp+vcLvNqeTfq67
QfXKVZZKLEHfj0inIRoAHiwvH3/h1GHXKfvbZoGoBbA2KxVA9W7eQthC1A4ryUZ0Fz1IfaoceWHE
VIauai7BGtLHV7/Bu44ENl4uFYacYOvrbUzVmcsBkTeos+Pj5723xm89Me5kZLNfFyzZy5cI5WUF
GKPp2zeJImVTSO8uNDMyHnG6GxAcsP+yGipo9mmsRY/gw8xD2yjpgLON45RUhu3P1l6R+GDH/Vek
vroqMkbHK5KS+gy7TrCoyMjFz/dCZHqYZaXSbILb+lChfT82xfsSMMeVE73BEx7N/52zrASQd//w
y7WELcrYGxQF/YXFH8/hYokepMkxSKKQAfU4jhtxSy0qgQE1fvoKtB1WdxXrW3fVfroL+k0ZjSLt
KLNVD0Lsofi4O45HvGtHbVoqvsB3+APWz4sDPWZE9uGRttgJHL8deYBHZRhSjKafA+2W7uu9uyl6
OHGXYfOVb66MvCUekbxYAMkFN1nxw5q7bT40lXxZfxfLEey0o0FjTZ119OGxqXZunp6nUsP4w9vH
tkcHrQlt3kaBUahcQb0RYrnfjA1IoPOG8G2ZPJzkXrbQde2SdIf3NhPWz2RO00YxV7ac5P+JGfbN
ckvvpnOGsHAPJU7Kq7JgaBVPz6Us/U+SCKcphsfCVhlGTuOsEDzd6flcsFxc8dy5MMOrYVgw6qx3
EEW0iwDFCLE5M0K6QP8AlqsZAetxYcMiOt/FxfMpxAJcFeeg1B5JRqE3q/yiHGI9KP0ey4BhuUuu
H487b8nVQE2iGs/SPKo2YgC2wxPMvbdO1ztYEJC1AGglz5KAtMHyPqVr0n20iBt88o0h8eNmL+Uf
A57ILSSF3xx0iNQNGQ0tK/iA7+SUuWz7RQpQcWy9Qjys3/QbBfehguOmhGH5z/9f868buPNvA5Su
zXpaeS5B28NBxYdAzbfbyn9mvpRx9l43GDz5K8d7vJWND8zB+FhTLLpRORNuxOJEHjkGd2G/f7ec
q6aODH/ekvNQMsTR2AJFF1TTmOx0kOjUN177veTmsMU6gxs+z7LavOiROd3iK9BFLd2SVIF2LheI
HE6CiR+1UKRkuWgC0AibxAAwUZZpdmmKbxm+mDTDWLdkyWBPuGtBtlYg4MgS1/bLtTPhCZI48o+J
qpM2lu5NZJNXN5MVIxHzRY2lNTHFYpZULA77/qG5R6VuyuHmtb7Qv+lMKWtF+6tic40pzHNUpHnA
S68F9oS7LxsjgkEopr8n2tF3uxGBcoJPhWYv++hdSb1W6cJsBOSSBooaFkFEP5v5WLKZImLz9/B2
ROhWVSM1N3xN3HEXvbgkhrdPIXoAbcwHcWrUWkiuaylJKlqPo/Ls7BbC5+5I2dD2P3S8H98krOgJ
KHLJj9e9mrniDcBwBhCJ+vlAOzKvqUANpxYV5a4TEr8eZ6w9VBCTypDzn6YJb07caod1607Mta3N
qCyZU+nOLR3fqJw3DHKJ7dNTO3K3Ym0Pcw3OM/sMCql1ZjZPidUa7yh1LII77Zwj4ACraYZbXQC9
vI0DL9eE4lpgQhgKNTDox1qMoJEwyPhR48Rb/zpcqzOxNqJnFk01mNgJnPcLQQ4vvSM3oB7d1Gdq
8GR2NmJUG++zrsG8uK1nMkODnnU4awiiSATzWxYvGadrbBSclGQh8rHkX8OfZYMyfF+kAU9yP/hD
Iz9rBWBoEZ4AH7TdnftcL3kIOM1dvFd8SC/Ptaugu0BsGiniJtkzS98QHBCAy4dkOhQcciOrM6cU
TiF2hHBoYy3s+Rqm+ij8bOmTgS4w3kdqj6QLQhqXIIYOp2OqP8Bvs8csOyMBuo34+qMC4IPOFvf/
icrw2s4EYFqxazbVoipBlLidl1ZRAY7efJAO4hlXaz0zxIqZSu32OLXXzkimhyP4rNRKHIwZdHVs
HYO7stWMAK5cfmWC3sHOv8VpN/GlYeKPBOFLCshmU7xgUe68oxXS4+uthqTKE5BymCX5dikVVoyu
kpEW5ME0Be2Y5KNEUbzJJ3XGaFgGOK1NwV9hjcQtL5jvcOXGtjb1M7lxsO46KmuTIc/Dyfs0tRj0
JlRdZ4G51fSSeOQ6VB0dqOn1+rxZqYvy5/Pp3CSpaTdrhD1DRdfZ+ezmNSK66CcrEjTYiC+254hH
33+rliR6WzT19GmjZcIYnQlYEwYUmBB896zrFwGLoIPZZIw0Am/OVyUW77ECOb0JnU2aKP26Au5u
FC/h/6B0MJoGlxkgf34/9OrrTFDa7lbQZcw6QeKaLH8Z0f3WyXMgU6jBRSSk4J7u/6JcJ6yo92xW
vbUSphxi2x6Yt8CW/FKo4KKi8DkaVAcvIp7dur7QY/DhEN1lBAb9+GRawYG2eBFbYGdLZ4VeBYCt
hAKVgkB9u9Oq9mZsFJdQrJ8rqxyg5uGJGvwO86cjhO4QttbVRz2RmpqYtBMmdBMLik+Lo3pcQ/zG
0ooKDyJlPzVqh7jn/a+S+wQCoxSWqS4xKDhPPfhofVx3bkA4Sxje3Dpjux2uPZjva1oI6+9zyraP
nIyxn+PEAIPaaGxkY5BIWzawQ6KQdDNdZ0fOJpID19syySgOAAgqtIrB08gaCTt59z/jOGjQo6LB
2jqHk5zeuGdyHEKtCIhwwvOMCVf70749OgDPEJtGTWBOnzKewlHycErkoMIhXWVK6O0izSqlTOaN
howkGetevzzswcQE+yLZUioby7240FZ0oBIIoNJeT+b3tGRjVEnoZ04V/QeK0D6iVQmEPsQiC7L5
90y5Z2GeTTUlfa74gwU4Zp/RKt6OkOyO+CgsQOBlw1Kww4/3WESsjVYbzEPu9LsRqMC3AlD/G5tS
MYa2/yX665TBJhTq3cS0/ID2x2dXMcPqgzTgBYjlT9NoXQdvu5TeXbesphwPWzmI6rFdxN+sPoIr
pvJtA/gP86PYYFeTQKMtgZzEmIX16Jk8Y+nTLOL1NbwhVLPyhyXgKz/EyTpSLsmDKm6ldPCBHj+U
19eZJ1hVRuCjxTBN0dP4xppxK94d0fKURYnKSUp6QLXmBZXf/kyc82pCfA8uGJ3yGV8FZL0925Xw
+0w0mShJmthrH7JHW7RklTBoLEsyXhr3r9Con/QY0LLf8kWHm5e5KTQ2jOQzHSsxbMuAIod8U0Tf
RirMZRoox0N+YVjxh6gMsXYlAwDzmZGoblCQeQobodS5YshirNsjNEzeN7uCS/icMAYiviPT8ONZ
qFXQorjXjQVq+rFGx1+mmKE/puRWlJDPklF163Hsy6Vev7O1T6WuaRvJVF1e2EPTMLPSEQtHBZo1
adocImYUbrUyvPp118hUbE2vLl0LSuLj6OeQ/pfifk0gk+D+bmcAeysDGlm3qVjmDh1blNuRJ+uw
eMNly7n3ZqMzOpeLksd0nXCTng+DbAlOlVoat6R27Jli7VV43tJrVcsNUQZ5f0Lig0fw4+m1osen
xCbPpy1LLK7CC6c0PcAZOmSmnQKQeZa6MM9cCvMRrZE/AGXSap+0sbuwuE9pg0qYH/uB8IlBYZm9
Io5qrFhSJmyw2Stolg5hcgWovOCphjVe+H1EnwiEQxH5Pqg92fbPgWgXfG0HXTnoxYnKgBkDRfGR
+BN0CVWX7iHFNnvhO3bdKOmPly+dfwy+2RImMxwl47+ugSQrTZP5UnSN8lj34NuFDFZHCvgqdYCS
CH6d69HTcUAQCiEarSXoA4TsMnjvB1Jaexawhk83VDEfVBJE1z5LS+4nmO3pVYcGRaj3pE7ETvsi
qHcskHdV8zWAmuid1qPvIHhyT6EEecr83+L8rdji3u8AcdQeOlY/ngwiyobgIBMRHMFICirXes4M
csy+TW7gUZGEtmZI4yZUGKrGI60VDrIzDLEWftd3n4eRpCnkMh3DYrLl8S5uopLlHHgFZNull27U
h0HM4+PobvDKHuseX6cTDtOe2dcyJZz+flqAyzUKLOFAjucTfLsLq5yJtH30r6TyuALXCX9MFDue
4bbBT07ohk22Vy6PKjpNSYPctKr7KRKv6nDmhLGz1KephF9CLcpfZqynuervlGXEHP/xTNC7PrrA
qu632Mgm5n85ZYY35zbH4t/HZ6B4Uu4Uk86JIFTrjK8O+TrvdkfrFCkLRVYjqOFRtzYdOS/PUG1F
818MudzBi4Behb9gxHy4NhdQ+qZfV4DAP79QFJR0DYg2aOz7TO7Kpd/KzgSipBaOhsZUTr9j5gz0
5gD0m9dxT6z03m79UXDCm2MCyKjPabHzx/1dKo2ZWkmYdiCOd3bM7W6LGp3UAClV2Hj54grLvS72
tJyv7NPIYeNodguPbI0Ew6xxIdVVKiMt9HEHU3MessOkLEZu1GlakaVyiSoarU0siwzoGiMw8TFl
9req8Tek/ASMxxSevCnt0bC+HNaAs+5986KPoboGlSUn29oXh3Cq68qHaIfCsCTI7saXcaRCwMvw
c3OQuQtnZJo5c3/Df/SsKwgOjndtYu8BdibKI1qP+d2X0zz+UyW4kvD/tpeWJB9kM3HF+vhVmP04
Fe2yxE6194dnwkv0XbFnR5K9nQCHgveWMTJjtC372DHasDniwQr/kpsSJ3ucGsvx9LoEnsYFuwLy
/X4KAH9r+K9RKqFyNidR0dotudUQXLmDHZw0sXsJFFn3n6C2lZA7Mk2ohy4iIfw0KIuhfANP4ZMU
t0rtTzwv0+6ZI6n4efFZsRzurIV01RThtAWTokHZ3puoXzY2fG8GadtaFA9+uX24wg8O5o33DCnN
faTqVhPLh4u6iN7a1Q2/8tnlJ4fbrEDDPSl/7hMCkG1KCY6SjBsExobIo7cMqJD20Z5/PIJBBPxs
g05SM97hlp5sZnJmvJaKaktAvcZdyUoyiZuQ3p8451FcBzc03k8so7A99dx8IXDHCdL0dot7kjKT
ts+hHHNirpcBT/hMzit8KfzY5mLdfDBOLdLvYaIoinjtJhv2YS5/K1Q8UaYhkBj66cQtpfNOpjEj
19ks6e1KsDiM6oYzIA+UuZ7eNTNpNgaD3B7tgfHWMVIq0Qx99L33AFVv5uudT/UsAfGPbeyxfsD1
wByqA/j4IihF2fKXwb8consmQMCMfjfWyztGSlVjO8gCBCJG81q6N5hGUjOZi1l5NcuVXk3h/P80
ApQlRtL0dMCE2rWMOVUp4Sk6k9JS6sOG0E0Krk00fxeqnfNkbcDioOxHD9c7F2GFVWKJOAthM41E
uyqVsGiZbmuZ024Jgj1RbkmR+KyGmxcSjOEOxZEc3HZ6L1xebUEDNsbqSJkQpbJY5KzES6IhTg41
ubD43IBkL3sVsPAM5Dorngvo2vlJ7Ti+/70k7zFZ5fcPU+tNfZvpcqIwwv2SOxbsCVESBjxPJaO/
pk/O4Hc0FAGu//CvvLKY+HNt/5btHtoQ1QoEfb24zCojml+tovI/cAHgbNMrmMBEkrITFGW1yfEx
KztDVRf37QRxezZ9G/ExABOxTVyBTuN/6hDs1RO3VMXPL24Kxc0tLzXYJEjxkk3AX16ykn82m/05
tdiy0phRYQrA5C2PWzrfNUOgnF5vwYI2OlgGNXPykxMh0Q9rP91CKKtl1DGrUo9a1h9bQEuPQJYU
iATNHoa1P4Qs7RdHQ+amSC7DRASvYrYsS7STHqSNPHpqjWYfg/sc0Gw2qa1ZIs8gVcNG365RioJF
PJMecsui6MK+XmcdUZYlaXTrwy3EC836chZSDq16WZOR30lBr8cCs4RWW1b1IET/SmBpXllcXAKb
HTUiJQOsG27NOxkJ1ODU+tUp0WmSuvJu1WL0YesXrcgfyPRefT6tXdsYHTRpviMirlCsci67Bz6V
SLrxJ3Y0KUjlYKhWhYgs1cb6rWUsfJMopLLbtm9YcAvzDfMlFi7UAGxdahx2Osage97W1HHySjyc
5bw8qshCfrvSvPJ+c5GUK5/diIF5pUithPmQhoyxpartoxIQ1MJR+8PMUcgrEyFv197aqGfy4ves
YaKkD06LSW0M+LIhfG4o7L63KsoYWfJzDLAyzkAxre1UaJDJCdJWWdiCGlrPCEdb4bBJG5B08Ilv
tMeGRY9Q7T8720e6Rrop+lQS/ZFNQ+iCughxviOParbyLO2r2z8FhfZ/ehHkRGhqs4sS8RnRGNyD
kJZAZ24HEKWswycEFSvE9Pvm/KkPlSx4/EO1N4tuFq+CCMyd/8Xsr8iGmURc+gEOkiwMQ9bm7s5K
2wsLishiUycU/XxgDlqS3HUDRWKQ7+cXvXeO2yqRDNVM/qXQ5xVDzJO3tiWY/4CGFGdQBHWxQ/nq
l7WvICR7NVW0lIeQMV/TOoDx6uqWKz1pm8AF4NJLFzd7FtTr5ouekwLsw0uC8VIwmkG9FLq+k9S0
yFVJSwYhpNf7pkQqrxYQOg7/dJjExjcCXm4J+cbDgJIu6su5+lhym/SYyC5hn8fHxRqgxxiFMqgf
7I8cTkTT00k5mojz5Dp7xPiBgYmN/ili7XuiRyGQCNCDPUAat9HsMi3/Ihp2pIqvuxK+tzV0b1DP
SzXuyFlupDRg71Gs+mOdr35Gw4FO6cGzOdNG4xcZJt4fieQaXG3IwfwSkAiYe4l2NpFGDJdmPcyg
Bxaw8A2KCMshdwH7u5y9RdjfSjQFIc7Hzqzo18YzvlTSVIILLHg1cLIaoLRzBJA3MeDmhXA+MDVW
xTyRfMj3EdLm43XfQJ7qb7dWLSsJZ8Xbq9D/KMR542XCWMeCwdxeInTvuOQ8LsDmooAHHyEAJewQ
6xGOyz9CwDDzO9XpZSOsnV73ZhnEh3mgMCd2QptjvLQI1oaXb/HjGbfAbvhvuSmTeUhLU/+Cy7IJ
YAL6Lb0tRFhmWesfPQLhSDeVGL6z4YadesU04T2h5w6vh1DXy1YQLvbJmGpaFqS7bzJZgeuGYMUJ
J1V2SbUUoVv0ygn6SP7xGGK2zZPfe8MgHarYL1kpRW2XcvGZSMRdNLNwDnKXbCvOPalvuovYXnGd
tMob1dCpHo2UamNfGYL+UdlrYkNtaPLgK6YitAlpEtYzEuAxHnmoIzjNwyhuvM8SYXN5JzbqHgjs
tUBAeInijYluK7p0jDYcogDbTpOdNSKFknP6z5zitEMHNqsZXrolg00KuUiKpvVi04uCnieFs5v8
yElAhw375Q1c5HvB1WqK6UDtv9EEDcC3kNuHdLxkRflHexViUbUz/RnfZsMjOShEvTjwxncRQTpZ
2sWB6GrXQafoJaA+JB4uBxbzFBrITTknhiu6e4+uui80U4p7fExfuysmG1KeHdYV80euWhwtWoDE
LpS+/frgiHoMKi+w/xPKvIE1B9hnwL9wQz3FsUx7tq1YVxBLChAhtG870X7tyHrGh79OTy6Ry+Kw
9ICrd22AWws4pyk9n062NGF5e2GDJBtEqlYVFv1qDNtyoyXtsygoO8KCQDroHeW3VrdTFAZ3Gqzw
jc8qaSeQmrPuxaMcSkhcuD8tmlLVi26pgfsk82sqlbPub+0dR3jYDpnVgWxc5gEnpdwQmVjdzlBD
RhnRFofq7WFdXLQ7kEaeh4bNid6bfsWzUYEsYRJ/PAG7kAEY46tRiZ45fVMtrKGju0urSxm8kJsn
dQCtO8DRXBQozwUtvrIZeLfLrim+AfiF7ymuET9I690wbL1DGFcQlT53xId++YqeafaW9xUBk87d
iHtWFBCCu0w52dPgHF9OWeCwMJczdw0eA8pJ71i7cLWNN4j+LdVgBe3Qokap5kXnmzYIhXd56+NG
IdAQQLgueAzeXncM8DF4XrDCqBFmydaELkDHU7yQAKDX1PK4sPKih+GgLhe5GDp8+x7SxT3r77XE
jCnPHYOoaSjSioAdCH5o0uC8RwnvCDNWd2Kc21pcAsq9kl4cNgl1rHhc08dkJWkWGS56m12hr4wa
MRHDDbAXS5o4rUijbNH3Yo5WR0A3HbUaz5QNrQVioMguMW/hjnpUqkyCwFX4XcUGXFH/YzpmaJx2
oWJmHvdwMpIM121SIYaLLG2uZ9zOz2M/BxLdRHyCcN7HI+KXfW4wOQNZkH+4snju+ogKXBR/3ozw
JwlxcPNTbWmyJQI+Nu0gUQa/8lu94Sh6W+3OKguIp7Ut2dpWGa/VlMNjbx7y9bbFLBQe2O0WPSx8
4eX48sDb9OnB7bUULEaXghO/s9icL9RUgkmD9QiOHPUgKoBR0bw5tfSfcY/iFdoFYsKiwY9rNBuQ
pnzk7zOyhCFjBEgQnvi79Z/JC8w6O5h/OEVqI8uzfuSnNLyCrTR/9sRMo0OUWZq2zucwCSosNwGi
rJwrLLFPt/u8AOy/waZubryrGP1OAFrn6cZczHWehThdub4PZxVvtK4oX/Drn8QeSCqgaQjVPNk7
hr3EefaSCAh7pfyTmCFiMH3V6e0J3+lAMlz0wUFaP5tw7PdORrFNDscuYIMBd1+QcxGs+8rzyjsq
1KmXJEJqCz9W8nAGHdyEXGJkYkD0z3fCVq6rTgD86ZLkpAwsbwhZKKhHLa4THFRykrH0vIEsNeoe
KRIbRmfhfkfMTXiRgdfIJUvRrc8UZavLUrEIGcAOrtMbujEH+Bf+1UAqP0kAc+tEdf6R/LaTnzud
hZBEsPrImu73giG09PD3oQ3brnI56FhLdSiOfwaUL/YesVtSrwTXF1hUHP5EszoJKU28FhAkPU6f
v38mjW8Az8sV4UveQWZVi3BvbgBeKso04vTDNBzVOOjm+F+/HUKMkDQ5UzizfShi2KxEyCcqXpDx
dxThydzq9CKe64IxFLY3Ku++HWtU+kM+RRLJGXEmN1vi7J+GB6s8eb28AcothkCPfHhLXjLOfAhL
Qhk9ryLG7TclXSY4Maf2PvUDpDSZwhLHnc7MecEEoneU+D3gqHOfzoxMb4ChOYklf7HcuYV0fcfq
RA3JCo54F04qg2Hb7gs4LEymqQjoc09XtP9r0MI4g/8DosWw1/ki37ZQQbGvRRT9f6Ab7BeZdf4o
a+huPmeiM2MDwh6ArKCMahqJy+MDDrIn+pWyALIy0q44fqNDP48mGeGIb0Tmb+Q0DK4Ic1lh0onl
Dj/KQPQiqzyk9GiL7fT9Pc8DPeC80RNfdZWNvSsYguiiwEj5u93QnvWZ/1Dhj4cG3W2EHZyl2ehS
dTGrTfTJuZbv5UnQaSYkAGirD3M/Qhfv5Pw0FvJf5CqFiRaKbv/+Rjq+cFXMLHDhMAN30M+1zXJN
FUOHx7jGwvO7LcLcL3hhBdOH412GQn8UzuAq3iCf6QB3GLU5WaN9KiPo9Sk9dFPVkBtU7sasIT5k
a5WLf/1muZ2jJIVnv/NiuwMEelwR54J7KHwh6tzkUBHlYHK3U2jKDCOhPR55BB7K+IXLEmQaYZnz
mWAgJEMkZI+Rg2H2kqmM96kZLQPmtQs10oxNBsQx73jTltzsg5OUo4xtH1UeuDYg0UfPfqJeV85Z
iu/z9UZgeSMM/BP9E55DKT2F4UZ2ruvIvI/CtNvH9CKxOsRz7seoBbzARbFFLqdTLD5n+4jL7w3P
BpvEBgSnMkaRF9d2wUg2rT/ctnBVkvix+b1y9PQGrQp3eOOX1WugThkjixFKi8sH43QKU2iS16bG
z7ha4UXo21ww2O893zYpn/ub4KRz2ixvLdZVLAeOKOCTK4CqG5L4kJ4kTfaLwdgNsxBlYwuAl/yG
YSVXzvrIK+G2EAUwf2ytiHuNYc4OZXyduziSC5owRWI43YPzcMtgk0SEGR8lV2Z+Xnn6vk5AuPkL
ToAf6BQkETe18Z6fU6tZkqa/z1ER6yQZ5TsjAWMVFV5HEcgp4M7drzq1w/Fo3zGin4h9+mIh83OB
vaaDVVf038e7gGh/X2k3ng4jOiBYirfqrP2v4fnoQuaqHRoMKWKo6DTQYOjk1tjFJDDmtdnj+W8S
LqyFUq+JU1VcYG+pg2hvfflXX6ubi9zlw5mJ3mTZoGE86MJsJTo1Nav+YsZ7zZWtlVJse0I+yI+O
qBe4MpYHMPy5g+s46u8DDduvUMGDEz5LYNQ3o4qRS5w/OOj58XS+7CnSZLKuv3P7stBVZ6+vND6Y
HxEkmHWklMmsrKttc+5CINhp8JjhCL3HoVg4WRLPKENvKnYYtagMULIZusCh15mV6RXtzF8bsWwv
y+hjLZcMCGY/qo3b3dcOxXZiFTlG9TrgoTUPa8GP/iIlklm3avsRqSB9208+o+VZ5iDDbXELmYyP
4OTiA7v4UXRqpRcPpJR7LO6PAveirPlz6UMIZ1Ywgv6qClg1uJklpS6n+psPJgfHgQnBZ3qmQoIr
EqOrRKUT9kBb4wTAMqNPjVKuGyFQYHvdNsCTvAODQvRpaDYG1h4+TZ4S3mzizeMNsRr7Sybw3McP
po++WlGEq5/hUw8D+8bS/5s9x03j96lKndW+IyJf6Y+V+D46BCuZBkBoNY5dqIcm2wcxoMuceldt
xRzmbrtUKICcOtM9fCfDyxh6hATzJnX8EYkjBhFaSa2EDrpRQ8pslaUJWwhV0CjgTqxWaMd7L6wx
CZlHKPWt0rI+hPVjXnXb4AGkqeq4hc/e6aMnFKUhZ3zWocbowNp7QdwUAESfEHlfqmzLk+dpDem5
bL/2VhXkeCgsMEdcCvCBhgDQVvyvwYjeTrfKn8yVHwvtmP8SJlg0Q4qfY/qCtYLUSMB57UJ1Tddu
cW0jjkQ0vQFlpLnGikrISOPohVVh+yNhsgVo4zvuwyvlfXKugPPbi1IOgTJLacesKLWoWiHdRK8k
Qi0H80zoKilQP3QwzXfR7vYiB6NUQeVgdz/7niZfawe6wr0MfmX7/qxsapbZhIP5TNccZqoKSQbz
+Gxt3KdWNgDvWTt5jZ0wyDm/Cg/t2d9ng4tIbiUERfeBhKlzgMyyWT6a6/iFN5q/GuI7+vhlUiK3
AUMieKqfXugUB2dktwYM1kL256FpH4Ew0vhj879Sz91PWw/XFopii23cPIAqijC+MDniuYabB0++
rMvk4s8A7R4MSFCN9lhXXPAw+oCq0TvRuVxjaqB9alUME5t7npAUdi5x/tBsNICbq/HCG2wmroQC
Itn0wAEMOjAIx1cXka+tNodR7mqbrrFP1weB3FF0Of7a2kcEXE+z3jbFFSmd0acYwwVZXGz+XMlu
AuGIyRxuAwEOZ4IP0Kj5BL9a1UdMIwjtLMezkluWoB5JYiHpz65BgK5anb96V5aiMeljgjmrNage
2pOZda7IS7ZY2Y49sDIURajYD4b6hBNmcmDOxveoFf8rPjNzATTrIMN/JYRVVuxgNzShNL1rI+sm
k8T2Hz7fBBudXZk98B0mwlMZpBGEqy6WUGJMRaN6K4kX5lHGFdRrNzfUPQ1o2EamDzFcORROqn/L
mEadMG4bvjVK6gaj7W4IRyIsZJ+c/uG9vjT3895Aqb6N+lg+0Hm5uIxoLrL/ncvzRVp8xx2s0dZN
7rzfLy/0NDnsiSBnjwnRfP6qzxNCTB/ApTa/1YvCcpLoWQVRKK3DHNk00Jt22+M/kxIvmgdz5NH3
Q9ZBNxUhpxKTJigRGU5WW/1b7pgpRCfaFxL/CgLv09SQJtuzz0KXSzssyV5JKEQ4EttynopCLNzS
Qehv7r9xafBwBQgPxFNXWlcFuDHizn+no+kSxNaW0iB6z3ZRtYW3j0Bu2ppiXHHZVRtKMNLPKso4
Au5KZpk8SHH+BTdAsWP7ShRuHf4qupwwk4V14MnpJDzq0j23nf6yjoHCkz+IDpGzfiBDmyu+izVp
V7IzwIS9xhjJ9weUx3bceL4HufCephdQkh5GHY9qLD6kW3puu1FZjIbbHqETgvCOf3FUpI8nynxV
pKewddNJvsPMrFuhadWXzbfHt1aofV8dUOVUNy18iT9ZNaC9p7u6a0D5rnH1XEZLg1lkMlZCtELY
UhZQA2la/1uAsylri3hp85B2NsSGS52x+Q+qk0TS/kcb4UpI7+P2Y7IevN7VXhzwXUOpS5Zec9Fl
jsDHHRISqi32adJfQFwNjursG1kY+66emCvmCZhp3/+PAHq37+1Rh60oYdi9Q5tbmFazGQvBAcun
FJez0LjvjsIF56oJLkfztT2sNQOnTzyI44x0hUa1TMFQrZKS39dK1cN4xB4rTjr/RPH+osK5ve9b
IpHWjHT3WgD8WtV4p4fFoT3llkMdv1JeWv41dik8txscZuP6+B5jU7Vani8kfwK+puFoeODJ4x2e
aPDXtFjts5lsTWkzMjs3SK3A7IHOwYme5o4zIWrAbqE6OkNxVaTHCkZPtPreVFoueCGPmRfoduN9
Pl37+x79M+O5maBUN9C4bNu9gGa+RvCusolsWwS4bTEA6f2qK3uTxzlZakubdp8guiI2XJgeLTG5
STmqSJWaLFPW+SGS7MhD2Hx167iG6nYWPoO3arrYvZblpU+RbfvdHkGUDE0sUufWs0AZB8QMELwH
1DYDfQPD3RaWsCWznXqABHwe3VtbdBkuBsIWgFAe58UBsbLz5c4pU4YB5fAk7jpqN++75VI4l/Qr
Y1DR6GI5pZhA+IaFoaHjq1RMH2VKGBUjfsNa679nuGhm59atVtiv1785L65ZGjAuzBZrdru62ekR
bV/LkzMggC2Ab7XRnRq9+ukEzZz0Y7fXgWsgn+FER9jCMf7Z0pNcxvjeeRG+7PdI806QCrD1pWKD
EXx3168JpAxu3pKa5N3QHauulvMDSI/TnXXorAJAi9kXx+hEuj82Ng+J3EWPLJtoXqyvSRx6X+U3
ygioayacyal39sYC4XW9q+3GXo9VLwAAfvC+xizLp3YeKEt8INj58SVhgS+lRhhI37p8+SsU2kl8
7SipuA/UsR3Qzc87diPD0/QHIXQlgRsxexsWBGnpdDKOPjGBhyN7v9QoNNZ6xXLl0yemRzB2MWkH
sEDEYvZvCxJm6vW7BAM5efKJ+Tets7JuXH/t3KzwPG4N4Ubg4Vitp2x/DFfdK8S4IPsbVapAumd7
KLNNw7b/VTJV/1co2/awTHKyqIDzRCiiqipWFvpx9ttLw2EwOTAY+GZsK9D0GKmYCQ7sNh6uQTMZ
2ddHx6huURytjcQGb3wwLMCY+3dunJ7msf1h091720ZWwVwi370u3ayqHgmB7Xa4hTwjFYNksA09
nbQ7rehKITafS20QA2ttPxAfMnluEJpXvuqZpeIgKTKNQsm8Pzbd2jBxLZiYh76VzNa6mNyUxO6Q
Y11vXKoq5ftRNzcyRq4LkHCUgQdEKW0dTAncGKu0CUTFn5kR/wOpOUDvN20Zm8QubzeZhBM7WmAr
yJyh1YwHrZHJpnfO6SfUP0kdR7ocWUOwmMAHmv/ZHZFkP46ygnCRFBHpy5muqbRpEl/fKqqKUMXZ
QRJamCVq12l2E/dpSe7aSoxXZJgRP2MeLD1C81jNefJutKnIEo96b5KgK5hyKcpAkBsPkXWlaz6q
CnaSyH552/UIiF4uLZbIidG7vX+VYZRKXZs7nKoBfH0wNxzpOXF0wBY017Njw1fmjBK285n/9NeC
vV5GC+jyxCtz1lQlkp5oK2EElo6dFN3k9zXHwf2K6FoE7RBS91tEDhjVoloQRjjb9JQO4DZFmRzC
XL1xTf9m+RvDAH7X+K+gpb6/OXxRZCW1dtrqJbTzJ3+TRsUrjkJ/nE4yqNjHeaAd0yeUfc619plM
0Fi7FWS2NvHX1jO0N6ZJYwSjjiID72aXtbM9xPNOxFkUknsIMzQzUy6QTCP2sVFhA3YBzvBV9DFv
mZJwtLMm5uKB24c/eQXnG7bI45gLmryfgjLw3DhfmQNfqaTzVY+ryR90mhdhqLcIWRjGmY4Vd06I
2267HHSqLSE3dpx2/FRmvmxX7bDIJkmQyTPGegHfGixraBssb1kqLUiAbJii2mSzjZCTnkwz+xqZ
CAK2qEQpYxzQXBZr76i5tKywVUdtjwg+7oE+90sKOXRWzvv6b+zf8ibLdcq2+6PEaM/A5zWDS7Z4
N63nrL8oJ5lyerIO2oN+Skvfl7ksEeQSkin+StS7zDpRVRGbc/pCYCwuYwYeMms9jl93Qx1lwvnk
fDTQwIkf5AvcYZxdk7sOHQ+hd7zjdScy9P2Ry0g4EkpcTlnIL28BTqPrFisCMTsYtapxoyWRWbj6
6evC11zq8539FqX3FOQB3XjCNl8fxmcBZ/Ech2q9HK72QjJyf8ZalErKVj+tEM2d2p8TCpPkZNxU
7M9obClurajY5FWgmEBRA8a22aoDAMCu5Jpd+aMzvZ/mlRZPiYnIr07xNi6zLufIBzvS0DA3s/A8
En+o8PXYj6gGpebb11uBGFgehp6wQD0UJwYpmjtGxf+NH313SpXfFdV08c2M3mUxxz+NDA143x7M
L+Tq08vCu/xttTQCfB8c9iNOfmA4NfhKVZqQ4C5iEKtE5q3NX4OI8re4hNkNtefxBuDQuvQxS9Pf
LowNQi+hGNvihVS6A3MVCa0weNKb87o8OUvPm1JF9/v0dm9eSbraPb9YF0SXwC/gVP7rrelNfdvP
JmMfu6FgoXGOA5iKATWt1z37SJTGEl7J2K9SxWNrW8a8EmLpjPnvEImu0v5/Z4tqsPG6Xf0KGHHq
+MEZ+fznvjhM/ZD15FRJgE0aAN6QeSlYQbkfJHF+4GxrpCOhJhQPXG+BGUG48uawE7P8v1F2mIMS
Cux09iqjAkN9jNb1L9ZdDqtRoqGmcqrw4nm9G4I0fxKHzuqTJ2Sv8SpJAn7ApYoCrqpOPUQJwKWE
odQZ7gqvM4o70hURim9yN/M2k/xE4vtoQ7pPB63EAxWTQD0Ixi3sJkadPz/+YhfcX9twDPFoTsC1
GeuJw/Smmqb2C8xv5hDFXNjq7wrEzbDMJDkFqC3VISS/ectRlYeDhtCa29fVSbza89kE4vHNk4F0
WeeAx8gzQFOaItzkyUmotTiPqek14TMHzz2/UNAX7EBJmSj9H9abnUJEZkAqLxCEtqDcgdNWxARB
6J8ItG3Ma/LMlQ4SxMALniGcsxH24CTGLGyy5MqTUCRJrJSE0idyOrorW8EHdmQiXjqDuUfl6kyn
gy0Pzlhpq5VoaaeQ38blPfBZoQ7sD5cPmp6erKHXLO+jXCtzLfuWZj7SHqx+fm1ShsPLMTSoX/k8
CJZ8pgwknPJYn4REyb3NlEqZJRV7KrlE0kXYZhBoSbGDYiUWkHPzY8JsVkCdnLEIysDYlmjKiaDG
TJQkhORR0WD56IZ2kWpQsoKMDfaamWnW3emONsTuQEPbA5ngfOS0TEwrm1eBFYgTfZN7Wt+SqlFn
KwvA3LCLkYv3rpqZmzyTDTHfYc4R+K2RPkl93ED7dr4+lYdwwD2lMDiooa7EcPU39GAFcuqAXU0i
eTWfNtQRSEeDjtfsJpKEe1+agZ7mGiWO/Zqe05hjcQZgW2TxxW3V85bKq9Zb58022idgIIiq4PBJ
tuw1uxf0mKtxtirZsa5dXJsjf1wZCsD35gtRtk/5xnOqPFsr4lnYU7ckvarsJTBATUN0nadGUOV+
hLzybIj7joKmbYy5mEYrFZI06GTtua202BKqKHACz5yociUNs5nOSWoMPNC80U+nE4naFUY771n2
aLVbnusQ+JGxzo+4IUXBYDdL/sDUvmH0rzti1A3sa7QTqWGZViXPyK/6p5XVQ6LLpQzPKLw7Xc+b
Di30kDIG7DHIFgW1vZQVtOo/yuKOswCEXX3uYce2ORcJbyXsYXPIULN/p2M0L7Wxt8aPovz14AcX
WgATXSY8daN0Ys54T5qAPZnYJbIgmpmR+pXh4osbAPo2JT1lO7olzvPkNEqPPgoLCLpfMBHwxu06
d//ApdeymQejJzibF+olCKR6UAkFS/zFSlpU9ffwzZjCO4d4Z9PLW6ofTTuatycshEaWG8tymcp/
Qw9nS+qPRy/G/CV8c8Pvaf4OZoPoN4SyLXH3L8Mvgx9J04XBIhWpfaP4y0zCJUpIfum9QthGWz6k
ko8+IaFf+bhcsh322+hscNfAXYKlig04A/YVuikjECKmaZ8OFlJ/JUDqTjT4PjOpvjqk3FTPyp9N
RbbFsNbzPlJX4G+DJ+EhWyFVf6coy4yH10NpAF4jzDmMTD7cZkl4pa2pw3kKq/hfaxlANHZWFCkY
OQU1icpwfPTpTtWXXuZGjzr2oS4MFOWPIKcrGAdhVELVzfOvcvoWYa/GPP6P8n2wePnkNCcwdRvV
+j/4YbNtM7i6JPwmsAQwtUwU9GJpmdJeiJP/ktsF6ISgTZ2GKEPHpw5Fbfi19I+7nGfT5BjiaLcn
wHr9Cjp2yUymBS57lHbC6AkcCoQve/v8YY3aRj0H4Pl1JW7yfsk0441L5R3lB76Pboku4Vd9Eq0x
r+v4aRdWtk1z5PXJhZLjrgvpxzm5+4FEC745ZwEjs+IN0COQYFHAIH0fDvGdgSRfuDmpQd6v2ANm
HRHKyEpmGKj0a0wR/QHL6OSsxhCuTOh1uLW680H39WRSekOrfZMZQBjF99xWVCk1ksz3mRO1igMD
M8h3p/HWOgLh7z1Hm5XwyuV9ihZnb4B4RTbzr1WPBUr9bUUO2f1UWH7w3rbxfXssQ+pTIalA823T
JX5r1OSALURSuAPVo+3LD8iN1WjVmdo3pGdElkw8nyL3y5t15Rzy5cZEoY0GvCZVHqpSar1+/s2r
4j0xv3VQaUATUo8rG5dRxuE0OsOdcsynRptSPjrZChLUxCgFj20R9q04kKCEAwfBra+nLm3MK0vw
5QBhO0IdWsNpnSa/CP3VAEMMwvAJuc87vRAZ4+jrFUt4Ogr2AS3htio7VH2/V7xDxEqceUu1rv+g
h68MA5c9+zpYaIxy1eJuP2OCJOSsF6bIb997PFaSAeIxwHGI6bpjy0foYHCpJtLXi8xap4N1Yzb7
TtHWsA+oQ8qdZfF+8/sdgBby0TH4uH+BjuZ363OxxZXSRaKOrGG/ZwQ/Ht/VF7kUuhLWWeGXZQqm
r6mKZkhoOpuXvChbYKyzu5PCoAX8lm+kUBVugwFGyZ5uQFAaFx4TSbMRMUXVfP1UxWh9FtOcYIQ+
g5z5Wxg/AKwbxNPJIYNpi3Cq/zGLwQS1hlgYzIGNLlSgxj5C5cCTgvReRGmTU00d/6kUewVBbMyD
mXKYJ/xJDC8epB5fkGiKzKlVODONkfSmA6wsTUbcZeSDq6Yc6cb02nicMQfaeW5t2L3XEGzCWWeR
+oq1uTEVB5R0BRS/rB86k+dFd3/B+Yd/2wZMLtQS6B5QlbM5N0t0waLOTi4YEN0o0PdxdwmSnTmx
XNSsi3II5iKQRmJl/a1LmNYc8ibRvn4tXuOs6OIpWsVms8NMEt5rMSW63qkotWNh4fmeO4ZLkG07
XvHbx6z5g1coYJJKVvURkBnlm+4rale/cVcnsHVlsSMvhUyvYkda6ZDrlNPuufruIPumDpjwvaez
kocruL++bx946yCISZqbLgg5pV1sSM2l/bSrSqocWacybCIaYEaQF0cuXR4Y9gXwO9bHP74IzoCm
fdgf9f4bstifZ0sRfUbdKDdck6WxGyEmerg8GIq2JPKFVWlnt7nNUmSBp0JrbKtTP3j9TpCD5lMx
msZauPxOk17PBVN+sY/Ivy4v8B3o7CXrn7WohHqv2C7dZIjcAPmQKePtWRcR8KY3Lygvu/dWJKJ8
jYkSfnae7Vobb5YC1cfxuDYBGbw0txm5NF6XPgrl5WUg4Cxi+Hf+zCj0t+MFmW7SIzMIUFbY45l7
TUulEphAxyVBiCWUS7GmShLw4lY79kFWROzh9HXqSRi/a5BJNOKk6J6qvx1oLjcYjjDOle1HAss6
A/a25eZzMrY4UzhrgcVsr5I+Sl9WbyV4221z9m0B+XuUPnowUUsA/9m0ZEIp110bzcy0+uXZp/eG
nbJG5QTsUln8HQIToAgLJmwkk1afoQspjn/9usx/jt5BhkkAECY2XEKt7oiUXR1vsILENpNL09L+
OSWTGrzY1nGKdOtSiH4OBz+W/H6JNnryGDLBDzba74Zp8URGs0syGI5SsY9mLqw3LaYRhamMgjfV
OtZYLjGgNToyLH5iry4TNsXHl3bjf+ON5LDQmBvYQvbrlGwE95vT8xhhnVtoO45Om1LJuuzzL4Vp
BXzuLetmCXmJKIgFFUirXXTxE6qK+dz5We825YyF7laFBGWIQR6gxDbees4uTbX3hF49bvximu3L
4pLO1IWJ5IEU1diUosfm818lpPtlQVdt12/uXUp+ATcDcf31OaEaFtxvVAZ85MnPpIVxZGj8/Fk6
reu+732has5M4MOOYHsnKGo0V45sAvL9aS6CDpHHHlt2g/xmvd8inTMUvfHI9QDRqkB6qFBNYprc
RmOd0Pr/klCArVRGeZdgsdMtLEcfKKN2G1v6hrUQH71GAfVwrqbiPeiYNiNmKPTyf6+NtB+Cvbtr
KRlkJznVlz+BQlx9sjtQ6yz7j8CTBtDcoR6N9+4RpePqvihzmW6Sh7i7IGhvy3ZytFb2MUdRTaHB
zqZvRXD/3r2CMShV33oIOE4sNQiq0fWQkk+qT3Nj+lHHgPo+EvXKqdUXTz87qsZfm866wUzlB7+I
hL3jW/ErrSVOoMhO5tfmh+UchK10mMbFQ+pl+7in+KE3UJsXdOsCHWAJNtnlR7+COao+F5DqtGpi
Wqatehtm+QQLF5hj8b28UvpKPz/VnkO2L89P56xL+d0Hx6m/9TGMEECFFY7U8aqkBnWJd5TVBVaf
MChCVppQqFbALIrYnw1eVKvc5iWQWjltSt5itVNWGDOMl/Jw3+nWZl0gQkrZZYJmxiVpOBfUSsuh
1J4SbN0GPTadH7ugEnymLTuNM5WaC3givpe6gf4pwovQZJk3aowH6vk3e3Xe7XiB2zDiCyOxw7cA
UWjGvplMD+CRSEXaQzOWoZBa6lykZkTp8CPr2AUauMtDvySB/RxaSL2ImCNUrSUm44qsuyc+xUBD
vC3ygocJudyAEmZja/Ke2UBfmQTVm4zu/G9TVOcgrkUJ63Alqdnjk6PJOZk/B1LWQo21ySy6DPru
pjnfuFHpPk9Uc7dET9yPdNaZiT/Ty9BxLvpTKjrijYosICSa654QNrP+3h+NtQ73xloSWJDRPZId
GFA/UdM48648wONw/udtr/WmIFO2WTb0iVtj95esXiMNVTUensDVbrGCaL5kgE59L0oq5x2Bo9fs
Gsf6RaH85Hz5qI7cisGiF5TXy6JDZNEmXIz50chwDSyEqwoC3Lrp8cmZIqmtvRm3aoenJrpCBr+/
lLeB8xyYMEsaRMJUyYivfUZXbQ2cQaY8M1kIZFmOX2SYDJHEADX1O0A7OFnJb5kHBKviyHBZunJW
SnAh1bzGNmqj/iElRQiA6wffnuQ+keVCRXlGns/mgvmlKuGZHP9g/Tuy+FfGxEqkFiuXuRplWy0z
zPBgvAgqNBMp17rxy6MDYQKv7DBOvitJD56FoBeipsruB8nFWpaE+xkG0lYxhTWdgSpWuqb0d0HI
tZq3lhAVgaiW0MFMOfm2Gc4fNSJUcqF4hOGWtwQTuUbVv6L/rA8ACSMONuA0orcX17ctLkUVWsvd
epLk91WDc/uIcvR3OC5Hg1oxX4X29bZ28kc85jv9C6dXz75wS/DHWRHut7uJ17B/wmBdpE5iOr2m
QOQhxMUVjuRhcjjpJ6lIz3PsmSwyobTPDnEDSz3/Cb7k5oirRdDgEVN4arNjBMxGompjW2L4Ab6z
pHzR2bKb+mOJt/AWjVFCEQ9+3vf+qtupHIfVqMfB6ahnEONaZaHh7IWqkB6ktDOB4VdBsjooLhl9
PS5xjCcJfpdkqVbbjoSMfTILaQg4tl+eovAw9+H1fsW613NkPGbSiBhRvE6vMBejaJq/6SI6av5s
9J4kIdHSoEpLPY07vTbYBrmsTQDYMIjDkkr9BIKlwItCFOJ2sIa2V4eJWZMjx2PX1ebYQkqMf5yl
kdQGZAI7MB1IiJLUquRZfr7OIMl9gcm+GCNzlAb0uVrj/zwcdsFWhKTbsZ0NzlgPXvY/OFftTA+N
gBrBfRRcm9LJ5HTsGGUczk57TB4HdPD6aMSJHDaCnvq6hTsC6kVLlA058rsmAR5JOnKOhJXFT2W/
XeECu2Lqb/Ac+fS1FpjN985sZCrb/2juSrWqGynFisM0cvrQLP0b3AZgOwpcFVXo1WUudDLwtkoZ
x/xRY95idTGQmMUOti5/IbCa49dqYcrRt0qZK0gShW5tgQDi/7g25tm19+5xv/kpnzuNQ1za9nB4
r7dR9YOYR9hSwpanAgwQ84Yz+wY9kLMoOa+yQlDGkgJu96EBoCq2G+c80JTiV6z77DFHF3miilER
VCaQWHx1MoSLX665hliYjJzax7qjLszvIlq+vbWz5xpfeSiypcPa4pFn2yAQKiaMMko9PyJhcCMI
vJacHl+qy3YtvrAXDi4vZseDVHUbIOBlLD11eF0+nk2zw8v3FHepmp8WZfpMhtiiUiLMzDeo0NUP
2aILGmAKgeDtkPjuY09eIevA9b0lRkYhHhXRdbTb23ZKdoqwgB6BnbtS8uGiZxog92T5//BYFNGj
eK6/8G1bDVkw/H1G7jlHo2xDBBYH77dAASbGMlPYMB4ZnYkdsghlZF21Jxt8C1qH5nzmsULUOfc7
COqEHmy8tvMgguQY3a4gfORxLQYtiITE/siLJrv7v41/jK7J1fwTreepitcXbsg9uStCZi480G5G
OTcdjMqRLrtLQRvhQj2GtFoWXk5VOEbtIdXfRkqo1Z7/pp+RD3Vl0jDmKhVjwSh/wGCHE+wQJtwz
gGVZrgvK1nGlYMSdtse0aTyE5qY3qCGZcc5+iPymwaZxkm5ERjSI0sj+9dr7SI1joohzd1G29FN2
h3anm/yTkjldXLeteEEZTJnnvuBcl+R0jxpjvlqG80iN6nQY/c0IYOKVDsnjcj+LyzjqAFNNdO9/
qGbsFWBMfyMdmUH6G7cIYCVqz2X3R8HkPLqEIe8KGzndIZEBpsXgktzRC5NIpnocJwqcBIDfFRvk
XbRTqlTtTwBLgBykadxg4DZ4jkW0Onh/PwuPv2YWzAnO5pZrHEOtrTVfOhsmK3RpdBcq2BBalnDe
FpEURN4ScDF6wKVOdC4ZnjoU78DfFxv+3WGRpP9M/9JKZM5uTVzEFtCUmX03wZ6tXDOo0qeii6w7
bn/ozl75EHNQJjDr1HnlAiMkIV8Flr2G4TmOMU7qbkysiHkhjLUe4Lsf/tzmMq0Jotpe+nUaHBfR
+QjiBkisrOhf10O8QJOFOC5up4GmL1s86oIROFjeWfJM5k8418PiPl3ZMKStHqjSqjxQupjJ3s3E
WpxTVTEzsJHvjAA1dKzVWbDP92++g3ez+d24si5B+P5ueS70UDmgP6PutQ8v0lJ0jcmeuW+m+LY5
P8KXIDZvpqNavg8GlWQVDK6zF0l//EBO+q7IwXa7QAVv0mp0OOXhV8IiDaXS0zPBPvfV6gJFxqMx
HSKi+ZBwSja8PNpsDja2a+E6w/ZhrPKIY9s00O1vvsUhKz4sleHsBHpx1wdcnJwedYCTXQFUHaIj
NO4SKb3AhgxRd3WUahUVhpjQgWEuSsy0OqfRkaQM60A96A+rgqlpHQA8g7OymlbGlqrqr8Gs4FFn
bSJFOuNoOoI5wD1VEFM15NHAzqg2EpHy6HYZ0qF39NzjOEgs08y9xAlZX3mPI1Sb8MCDrjZHuXUw
p02BDxy6A+fj6j2wqtxheAQ8sRu/Sk4RgPtXWmjMq4HesmMf3lE3ARZ5ygeaYHTcRxOuWCGE2qY5
dxhNCC9ZNsXac+VNOhjnycSDq5nCNxP4LEfbYOeLTmKLzWQCIsNsc7ehlAY4NeFdq7w6l+VucndK
Z/I7+rS/FBBOmjPGnQccAu4PtyKG3dtTQsyNLBERgpcIESgAdCqeoIDccqlVlrKoHnVSLZ4J4rwu
UWfzrX6MA1vSthiP5EtSZpgW5dbWQDL0udfVopcEFpEM4qOJjK6UVsJJSpWWjK+4BbtQE8dCdDs+
2D6+F38b9kkD8E7+7q8RpW+jMVZZesaZ3DOZb6RBGrYAl2kU1d0wxL9lADqfEOo2KufcXYUndcAP
sF4g8EOrWWQ+5MSQMBSFGJHaAUv0m5bbLzs9qcCBhxOm2ToSiagRV1ya9nGkeVNj0yD45gJMyGF/
mEu3tgwbJ0+s8YT652iX0NRmb+IwK1TtuZ8udKW/344kw8uwxIPq0g0t5zUOuIBOuEjCCwF74XDp
c1GbEfaY8ytSo/Dp1Wf7feh+4fGFijiLpMFYOK/kAYsEYxhJd7cSfpYS773c6n3pvAF/e3IwyojM
KVe9b1OxyEOApQOg6ad6RGlrCXWCR3zGRlpO9FMpt0Irh1FnZ2KJzfwjgn1Ak0FbNd4DG2kGYhwf
TJ/0zSoSpvsI2X5mbdh8kKVJ4Zvf0Eh+0hndlMCbD/1GNM0nJ7RZC79FA8GiFhmbLJFahz5lllZB
6CBKn3lV9pLIYUjaQXEg1lZI+JRZxXQM7h1BbeuCPJLkFlYYU1eZZhYPMzxwwZvbGgUArbOqFcAw
GWvkHeo2P1c/Q73orzF3y/fUrH3nFULqK5/JYpWgFrZKNeZr7O/4S2lNk9WT9aRzqsuoE0u93Otg
U/e/50rm+VHAEgqcyXIvB9NCBkaAeTZvnxe0UijcdTmMvs3S5HGonJaSO/DW01kdGcCWIbZ5MVUV
YsbV1U/e5c9kLfqYC6Rvw7bZtfGUygabosPpBjpLlbUoAHcsRzdkl/AAoikfe5JjTywM8MR/PM9e
c4kP6bRDRjCWBbhFxsJxySRabnh4C2ekMi9UpdjiBZQHPmPacgcb2UeBgqb1u1RNgu/WOGANlnR2
Z1/lSfGRtxSFoakHkbhRTjPVLiiV+wnTJFZEIO85K5ajb7rnXw/JrDSkzH6r0lSjc2wERfcrNsp+
ElGZYukUvedqQ/h9jfLzEtxukcgbR2m5Uy81Yj5B9tCU8ZCwTGIGosfhqbH2u4eMbiipuzSg5M6N
cfRHDAieYKfWw+TmKOnjjWj/gGl4O3d2fiW4H0DCv30er58oR14svdY6H/3mjpXWng0YiKaLIKRT
HXYYQvJpFTkH0M7ESbPpUWL8f/wYC6SLFYs/cDv62RzpCccyOh5XexrCu74n2ibDskaFqxQlI9y/
qrkuwq6UhRjwR+oOCwP6jYTd2Ge1BhUkTkjsWywtPAw=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt is
  port (
    cplllock : out STD_LOGIC;
    gt0_cpllrefclklost_i : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gtxe2_i : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gtxe2_i_0 : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    gt0_gtrxreset_in1_out : in STD_LOGIC;
    gt0_gttxreset_in0_out : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    reset : in STD_LOGIC;
    gt0_rxuserrdy_t : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txuserrdy_t : in STD_LOGIC;
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_cpllreset_t : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt is
  signal cpll_pd0_i : STD_LOGIC;
  signal cpllreset_in : STD_LOGIC;
begin
cpll_railing0_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_cpll_railing
     port map (
      cpll_pd0_i => cpll_pd0_i,
      cpllreset_in => cpllreset_in,
      gt0_cpllreset_t => gt0_cpllreset_t,
      gtrefclk_bufg => gtrefclk_bufg
    );
gt0_GTWIZARD_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_GT
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      cpll_pd0_i => cpll_pd0_i,
      cplllock => cplllock,
      cpllreset_in => cpllreset_in,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_gtrxreset_in1_out => gt0_gtrxreset_in1_out,
      gt0_gttxreset_in0_out => gt0_gttxreset_in0_out,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxuserrdy_t => gt0_rxuserrdy_t,
      gt0_txuserrdy_t => gt0_txuserrdy_t,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i_0 => gtxe2_i,
      gtxe2_i_1 => gtxe2_i_0,
      gtxe2_i_2(1 downto 0) => gtxe2_i_1(1 downto 0),
      gtxe2_i_3(1 downto 0) => gtxe2_i_2(1 downto 0),
      gtxe2_i_4(1 downto 0) => gtxe2_i_3(1 downto 0),
      independent_clock_bufg => independent_clock_bufg,
      reset => reset,
      reset_out => reset_out,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_RX_STARTUP_FSM is
  port (
    data_in : out STD_LOGIC;
    gt0_rxuserrdy_t : out STD_LOGIC;
    gt0_gtrxreset_in1_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    gtxe2_i : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    data_out : in STD_LOGIC;
    cplllock : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_RX_STARTUP_FSM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_RX_STARTUP_FSM is
  signal \FSM_sequential_rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal GTRXRESET : STD_LOGIC;
  signal RXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal data_out_0 : STD_LOGIC;
  signal \^gt0_rxuserrdy_t\ : STD_LOGIC;
  signal gtrxreset_i_i_1_n_0 : STD_LOGIC;
  signal \init_wait_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[6]_i_3__0_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \init_wait_done_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal \mmcm_lock_reclocked_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reset_time_out_i_3_n_0 : STD_LOGIC;
  signal reset_time_out_i_4_n_0 : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s3_reg_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_5_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_6_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_1 : STD_LOGIC;
  signal sync_data_valid_n_5 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal time_out_100us_i_1_n_0 : STD_LOGIC;
  signal time_out_100us_i_2_n_0 : STD_LOGIC;
  signal time_out_100us_i_3_n_0 : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal time_out_1us_i_1_n_0 : STD_LOGIC;
  signal time_out_1us_i_2_n_0 : STD_LOGIC;
  signal time_out_1us_i_3_n_0 : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal time_out_2ms_i_2_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_3__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_4_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal \time_out_wait_bypass_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max1 : STD_LOGIC;
  signal \time_tlock_max1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_n_1\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_n_2\ : STD_LOGIC;
  signal \time_tlock_max1_carry__0_n_3\ : STD_LOGIC;
  signal \time_tlock_max1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \time_tlock_max1_carry__1_n_3\ : STD_LOGIC;
  signal time_tlock_max1_carry_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_2_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_3_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_4_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_5_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_6_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_7_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_i_8_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_n_0 : STD_LOGIC;
  signal time_tlock_max1_carry_n_1 : STD_LOGIC;
  signal time_tlock_max1_carry_n_2 : STD_LOGIC;
  signal time_tlock_max1_carry_n_3 : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wait_time_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[6]_i_4__0_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_time_tlock_max1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_time_tlock_max1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_time_tlock_max1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_tlock_max1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[2]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_10\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_9\ : label is "soft_lutpair79";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[0]\ : label is "release_pll_reset:0011,verify_recclk_stable:0100,wait_for_pll_lock:0010,fsm_done:1010,assert_all_resets:0001,init:0000,wait_reset_done:0111,monitor_data_valid:1001,wait_for_rxusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[1]\ : label is "release_pll_reset:0011,verify_recclk_stable:0100,wait_for_pll_lock:0010,fsm_done:1010,assert_all_resets:0001,init:0000,wait_reset_done:0111,monitor_data_valid:1001,wait_for_rxusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[2]\ : label is "release_pll_reset:0011,verify_recclk_stable:0100,wait_for_pll_lock:0010,fsm_done:1010,assert_all_resets:0001,init:0000,wait_reset_done:0111,monitor_data_valid:1001,wait_for_rxusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[3]\ : label is "release_pll_reset:0011,verify_recclk_stable:0100,wait_for_pll_lock:0010,fsm_done:1010,assert_all_resets:0001,init:0000,wait_reset_done:0111,monitor_data_valid:1001,wait_for_rxusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute SOFT_HLUTNM of check_tlock_max_i_1 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_2__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_3__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of reset_time_out_i_3 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of reset_time_out_i_4 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of rx_fsm_reset_done_int_i_5 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of rx_fsm_reset_done_int_i_6 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of time_out_1us_i_2 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of time_out_2ms_i_1 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \time_out_2ms_i_3__0\ : label is "soft_lutpair87";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of time_tlock_max1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \time_tlock_max1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \time_tlock_max1_carry__1\ : label is 11;
  attribute SOFT_HLUTNM of time_tlock_max_i_1 : label is "soft_lutpair88";
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1__0\ : label is 11;
  attribute SOFT_HLUTNM of \wait_time_cnt[0]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \wait_time_cnt[1]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \wait_time_cnt[3]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \wait_time_cnt[4]_i_1__0\ : label is "soft_lutpair81";
begin
  data_in <= \^data_in\;
  gt0_rxuserrdy_t <= \^gt0_rxuserrdy_t\;
\FSM_sequential_rx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222AAAA00000C00"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => rx_state(2),
      I2 => rx_state(3),
      I3 => time_tlock_max,
      I4 => reset_time_out_reg_n_0,
      I5 => rx_state(1),
      O => \FSM_sequential_rx_state[0]_i_2_n_0\
    );
\FSM_sequential_rx_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AABF000F0000"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_tlock_max,
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => rx_state(1),
      I5 => rx_state(0),
      O => \FSM_sequential_rx_state[1]_i_3_n_0\
    );
\FSM_sequential_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050FF2200"
    )
        port map (
      I0 => rx_state(1),
      I1 => time_out_2ms_reg_n_0,
      I2 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      I3 => rx_state(0),
      I4 => rx_state(2),
      I5 => rx_state(3),
      O => \rx_state__0\(2)
    );
\FSM_sequential_rx_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_tlock_max,
      O => \FSM_sequential_rx_state[2]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_out_2ms_reg_n_0,
      O => \FSM_sequential_rx_state[3]_i_10_n_0\
    );
\FSM_sequential_rx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050005300"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_10_n_0\,
      I1 => \wait_time_cnt[6]_i_4__0_n_0\,
      I2 => rx_state(0),
      I3 => rx_state(1),
      I4 => wait_time_cnt_reg(6),
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_3_n_0\
    );
\FSM_sequential_rx_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000023002F00"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(0),
      I4 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_7_n_0\
    );
\FSM_sequential_rx_state[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => time_out_2ms_reg_n_0,
      I4 => reset_time_out_reg_n_0,
      O => \FSM_sequential_rx_state[3]_i_9_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \rx_state__0\(0),
      Q => rx_state(0),
      R => pma_reset
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \rx_state__0\(1),
      Q => rx_state(1),
      R => pma_reset
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \rx_state__0\(2),
      Q => rx_state(2),
      R => pma_reset
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \rx_state__0\(3),
      Q => rx_state(3),
      R => pma_reset
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => \^gt0_rxuserrdy_t\,
      O => RXUSERRDY_i_1_n_0
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => RXUSERRDY_i_1_n_0,
      Q => \^gt0_rxuserrdy_t\,
      R => pma_reset
    );
check_tlock_max_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => rx_state(3),
      I4 => check_tlock_max_reg_n_0,
      O => check_tlock_max_i_1_n_0
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => check_tlock_max_i_1_n_0,
      Q => check_tlock_max_reg_n_0,
      R => pma_reset
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0100"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => GTRXRESET,
      O => gtrxreset_i_i_1_n_0
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gtrxreset_i_i_1_n_0,
      Q => GTRXRESET,
      R => pma_reset
    );
gtxe2_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^data_in\,
      I1 => gtxe2_i,
      I2 => GTRXRESET,
      O => gt0_gtrxreset_in1_out
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__0_n_0\
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      O => \p_0_in__1\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(2),
      O => \p_0_in__1\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(3),
      O => \p_0_in__1\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(4),
      O => \p_0_in__1\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(5),
      O => \p_0_in__1\(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \init_wait_count[6]_i_3__0_n_0\,
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(6),
      O => \init_wait_count[6]_i_1__0_n_0\
    );
\init_wait_count[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \init_wait_count[6]_i_3__0_n_0\,
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(6),
      O => \p_0_in__1\(6)
    );
\init_wait_count[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      O => \init_wait_count[6]_i_3__0_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \init_wait_count[0]_i_1__0_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \p_0_in__1\(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \p_0_in__1\(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \p_0_in__1\(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \p_0_in__1\(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \p_0_in__1\(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1__0_n_0\,
      CLR => pma_reset,
      D => \p_0_in__1\(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => \init_wait_count[6]_i_3__0_n_0\,
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(6),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__0_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      CLR => pma_reset,
      D => \init_wait_done_i_1__0_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__2\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__2\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => mmcm_lock_count_reg(1),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[2]_i_1__0_n_0\
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      O => \mmcm_lock_count[3]_i_1__0_n_0\
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      O => \mmcm_lock_count[4]_i_1__0_n_0\
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(5),
      O => \mmcm_lock_count[5]_i_1__0_n_0\
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I1 => mmcm_lock_count_reg(6),
      O => \mmcm_lock_count[6]_i_1__0_n_0\
    );
\mmcm_lock_count[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I1 => mmcm_lock_count_reg(6),
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__0_n_0\
    );
\mmcm_lock_count[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_3__0_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__2\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__2\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \mmcm_lock_count[2]_i_1__0_n_0\,
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \mmcm_lock_count[3]_i_1__0_n_0\,
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \mmcm_lock_count[4]_i_1__0_n_0\,
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \mmcm_lock_count[5]_i_1__0_n_0\,
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \mmcm_lock_count[6]_i_1__0_n_0\,
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \mmcm_lock_count[7]_i_3__0_n_0\,
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEA0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_count_reg(7),
      I2 => mmcm_lock_count_reg(6),
      I3 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
\mmcm_lock_reclocked_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(5),
      O => \mmcm_lock_reclocked_i_2__0_n_0\
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
reset_time_out_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(3),
      O => reset_time_out_i_3_n_0
    );
reset_time_out_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"34347674"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => \FSM_sequential_rx_state_reg[0]_0\,
      I4 => rx_state(1),
      O => reset_time_out_i_4_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_data_valid_n_0,
      Q => reset_time_out_reg_n_0,
      S => pma_reset
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0010"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      I3 => rx_state(0),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__0_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \run_phase_alignment_int_i_1__0_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => pma_reset
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_out_0,
      Q => run_phase_alignment_int_s3_reg_n_0,
      R => '0'
    );
rx_fsm_reset_done_int_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      O => rx_fsm_reset_done_int_i_5_n_0
    );
rx_fsm_reset_done_int_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      O => rx_fsm_reset_done_int_i_6_n_0
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_data_valid_n_1,
      Q => \^data_in\,
      R => pma_reset
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_23\
     port map (
      data_out => rxresetdone_s2,
      data_sync_reg1_0 => data_sync_reg1,
      independent_clock_bufg => independent_clock_bufg
    );
sync_cplllock: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_24\
     port map (
      \FSM_sequential_rx_state_reg[1]\ => sync_cplllock_n_0,
      Q(2 downto 0) => rx_state(3 downto 1),
      cplllock => cplllock,
      independent_clock_bufg => independent_clock_bufg,
      rxresetdone_s3 => rxresetdone_s3
    );
sync_data_valid: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_25\
     port map (
      D(2) => \rx_state__0\(3),
      D(1 downto 0) => \rx_state__0\(1 downto 0),
      E(0) => sync_data_valid_n_5,
      \FSM_sequential_rx_state_reg[0]\ => \FSM_sequential_rx_state[3]_i_3_n_0\,
      \FSM_sequential_rx_state_reg[0]_0\ => \FSM_sequential_rx_state[3]_i_7_n_0\,
      \FSM_sequential_rx_state_reg[0]_1\ => \FSM_sequential_rx_state_reg[0]_0\,
      \FSM_sequential_rx_state_reg[0]_2\ => \FSM_sequential_rx_state[0]_i_2_n_0\,
      \FSM_sequential_rx_state_reg[0]_3\ => init_wait_done_reg_n_0,
      \FSM_sequential_rx_state_reg[1]\ => sync_data_valid_n_0,
      \FSM_sequential_rx_state_reg[1]_0\ => \FSM_sequential_rx_state[1]_i_3_n_0\,
      \FSM_sequential_rx_state_reg[3]\ => \FSM_sequential_rx_state[3]_i_9_n_0\,
      Q(3 downto 0) => rx_state(3 downto 0),
      data_in => \^data_in\,
      data_out => data_out,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      reset_time_out_reg => sync_cplllock_n_0,
      reset_time_out_reg_0 => reset_time_out_i_3_n_0,
      reset_time_out_reg_1 => reset_time_out_i_4_n_0,
      reset_time_out_reg_2 => reset_time_out_reg_n_0,
      rx_fsm_reset_done_int_reg => sync_data_valid_n_1,
      rx_fsm_reset_done_int_reg_0 => rx_fsm_reset_done_int_i_5_n_0,
      rx_fsm_reset_done_int_reg_1 => time_out_100us_reg_n_0,
      rx_fsm_reset_done_int_reg_2 => time_out_1us_reg_n_0,
      rx_fsm_reset_done_int_reg_3 => rx_fsm_reset_done_int_i_6_n_0,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_26\
     port map (
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      data_out => mmcm_lock_i,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked
    );
sync_run_phase_alignment_int: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_27\
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => data_out_0,
      rxuserclk => rxuserclk
    );
sync_time_out_wait_bypass: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_28\
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      independent_clock_bufg => independent_clock_bufg
    );
sync_tx_fsm_reset_done_int: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_29\
     port map (
      data_in => \^data_in\,
      data_out => rx_fsm_reset_done_int_s2,
      rxuserclk => rxuserclk
    );
time_out_100us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => time_out_2ms_i_4_n_0,
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(16),
      I3 => time_out_100us_i_2_n_0,
      I4 => time_out_100us_i_3_n_0,
      I5 => time_out_100us_reg_n_0,
      O => time_out_100us_i_1_n_0
    );
time_out_100us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(18),
      I5 => time_out_counter_reg(14),
      O => time_out_100us_i_2_n_0
    );
time_out_100us_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(15),
      I4 => time_out_counter_reg(13),
      O => time_out_100us_i_3_n_0
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_100us_i_1_n_0,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_1us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => time_out_2ms_i_2_n_0,
      I1 => time_out_1us_i_2_n_0,
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(2),
      I4 => time_out_1us_i_3_n_0,
      I5 => time_out_1us_reg_n_0,
      O => time_out_1us_i_1_n_0
    );
time_out_1us_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      O => time_out_1us_i_2_n_0
    );
time_out_1us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(8),
      I4 => time_out_counter_reg(18),
      I5 => time_out_counter_reg(12),
      O => time_out_1us_i_3_n_0
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_1us_i_1_n_0,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_2ms_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => time_out_2ms_i_2_n_0,
      I1 => \time_out_2ms_i_3__0_n_0\,
      I2 => time_out_2ms_i_4_n_0,
      I3 => time_out_2ms_reg_n_0,
      O => time_out_2ms_i_1_n_0
    );
time_out_2ms_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(7),
      I4 => time_out_100us_i_3_n_0,
      O => time_out_2ms_i_2_n_0
    );
\time_out_2ms_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(18),
      I3 => time_out_counter_reg(17),
      O => \time_out_2ms_i_3__0_n_0\
    );
time_out_2ms_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(11),
      I5 => time_out_counter_reg(6),
      O => time_out_2ms_i_4_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(18),
      I3 => time_out_counter_reg(17),
      I4 => time_out_2ms_i_2_n_0,
      I5 => time_out_2ms_i_4_n_0,
      O => time_out_counter
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__0_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__0_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__0_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \time_out_wait_bypass_i_2__0_n_0\,
      I3 => run_phase_alignment_int_s3_reg_n_0,
      O => time_out_wait_bypass_i_1_n_0
    );
\time_out_wait_bypass_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \time_out_wait_bypass_i_3__0_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(11),
      I3 => wait_bypass_count_reg(0),
      I4 => \time_out_wait_bypass_i_4__0_n_0\,
      O => \time_out_wait_bypass_i_2__0_n_0\
    );
\time_out_wait_bypass_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(9),
      I1 => wait_bypass_count_reg(4),
      I2 => wait_bypass_count_reg(12),
      I3 => wait_bypass_count_reg(2),
      O => \time_out_wait_bypass_i_3__0_n_0\
    );
\time_out_wait_bypass_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => wait_bypass_count_reg(5),
      I1 => wait_bypass_count_reg(7),
      I2 => wait_bypass_count_reg(3),
      I3 => wait_bypass_count_reg(6),
      I4 => wait_bypass_count_reg(10),
      I5 => wait_bypass_count_reg(8),
      O => \time_out_wait_bypass_i_4__0_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => time_tlock_max1_carry_n_0,
      CO(2) => time_tlock_max1_carry_n_1,
      CO(1) => time_tlock_max1_carry_n_2,
      CO(0) => time_tlock_max1_carry_n_3,
      CYINIT => '0',
      DI(3) => time_tlock_max1_carry_i_1_n_0,
      DI(2) => time_tlock_max1_carry_i_2_n_0,
      DI(1) => time_tlock_max1_carry_i_3_n_0,
      DI(0) => time_tlock_max1_carry_i_4_n_0,
      O(3 downto 0) => NLW_time_tlock_max1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => time_tlock_max1_carry_i_5_n_0,
      S(2) => time_tlock_max1_carry_i_6_n_0,
      S(1) => time_tlock_max1_carry_i_7_n_0,
      S(0) => time_tlock_max1_carry_i_8_n_0
    );
\time_tlock_max1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => time_tlock_max1_carry_n_0,
      CO(3) => \time_tlock_max1_carry__0_n_0\,
      CO(2) => \time_tlock_max1_carry__0_n_1\,
      CO(1) => \time_tlock_max1_carry__0_n_2\,
      CO(0) => \time_tlock_max1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => time_out_counter_reg(15),
      DI(2) => \time_tlock_max1_carry__0_i_1_n_0\,
      DI(1) => '0',
      DI(0) => \time_tlock_max1_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_time_tlock_max1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \time_tlock_max1_carry__0_i_3_n_0\,
      S(2) => \time_tlock_max1_carry__0_i_4_n_0\,
      S(1) => \time_tlock_max1_carry__0_i_5_n_0\,
      S(0) => \time_tlock_max1_carry__0_i_6_n_0\
    );
\time_tlock_max1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      O => \time_tlock_max1_carry__0_i_1_n_0\
    );
\time_tlock_max1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(9),
      O => \time_tlock_max1_carry__0_i_2_n_0\
    );
\time_tlock_max1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      O => \time_tlock_max1_carry__0_i_3_n_0\
    );
\time_tlock_max1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(12),
      O => \time_tlock_max1_carry__0_i_4_n_0\
    );
\time_tlock_max1_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(11),
      O => \time_tlock_max1_carry__0_i_5_n_0\
    );
\time_tlock_max1_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(8),
      O => \time_tlock_max1_carry__0_i_6_n_0\
    );
\time_tlock_max1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_tlock_max1_carry__0_n_0\,
      CO(3 downto 2) => \NLW_time_tlock_max1_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => time_tlock_max1,
      CO(0) => \time_tlock_max1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => time_out_counter_reg(18),
      DI(0) => \time_tlock_max1_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_time_tlock_max1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \time_tlock_max1_carry__1_i_2_n_0\,
      S(0) => \time_tlock_max1_carry__1_i_3_n_0\
    );
\time_tlock_max1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      O => \time_tlock_max1_carry__1_i_1_n_0\
    );
\time_tlock_max1_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(18),
      O => \time_tlock_max1_carry__1_i_2_n_0\
    );
\time_tlock_max1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      O => \time_tlock_max1_carry__1_i_3_n_0\
    );
time_tlock_max1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(7),
      O => time_tlock_max1_carry_i_1_n_0
    );
time_tlock_max1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(5),
      O => time_tlock_max1_carry_i_2_n_0
    );
time_tlock_max1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(3),
      O => time_tlock_max1_carry_i_3_n_0
    );
time_tlock_max1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      O => time_tlock_max1_carry_i_4_n_0
    );
time_tlock_max1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(6),
      O => time_tlock_max1_carry_i_5_n_0
    );
time_tlock_max1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(4),
      O => time_tlock_max1_carry_i_6_n_0
    );
time_tlock_max1_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(2),
      O => time_tlock_max1_carry_i_7_n_0
    );
time_tlock_max1_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      O => time_tlock_max1_carry_i_8_n_0
    );
time_tlock_max_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => check_tlock_max_reg_n_0,
      I1 => time_tlock_max1,
      I2 => time_tlock_max,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3_reg_n_0,
      O => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \time_out_wait_bypass_i_2__0_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2__0_n_0\
    );
\wait_bypass_count[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      Q => wait_bypass_count_reg(0),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(10),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(11),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(12),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      Q => wait_bypass_count_reg(1),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      Q => wait_bypass_count_reg(2),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      Q => wait_bypass_count_reg(3),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(4),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(5),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(6),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(7),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(8),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(9),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_time_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt0__0\(0)
    );
\wait_time_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[1]_i_1__0_n_0\
    );
\wait_time_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[2]_i_1__0_n_0\
    );
\wait_time_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(1),
      I3 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[3]_i_1__0_n_0\
    );
\wait_time_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(2),
      I4 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_1__0_n_0\
    );
\wait_time_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(1),
      I4 => wait_time_cnt_reg(3),
      I5 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[5]_i_1__0_n_0\
    );
\wait_time_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(1),
      I2 => rx_state(3),
      O => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wait_time_cnt[6]_i_4__0_n_0\,
      I1 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[6]_i_2__0_n_0\
    );
\wait_time_cnt[6]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wait_time_cnt[6]_i_4__0_n_0\,
      I1 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[6]_i_3__0_n_0\
    );
\wait_time_cnt[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(1),
      I4 => wait_time_cnt_reg(3),
      I5 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[6]_i_4__0_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt0__0\(0),
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt[1]_i_1__0_n_0\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt[2]_i_1__0_n_0\,
      Q => wait_time_cnt_reg(2),
      S => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt[3]_i_1__0_n_0\,
      Q => wait_time_cnt_reg(3),
      R => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt[4]_i_1__0_n_0\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt[5]_i_1__0_n_0\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[6]_i_1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[6]_i_2__0_n_0\,
      D => \wait_time_cnt[6]_i_3__0_n_0\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[6]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_TX_STARTUP_FSM is
  port (
    mmcm_reset : out STD_LOGIC;
    gt0_cpllreset_t : out STD_LOGIC;
    data_in : out STD_LOGIC;
    gt0_txuserrdy_t : out STD_LOGIC;
    gt0_gttxreset_in0_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    userclk : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    gtxe2_i : in STD_LOGIC;
    gt0_cpllrefclklost_i : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    cplllock : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_TX_STARTUP_FSM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_TX_STARTUP_FSM is
  signal CPLL_RESET_i_1_n_0 : STD_LOGIC;
  signal CPLL_RESET_i_2_n_0 : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal GTTXRESET : STD_LOGIC;
  signal MMCM_RESET_i_1_n_0 : STD_LOGIC;
  signal TXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal \^gt0_cpllreset_t\ : STD_LOGIC;
  signal \^gt0_txuserrdy_t\ : STD_LOGIC;
  signal gttxreset_i_i_1_n_0 : STD_LOGIC;
  signal \init_wait_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[6]_i_3_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal init_wait_done_i_1_n_0 : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_3_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal mmcm_lock_reclocked_i_2_n_0 : STD_LOGIC;
  signal \^mmcm_reset\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pll_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal pll_reset_asserted_i_2_n_0 : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal refclk_stable_count : STD_LOGIC;
  signal \refclk_stable_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_9_n_0\ : STD_LOGIC;
  signal refclk_stable_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \refclk_stable_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal refclk_stable_i_1_n_0 : STD_LOGIC;
  signal refclk_stable_i_2_n_0 : STD_LOGIC;
  signal refclk_stable_i_3_n_0 : STD_LOGIC;
  signal refclk_stable_i_4_n_0 : STD_LOGIC;
  signal refclk_stable_i_5_n_0 : STD_LOGIC;
  signal refclk_stable_i_6_n_0 : STD_LOGIC;
  signal refclk_stable_reg_n_0 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal \reset_time_out_i_2__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_i_1_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_2__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_3_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_5_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_500us_i_1_n_0 : STD_LOGIC;
  signal time_out_500us_i_2_n_0 : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_2_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_3_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_4_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_5_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_6_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max_i_2_n_0 : STD_LOGIC;
  signal time_tlock_max_i_3_n_0 : STD_LOGIC;
  signal time_tlock_max_i_4_n_0 : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal wait_time_cnt0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wait_time_cnt0_0 : STD_LOGIC;
  signal \wait_time_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[6]_i_4_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_refclk_stable_count_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CPLL_RESET_i_2 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[0]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[0]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_7\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_8\ : label is "soft_lutpair95";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[0]\ : label is "wait_for_txoutclk:0100,release_pll_reset:0011,wait_for_pll_lock:0010,assert_all_resets:0001,init:0000,wait_reset_done:0111,reset_fsm_done:1001,wait_for_txusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[1]\ : label is "wait_for_txoutclk:0100,release_pll_reset:0011,wait_for_pll_lock:0010,assert_all_resets:0001,init:0000,wait_reset_done:0111,reset_fsm_done:1001,wait_for_txusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[2]\ : label is "wait_for_txoutclk:0100,release_pll_reset:0011,wait_for_pll_lock:0010,assert_all_resets:0001,init:0000,wait_reset_done:0111,reset_fsm_done:1001,wait_for_txusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[3]\ : label is "wait_for_txoutclk:0100,release_pll_reset:0011,wait_for_pll_lock:0010,assert_all_resets:0001,init:0000,wait_reset_done:0111,reset_fsm_done:1001,wait_for_txusrclk:0110,do_phase_alignment:1000,release_mmcm_reset:0101";
  attribute SOFT_HLUTNM of MMCM_RESET_i_1 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of TXUSERRDY_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of gttxreset_i_i_1 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of pll_reset_asserted_i_2 : label is "soft_lutpair96";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of run_phase_alignment_int_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \time_out_2ms_i_4__0\ : label is "soft_lutpair92";
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of time_tlock_max_i_4 : label is "soft_lutpair92";
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \wait_time_cnt[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \wait_time_cnt[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \wait_time_cnt[3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \wait_time_cnt[4]_i_1\ : label is "soft_lutpair99";
begin
  data_in <= \^data_in\;
  gt0_cpllreset_t <= \^gt0_cpllreset_t\;
  gt0_txuserrdy_t <= \^gt0_txuserrdy_t\;
  mmcm_reset <= \^mmcm_reset\;
CPLL_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1F0000001F"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => gt0_cpllrefclklost_i,
      I2 => refclk_stable_reg_n_0,
      I3 => CPLL_RESET_i_2_n_0,
      I4 => \FSM_sequential_tx_state[0]_i_3_n_0\,
      I5 => \^gt0_cpllreset_t\,
      O => CPLL_RESET_i_1_n_0
    );
CPLL_RESET_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      O => CPLL_RESET_i_2_n_0
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => CPLL_RESET_i_1_n_0,
      Q => \^gt0_cpllreset_t\,
      R => pma_reset
    );
\FSM_sequential_tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF3F0F5F0F5F0"
    )
        port map (
      I0 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      I1 => \FSM_sequential_tx_state[0]_i_2_n_0\,
      I2 => \FSM_sequential_tx_state[0]_i_3_n_0\,
      I3 => tx_state(2),
      I4 => time_out_2ms_reg_n_0,
      I5 => tx_state(1),
      O => \tx_state__0\(0)
    );
\FSM_sequential_tx_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset_time_out,
      I1 => time_out_500us_reg_n_0,
      O => \FSM_sequential_tx_state[0]_i_2_n_0\
    );
\FSM_sequential_tx_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      O => \FSM_sequential_tx_state[0]_i_3_n_0\
    );
\FSM_sequential_tx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"005A001A"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      O => \tx_state__0\(1)
    );
\FSM_sequential_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04000C0C06020C0C"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      I4 => tx_state(0),
      I5 => time_out_2ms_reg_n_0,
      O => \tx_state__0\(2)
    );
\FSM_sequential_tx_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => reset_time_out,
      I2 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[2]_i_2_n_0\
    );
\FSM_sequential_tx_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FF4444"
    )
        port map (
      I0 => time_out_wait_bypass_s3,
      I1 => tx_state(3),
      I2 => reset_time_out,
      I3 => time_out_500us_reg_n_0,
      I4 => \FSM_sequential_tx_state[3]_i_8_n_0\,
      O => \tx_state__0\(3)
    );
\FSM_sequential_tx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA000000000000"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => reset_time_out,
      I2 => time_out_500us_reg_n_0,
      I3 => \FSM_sequential_tx_state[0]_i_3_n_0\,
      I4 => tx_state(2),
      I5 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_3_n_0\
    );
\FSM_sequential_tx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000300FF00AA"
    )
        port map (
      I0 => init_wait_done_reg_n_0,
      I1 => \wait_time_cnt[6]_i_4_n_0\,
      I2 => wait_time_cnt_reg(6),
      I3 => tx_state(0),
      I4 => tx_state(3),
      I5 => CPLL_RESET_i_2_n_0,
      O => \FSM_sequential_tx_state[3]_i_4_n_0\
    );
\FSM_sequential_tx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040400040000"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => \FSM_sequential_tx_state[0]_i_3_n_0\,
      I3 => reset_time_out,
      I4 => time_tlock_max_reg_n_0,
      I5 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[3]_i_6_n_0\
    );
\FSM_sequential_tx_state[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(3),
      I2 => tx_state(0),
      I3 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_7_n_0\
    );
\FSM_sequential_tx_state[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_8_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(0),
      Q => tx_state(0),
      R => pma_reset
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(1),
      Q => tx_state(1),
      R => pma_reset
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(2),
      Q => tx_state(2),
      R => pma_reset
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(3),
      Q => tx_state(3),
      R => pma_reset
    );
MMCM_RESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70004"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => \^mmcm_reset\,
      O => MMCM_RESET_i_1_n_0
    );
MMCM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => MMCM_RESET_i_1_n_0,
      Q => \^mmcm_reset\,
      R => pma_reset
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD2000"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => \^gt0_txuserrdy_t\,
      O => TXUSERRDY_i_1_n_0
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => TXUSERRDY_i_1_n_0,
      Q => \^gt0_txuserrdy_t\,
      R => pma_reset
    );
gttxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0100"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(0),
      I4 => GTTXRESET,
      O => gttxreset_i_i_1_n_0
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gttxreset_i_i_1_n_0,
      Q => GTTXRESET,
      R => pma_reset
    );
gtxe2_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => GTTXRESET,
      I1 => \^data_in\,
      I2 => gtxe2_i,
      O => gt0_gttxreset_in0_out
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1_n_0\
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(4),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(5),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \init_wait_count[6]_i_3_n_0\,
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(6),
      O => \init_wait_count[6]_i_1_n_0\
    );
\init_wait_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \init_wait_count[6]_i_3_n_0\,
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(6),
      O => p_0_in(6)
    );
\init_wait_count[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      O => \init_wait_count[6]_i_3_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => \init_wait_count[0]_i_1_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => p_0_in(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => p_0_in(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => p_0_in(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => p_0_in(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => p_0_in(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \init_wait_count[6]_i_1_n_0\,
      CLR => pma_reset,
      D => p_0_in(6),
      Q => init_wait_count_reg(6)
    );
init_wait_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => \init_wait_count[6]_i_3_n_0\,
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(6),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_done_reg_n_0,
      O => init_wait_done_i_1_n_0
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      CLR => pma_reset,
      D => init_wait_done_i_1_n_0,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => mmcm_lock_count_reg(1),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(2),
      O => \mmcm_lock_count[2]_i_1_n_0\
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      I3 => mmcm_lock_count_reg(3),
      O => \mmcm_lock_count[3]_i_1_n_0\
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      O => \mmcm_lock_count[4]_i_1_n_0\
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(5),
      O => \mmcm_lock_count[5]_i_1_n_0\
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mmcm_lock_reclocked_i_2_n_0,
      I1 => mmcm_lock_count_reg(6),
      O => \mmcm_lock_count[6]_i_1_n_0\
    );
\mmcm_lock_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => mmcm_lock_reclocked_i_2_n_0,
      I1 => mmcm_lock_count_reg(6),
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2_n_0\
    );
\mmcm_lock_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_3_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \mmcm_lock_count[2]_i_1_n_0\,
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \mmcm_lock_count[3]_i_1_n_0\,
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \mmcm_lock_count[4]_i_1_n_0\,
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \mmcm_lock_count[5]_i_1_n_0\,
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \mmcm_lock_count[6]_i_1_n_0\,
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \mmcm_lock_count[7]_i_3_n_0\,
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEA0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_count_reg(7),
      I2 => mmcm_lock_count_reg(6),
      I3 => mmcm_lock_reclocked_i_2_n_0,
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
mmcm_lock_reclocked_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      I5 => mmcm_lock_count_reg(5),
      O => mmcm_lock_reclocked_i_2_n_0
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CD55CCCCCCCC"
    )
        port map (
      I0 => tx_state(3),
      I1 => pll_reset_asserted_reg_n_0,
      I2 => gt0_cpllrefclklost_i,
      I3 => refclk_stable_reg_n_0,
      I4 => tx_state(1),
      I5 => pll_reset_asserted_i_2_n_0,
      O => pll_reset_asserted_i_1_n_0
    );
pll_reset_asserted_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      I2 => tx_state(2),
      O => pll_reset_asserted_i_2_n_0
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pll_reset_asserted_i_1_n_0,
      Q => pll_reset_asserted_reg_n_0,
      R => pma_reset
    );
\refclk_stable_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \refclk_stable_count[0]_i_3_n_0\,
      I1 => \refclk_stable_count[0]_i_4_n_0\,
      I2 => \refclk_stable_count[0]_i_5_n_0\,
      I3 => \refclk_stable_count[0]_i_6_n_0\,
      I4 => \refclk_stable_count[0]_i_7_n_0\,
      I5 => \refclk_stable_count[0]_i_8_n_0\,
      O => refclk_stable_count
    );
\refclk_stable_count[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => refclk_stable_count_reg(13),
      I1 => refclk_stable_count_reg(12),
      I2 => refclk_stable_count_reg(10),
      I3 => refclk_stable_count_reg(11),
      I4 => refclk_stable_count_reg(9),
      I5 => refclk_stable_count_reg(8),
      O => \refclk_stable_count[0]_i_3_n_0\
    );
\refclk_stable_count[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => refclk_stable_count_reg(19),
      I1 => refclk_stable_count_reg(18),
      I2 => refclk_stable_count_reg(16),
      I3 => refclk_stable_count_reg(17),
      I4 => refclk_stable_count_reg(15),
      I5 => refclk_stable_count_reg(14),
      O => \refclk_stable_count[0]_i_4_n_0\
    );
\refclk_stable_count[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_stable_count_reg(30),
      I1 => refclk_stable_count_reg(31),
      I2 => refclk_stable_count_reg(28),
      I3 => refclk_stable_count_reg(29),
      I4 => refclk_stable_count_reg(27),
      I5 => refclk_stable_count_reg(26),
      O => \refclk_stable_count[0]_i_5_n_0\
    );
\refclk_stable_count[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_stable_count_reg(24),
      I1 => refclk_stable_count_reg(25),
      I2 => refclk_stable_count_reg(22),
      I3 => refclk_stable_count_reg(23),
      I4 => refclk_stable_count_reg(21),
      I5 => refclk_stable_count_reg(20),
      O => \refclk_stable_count[0]_i_6_n_0\
    );
\refclk_stable_count[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_stable_count_reg(0),
      I1 => refclk_stable_count_reg(1),
      O => \refclk_stable_count[0]_i_7_n_0\
    );
\refclk_stable_count[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => refclk_stable_count_reg(6),
      I1 => refclk_stable_count_reg(7),
      I2 => refclk_stable_count_reg(4),
      I3 => refclk_stable_count_reg(5),
      I4 => refclk_stable_count_reg(3),
      I5 => refclk_stable_count_reg(2),
      O => \refclk_stable_count[0]_i_8_n_0\
    );
\refclk_stable_count[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_stable_count_reg(0),
      O => \refclk_stable_count[0]_i_9_n_0\
    );
\refclk_stable_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_7\,
      Q => refclk_stable_count_reg(0),
      R => '0'
    );
\refclk_stable_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \refclk_stable_count_reg[0]_i_2_n_0\,
      CO(2) => \refclk_stable_count_reg[0]_i_2_n_1\,
      CO(1) => \refclk_stable_count_reg[0]_i_2_n_2\,
      CO(0) => \refclk_stable_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \refclk_stable_count_reg[0]_i_2_n_4\,
      O(2) => \refclk_stable_count_reg[0]_i_2_n_5\,
      O(1) => \refclk_stable_count_reg[0]_i_2_n_6\,
      O(0) => \refclk_stable_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => refclk_stable_count_reg(3 downto 1),
      S(0) => \refclk_stable_count[0]_i_9_n_0\
    );
\refclk_stable_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_5\,
      Q => refclk_stable_count_reg(10),
      R => '0'
    );
\refclk_stable_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_4\,
      Q => refclk_stable_count_reg(11),
      R => '0'
    );
\refclk_stable_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_7\,
      Q => refclk_stable_count_reg(12),
      R => '0'
    );
\refclk_stable_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[8]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[12]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[12]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[12]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[12]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[12]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[12]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(15 downto 12)
    );
\refclk_stable_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_6\,
      Q => refclk_stable_count_reg(13),
      R => '0'
    );
\refclk_stable_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_5\,
      Q => refclk_stable_count_reg(14),
      R => '0'
    );
\refclk_stable_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_4\,
      Q => refclk_stable_count_reg(15),
      R => '0'
    );
\refclk_stable_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_7\,
      Q => refclk_stable_count_reg(16),
      R => '0'
    );
\refclk_stable_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[12]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[16]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[16]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[16]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[16]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[16]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[16]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[16]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(19 downto 16)
    );
\refclk_stable_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_6\,
      Q => refclk_stable_count_reg(17),
      R => '0'
    );
\refclk_stable_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_5\,
      Q => refclk_stable_count_reg(18),
      R => '0'
    );
\refclk_stable_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_4\,
      Q => refclk_stable_count_reg(19),
      R => '0'
    );
\refclk_stable_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_6\,
      Q => refclk_stable_count_reg(1),
      R => '0'
    );
\refclk_stable_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[20]_i_1_n_7\,
      Q => refclk_stable_count_reg(20),
      R => '0'
    );
\refclk_stable_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[16]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[20]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[20]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[20]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[20]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[20]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[20]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[20]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(23 downto 20)
    );
\refclk_stable_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[20]_i_1_n_6\,
      Q => refclk_stable_count_reg(21),
      R => '0'
    );
\refclk_stable_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[20]_i_1_n_5\,
      Q => refclk_stable_count_reg(22),
      R => '0'
    );
\refclk_stable_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[20]_i_1_n_4\,
      Q => refclk_stable_count_reg(23),
      R => '0'
    );
\refclk_stable_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[24]_i_1_n_7\,
      Q => refclk_stable_count_reg(24),
      R => '0'
    );
\refclk_stable_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[20]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[24]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[24]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[24]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[24]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[24]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[24]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[24]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(27 downto 24)
    );
\refclk_stable_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[24]_i_1_n_6\,
      Q => refclk_stable_count_reg(25),
      R => '0'
    );
\refclk_stable_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[24]_i_1_n_5\,
      Q => refclk_stable_count_reg(26),
      R => '0'
    );
\refclk_stable_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[24]_i_1_n_4\,
      Q => refclk_stable_count_reg(27),
      R => '0'
    );
\refclk_stable_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[28]_i_1_n_7\,
      Q => refclk_stable_count_reg(28),
      R => '0'
    );
\refclk_stable_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[24]_i_1_n_0\,
      CO(3) => \NLW_refclk_stable_count_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \refclk_stable_count_reg[28]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[28]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[28]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[28]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[28]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[28]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(31 downto 28)
    );
\refclk_stable_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[28]_i_1_n_6\,
      Q => refclk_stable_count_reg(29),
      R => '0'
    );
\refclk_stable_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_5\,
      Q => refclk_stable_count_reg(2),
      R => '0'
    );
\refclk_stable_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[28]_i_1_n_5\,
      Q => refclk_stable_count_reg(30),
      R => '0'
    );
\refclk_stable_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[28]_i_1_n_4\,
      Q => refclk_stable_count_reg(31),
      R => '0'
    );
\refclk_stable_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_4\,
      Q => refclk_stable_count_reg(3),
      R => '0'
    );
\refclk_stable_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_7\,
      Q => refclk_stable_count_reg(4),
      R => '0'
    );
\refclk_stable_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[0]_i_2_n_0\,
      CO(3) => \refclk_stable_count_reg[4]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[4]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[4]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[4]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[4]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[4]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(7 downto 4)
    );
\refclk_stable_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_6\,
      Q => refclk_stable_count_reg(5),
      R => '0'
    );
\refclk_stable_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_5\,
      Q => refclk_stable_count_reg(6),
      R => '0'
    );
\refclk_stable_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_4\,
      Q => refclk_stable_count_reg(7),
      R => '0'
    );
\refclk_stable_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_7\,
      Q => refclk_stable_count_reg(8),
      R => '0'
    );
\refclk_stable_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[4]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[8]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[8]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[8]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[8]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[8]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[8]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(11 downto 8)
    );
\refclk_stable_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_6\,
      Q => refclk_stable_count_reg(9),
      R => '0'
    );
refclk_stable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \refclk_stable_count[0]_i_7_n_0\,
      I1 => refclk_stable_i_2_n_0,
      I2 => refclk_stable_i_3_n_0,
      I3 => refclk_stable_i_4_n_0,
      I4 => refclk_stable_i_5_n_0,
      I5 => refclk_stable_i_6_n_0,
      O => refclk_stable_i_1_n_0
    );
refclk_stable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => refclk_stable_count_reg(4),
      I1 => refclk_stable_count_reg(5),
      I2 => refclk_stable_count_reg(2),
      I3 => refclk_stable_count_reg(3),
      I4 => refclk_stable_count_reg(7),
      I5 => refclk_stable_count_reg(6),
      O => refclk_stable_i_2_n_0
    );
refclk_stable_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => refclk_stable_count_reg(10),
      I1 => refclk_stable_count_reg(11),
      I2 => refclk_stable_count_reg(8),
      I3 => refclk_stable_count_reg(9),
      I4 => refclk_stable_count_reg(12),
      I5 => refclk_stable_count_reg(13),
      O => refclk_stable_i_3_n_0
    );
refclk_stable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => refclk_stable_count_reg(16),
      I1 => refclk_stable_count_reg(17),
      I2 => refclk_stable_count_reg(14),
      I3 => refclk_stable_count_reg(15),
      I4 => refclk_stable_count_reg(18),
      I5 => refclk_stable_count_reg(19),
      O => refclk_stable_i_4_n_0
    );
refclk_stable_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => refclk_stable_count_reg(22),
      I1 => refclk_stable_count_reg(23),
      I2 => refclk_stable_count_reg(20),
      I3 => refclk_stable_count_reg(21),
      I4 => refclk_stable_count_reg(25),
      I5 => refclk_stable_count_reg(24),
      O => refclk_stable_i_5_n_0
    );
refclk_stable_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => refclk_stable_count_reg(28),
      I1 => refclk_stable_count_reg(29),
      I2 => refclk_stable_count_reg(26),
      I3 => refclk_stable_count_reg(27),
      I4 => refclk_stable_count_reg(31),
      I5 => refclk_stable_count_reg(30),
      O => refclk_stable_i_6_n_0
    );
refclk_stable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => refclk_stable_i_1_n_0,
      Q => refclk_stable_reg_n_0,
      R => '0'
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440000FF50505050"
    )
        port map (
      I0 => tx_state(3),
      I1 => txresetdone_s3,
      I2 => init_wait_done_reg_n_0,
      I3 => tx_state(1),
      I4 => tx_state(2),
      I5 => tx_state(0),
      O => \reset_time_out_i_2__0_n_0\
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_cplllock_n_0,
      Q => reset_time_out,
      R => pma_reset
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => run_phase_alignment_int_reg_n_0,
      O => run_phase_alignment_int_i_1_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => run_phase_alignment_int_i_1_n_0,
      Q => run_phase_alignment_int_reg_n_0,
      R => pma_reset
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_out,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
sync_TXRESETDONE: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_17\
     port map (
      data_out => txresetdone_s2,
      data_sync_reg1_0 => data_sync_reg1,
      independent_clock_bufg => independent_clock_bufg
    );
sync_cplllock: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_18\
     port map (
      E(0) => sync_cplllock_n_1,
      \FSM_sequential_tx_state_reg[0]\ => \FSM_sequential_tx_state[3]_i_3_n_0\,
      \FSM_sequential_tx_state_reg[0]_0\ => \FSM_sequential_tx_state[3]_i_4_n_0\,
      \FSM_sequential_tx_state_reg[0]_1\ => \FSM_sequential_tx_state[3]_i_6_n_0\,
      \FSM_sequential_tx_state_reg[0]_2\ => time_out_2ms_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_3\ => \FSM_sequential_tx_state[3]_i_7_n_0\,
      \FSM_sequential_tx_state_reg[0]_4\ => pll_reset_asserted_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_5\ => refclk_stable_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_6\ => \FSM_sequential_tx_state[0]_i_3_n_0\,
      Q(3 downto 0) => tx_state(3 downto 0),
      cplllock => cplllock,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      reset_time_out => reset_time_out,
      reset_time_out_reg => sync_cplllock_n_0,
      reset_time_out_reg_0 => \reset_time_out_i_2__0_n_0\,
      reset_time_out_reg_1 => init_wait_done_reg_n_0
    );
sync_mmcm_lock_reclocked: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_19\
     port map (
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      data_out => mmcm_lock_i,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked
    );
sync_run_phase_alignment_int: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_20\
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => data_out,
      userclk => userclk
    );
sync_time_out_wait_bypass: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_21\
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      independent_clock_bufg => independent_clock_bufg
    );
sync_tx_fsm_reset_done_int: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_22\
     port map (
      data_in => \^data_in\,
      data_out => tx_fsm_reset_done_int_s2,
      userclk => userclk
    );
time_out_2ms_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => \time_out_2ms_i_2__0_n_0\,
      I2 => time_out_2ms_i_3_n_0,
      I3 => reset_time_out,
      O => time_out_2ms_i_1_n_0
    );
\time_out_2ms_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(18),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(5),
      I5 => time_tlock_max_i_3_n_0,
      O => \time_out_2ms_i_2__0_n_0\
    );
time_out_2ms_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(14),
      I2 => \time_out_2ms_i_4__0_n_0\,
      I3 => time_out_2ms_i_5_n_0,
      O => time_out_2ms_i_3_n_0
    );
\time_out_2ms_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(6),
      O => \time_out_2ms_i_4__0_n_0\
    );
time_out_2ms_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(2),
      I4 => time_out_counter_reg(1),
      O => time_out_2ms_i_5_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => time_out_500us_i_2_n_0,
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(10),
      I4 => time_out_2ms_i_3_n_0,
      I5 => reset_time_out,
      O => time_out_500us_i_1_n_0
    );
time_out_500us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(18),
      I5 => time_out_counter_reg(17),
      O => time_out_500us_i_2_n_0
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_500us_i_1_n_0,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => time_tlock_max_i_3_n_0,
      I1 => \time_out_counter[0]_i_3__0_n_0\,
      I2 => time_out_2ms_i_3_n_0,
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(12),
      I5 => time_out_counter_reg(5),
      O => time_out_counter
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(18),
      O => \time_out_counter[0]_i_3__0_n_0\
    );
\time_out_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => time_out_wait_bypass_i_2_n_0,
      I2 => tx_fsm_reset_done_int_s3,
      I3 => run_phase_alignment_int_s3,
      O => time_out_wait_bypass_i_1_n_0
    );
time_out_wait_bypass_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_wait_bypass_i_3_n_0,
      I1 => time_out_wait_bypass_i_4_n_0,
      I2 => time_out_wait_bypass_i_5_n_0,
      I3 => time_out_wait_bypass_i_6_n_0,
      O => time_out_wait_bypass_i_2_n_0
    );
time_out_wait_bypass_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(6),
      I3 => wait_bypass_count_reg(5),
      O => time_out_wait_bypass_i_3_n_0
    );
time_out_wait_bypass_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      I1 => wait_bypass_count_reg(15),
      I2 => wait_bypass_count_reg(16),
      I3 => wait_bypass_count_reg(2),
      I4 => wait_bypass_count_reg(1),
      O => time_out_wait_bypass_i_4_n_0
    );
time_out_wait_bypass_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(12),
      I1 => wait_bypass_count_reg(11),
      I2 => wait_bypass_count_reg(14),
      I3 => wait_bypass_count_reg(13),
      O => time_out_wait_bypass_i_5_n_0
    );
time_out_wait_bypass_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(7),
      I1 => wait_bypass_count_reg(8),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(10),
      O => time_out_wait_bypass_i_6_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAEA"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => time_tlock_max_i_2_n_0,
      I2 => time_out_counter_reg(5),
      I3 => time_tlock_max_i_3_n_0,
      I4 => time_tlock_max_i_4_n_0,
      I5 => reset_time_out,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(18),
      I5 => time_out_counter_reg(17),
      O => time_tlock_max_i_2_n_0
    );
time_tlock_max_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(11),
      O => time_tlock_max_i_3_n_0
    );
time_tlock_max_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_2ms_i_5_n_0,
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(4),
      O => time_tlock_max_i_4_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \^data_in\,
      O => tx_fsm_reset_done_int_i_1_n_0
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => tx_fsm_reset_done_int_i_1_n_0,
      Q => \^data_in\,
      R => pma_reset
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => tx_fsm_reset_done_int_s2,
      Q => tx_fsm_reset_done_int_s3,
      R => '0'
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_wait_bypass_i_2_n_0,
      I1 => tx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2_n_0\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[12]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[12]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[12]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[12]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[12]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(15 downto 12)
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_6\,
      Q => wait_bypass_count_reg(13),
      R => clear
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_5\,
      Q => wait_bypass_count_reg(14),
      R => clear
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_4\,
      Q => wait_bypass_count_reg(15),
      R => clear
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[16]_i_1_n_7\,
      Q => wait_bypass_count_reg(16),
      R => clear
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(16)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => wait_time_cnt0(0)
    );
\wait_time_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      I1 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[1]_i_1_n_0\
    );
\wait_time_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[2]_i_1_n_0\
    );
\wait_time_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(1),
      I3 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[3]_i_1_n_0\
    );
\wait_time_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(2),
      I4 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_1_n_0\
    );
\wait_time_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(1),
      I4 => wait_time_cnt_reg(3),
      I5 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[5]_i_1_n_0\
    );
\wait_time_cnt[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(0),
      O => wait_time_cnt0_0
    );
\wait_time_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wait_time_cnt[6]_i_4_n_0\,
      I1 => wait_time_cnt_reg(6),
      O => sel
    );
\wait_time_cnt[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wait_time_cnt[6]_i_4_n_0\,
      I1 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[6]_i_3_n_0\
    );
\wait_time_cnt[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(1),
      I4 => wait_time_cnt_reg(3),
      I5 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[6]_i_4_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => wait_time_cnt0(0),
      Q => wait_time_cnt_reg(0),
      R => wait_time_cnt0_0
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt[1]_i_1_n_0\,
      Q => wait_time_cnt_reg(1),
      R => wait_time_cnt0_0
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt[2]_i_1_n_0\,
      Q => wait_time_cnt_reg(2),
      S => wait_time_cnt0_0
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt[3]_i_1_n_0\,
      Q => wait_time_cnt_reg(3),
      R => wait_time_cnt0_0
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt[4]_i_1_n_0\,
      Q => wait_time_cnt_reg(4),
      R => wait_time_cnt0_0
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt[5]_i_1_n_0\,
      Q => wait_time_cnt_reg(5),
      S => wait_time_cnt0_0
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt[6]_i_3_n_0\,
      Q => wait_time_cnt_reg(6),
      S => wait_time_cnt0_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_clk_gen is
  port (
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg_0 : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    data_out : in STD_LOGIC;
    speed_is_10_100_fall_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_clk_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_clk_gen is
  signal clk12_5 : STD_LOGIC;
  signal clk12_5_reg : STD_LOGIC;
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div_stage1_n_3 : STD_LOGIC;
  signal clk_en : STD_LOGIC;
  signal clk_en0 : STD_LOGIC;
  signal clk_en_12_5_fall : STD_LOGIC;
  signal clk_en_12_5_fall0 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal clk_en_1_25_fall0 : STD_LOGIC;
  signal reset_fall : STD_LOGIC;
  signal sgmii_clk_en_i_1_n_0 : STD_LOGIC;
  signal sgmii_clk_r0_out : STD_LOGIC;
  signal speed_is_100_fall : STD_LOGIC;
  signal speed_is_10_100_fall : STD_LOGIC;
begin
clk12_5_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk12_5,
      Q => clk12_5_reg,
      R => reset_out
    );
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div_stage1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_johnson_cntr
     port map (
      clk12_5 => clk12_5,
      clk12_5_reg => clk12_5_reg,
      clk1_25 => clk1_25,
      clk_en0 => clk_en0,
      clk_en_12_5_fall0 => clk_en_12_5_fall0,
      reset_fall => reset_fall,
      reset_out => reset_out,
      speed_is_100_fall => speed_is_100_fall,
      speed_is_10_100_fall => speed_is_10_100_fall,
      speed_is_10_100_fall_reg => clk_div_stage1_n_3,
      userclk2 => userclk2
    );
clk_div_stage2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_johnson_cntr_33
     port map (
      clk12_5 => clk12_5,
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_en => clk_en,
      clk_en_1_25_fall0 => clk_en_1_25_fall0,
      data_out => data_out,
      reset_out => reset_out,
      sgmii_clk_r0_out => sgmii_clk_r0_out,
      sgmii_clk_r_reg => speed_is_10_100_fall_reg_0,
      userclk2 => userclk2
    );
clk_en_12_5_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_en_12_5_fall0,
      Q => clk_en_12_5_fall,
      R => reset_out
    );
clk_en_12_5_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_en0,
      Q => clk_en,
      R => reset_out
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_en_1_25_fall0,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
reset_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_out,
      Q => reset_fall,
      R => '0'
    );
sgmii_clk_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_en_12_5_fall,
      I3 => speed_is_10_100_fall_reg_0,
      O => sgmii_clk_en_i_1_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_i_1_n_0,
      Q => sgmii_clk_en_reg_0,
      R => reset_out
    );
sgmii_clk_f_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_div_stage1_n_3,
      Q => sgmii_clk_f,
      R => '0'
    );
sgmii_clk_r_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_r0_out,
      Q => sgmii_clk_r,
      R => reset_out
    );
speed_is_100_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_out,
      Q => speed_is_100_fall,
      R => '0'
    );
speed_is_10_100_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_fall_reg_0,
      Q => speed_is_10_100_fall,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_rx_elastic_buffer is
  port (
    start : out STD_LOGIC;
    initialize_ram_complete : out STD_LOGIC;
    initialize_ram_complete_pulse : out STD_LOGIC;
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_addr_plus1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    mgt_rx_reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_rx_elastic_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_rx_elastic_buffer is
  signal bin_to_gray : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal d16p2_wr_reg : STD_LOGIC;
  signal d16p2_wr_reg_i_2_n_0 : STD_LOGIC;
  signal d21p5_wr_reg : STD_LOGIC;
  signal d21p5_wr_reg2 : STD_LOGIC;
  signal d21p5_wr_reg_i_2_n_0 : STD_LOGIC;
  signal d2p2_wr_reg : STD_LOGIC;
  signal d2p2_wr_reg2 : STD_LOGIC;
  signal d2p2_wr_reg_i_2_n_0 : STD_LOGIC;
  signal data_in : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal dpo : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal even : STD_LOGIC;
  signal even_i_1_n_0 : STD_LOGIC;
  signal gray_to_bin : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal initialize_counter0 : STD_LOGIC;
  signal initialize_counter_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal initialize_ram : STD_LOGIC;
  signal \^initialize_ram_complete\ : STD_LOGIC;
  signal initialize_ram_complete_i_2_n_0 : STD_LOGIC;
  signal \^initialize_ram_complete_pulse\ : STD_LOGIC;
  signal initialize_ram_complete_pulse0 : STD_LOGIC;
  signal \initialize_ram_complete_reg__0\ : STD_LOGIC;
  signal initialize_ram_complete_sync : STD_LOGIC;
  signal initialize_ram_complete_sync_reg1 : STD_LOGIC;
  signal initialize_ram_complete_sync_ris_edg : STD_LOGIC;
  signal initialize_ram_complete_sync_ris_edg0 : STD_LOGIC;
  signal initialize_ram_i_1_n_0 : STD_LOGIC;
  signal insert_idle : STD_LOGIC;
  signal insert_idle_i_1_n_0 : STD_LOGIC;
  signal \insert_idle_reg__0\ : STD_LOGIC;
  signal k28p5_wr_reg : STD_LOGIC;
  signal k28p5_wr_reg2 : STD_LOGIC;
  signal k28p5_wr_reg_i_2_n_0 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in15_in : STD_LOGIC;
  signal p_1_in30_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in18_in : STD_LOGIC;
  signal p_2_in33_in : STD_LOGIC;
  signal p_2_in6_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in21_in : STD_LOGIC;
  signal p_3_in36_in : STD_LOGIC;
  signal p_3_in8_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in10_in : STD_LOGIC;
  signal p_4_in_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_addr_gray : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_addr_gray[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[4]_i_1_n_0\ : STD_LOGIC;
  signal rd_addr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_addr_plus2_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_addr_plus2_reg_n_0_[5]\ : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal rd_data_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \rd_data_reg_n_0_[28]\ : STD_LOGIC;
  signal rd_enable : STD_LOGIC;
  signal rd_enable_i_10_n_0 : STD_LOGIC;
  signal rd_enable_i_11_n_0 : STD_LOGIC;
  signal rd_enable_i_12_n_0 : STD_LOGIC;
  signal rd_enable_i_1_n_0 : STD_LOGIC;
  signal rd_enable_i_2_n_0 : STD_LOGIC;
  signal rd_enable_i_4_n_0 : STD_LOGIC;
  signal rd_enable_i_5_n_0 : STD_LOGIC;
  signal rd_enable_i_6_n_0 : STD_LOGIC;
  signal rd_enable_i_7_n_0 : STD_LOGIC;
  signal rd_enable_i_8_n_0 : STD_LOGIC;
  signal rd_enable_i_9_n_0 : STD_LOGIC;
  signal rd_occupancy : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_occupancy01_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_occupancy0_carry__0_n_3\ : STD_LOGIC;
  signal rd_occupancy0_carry_n_0 : STD_LOGIC;
  signal rd_occupancy0_carry_n_1 : STD_LOGIC;
  signal rd_occupancy0_carry_n_2 : STD_LOGIC;
  signal rd_occupancy0_carry_n_3 : STD_LOGIC;
  signal \reclock_rd_addrgray[0].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\ : STD_LOGIC;
  signal \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\ : STD_LOGIC;
  signal \reclock_wr_addrgray[0].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\ : STD_LOGIC;
  signal \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\ : STD_LOGIC;
  signal remove_idle : STD_LOGIC;
  signal remove_idle_i_1_n_0 : STD_LOGIC;
  signal remove_idle_i_2_n_0 : STD_LOGIC;
  signal remove_idle_i_3_n_0 : STD_LOGIC;
  signal remove_idle_i_4_n_0 : STD_LOGIC;
  signal remove_idle_i_5_n_0 : STD_LOGIC;
  signal remove_idle_reg1 : STD_LOGIC;
  signal remove_idle_reg2 : STD_LOGIC;
  signal reset_modified : STD_LOGIC;
  signal reset_modified_i_1_n_0 : STD_LOGIC;
  signal rxbuferr0 : STD_LOGIC;
  signal rxbuferr_i_1_n_0 : STD_LOGIC;
  signal \^rxbufstatus\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rxchariscomma_usr_i_1_n_0 : STD_LOGIC;
  signal rxcharisk_usr_i_1_n_0 : STD_LOGIC;
  signal \^rxclkcorcnt\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxclkcorcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxclkcorcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[7]_i_1_n_0\ : STD_LOGIC;
  signal rxdisperr_usr_i_1_n_0 : STD_LOGIC;
  signal rxnotintable_usr_i_1_n_0 : STD_LOGIC;
  signal wr_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[4]\ : STD_LOGIC;
  signal wr_addr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_addr_plus1[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_addr_plus2_reg_n_0_[5]\ : STD_LOGIC;
  signal wr_data : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal wr_data_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal wr_enable : STD_LOGIC;
  signal wr_enable_i_1_n_0 : STD_LOGIC;
  signal wr_enable_i_2_n_0 : STD_LOGIC;
  signal wr_enable_i_3_n_0 : STD_LOGIC;
  signal wr_enable_i_4_n_0 : STD_LOGIC;
  signal wr_enable_i_5_n_0 : STD_LOGIC;
  signal wr_enable_i_6_n_0 : STD_LOGIC;
  signal wr_enable_i_7_n_0 : STD_LOGIC;
  signal wr_enable_i_8_n_0 : STD_LOGIC;
  signal wr_enable_i_9_n_0 : STD_LOGIC;
  signal wr_occupancy : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_occupancy00_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_occupancy0_carry__0_n_3\ : STD_LOGIC;
  signal wr_occupancy0_carry_n_0 : STD_LOGIC;
  signal wr_occupancy0_carry_n_1 : STD_LOGIC;
  signal wr_occupancy0_carry_n_2 : STD_LOGIC;
  signal wr_occupancy0_carry_n_3 : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_12_14_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_15_17_DOA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_24_26_DOA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_27_29_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_8_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal \NLW_rd_occupancy0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rd_occupancy0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wr_occupancy0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wr_occupancy0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of d16p2_wr_reg_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of d21p5_wr_reg_i_1 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of d2p2_wr_reg_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \initialize_counter[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \initialize_counter[2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \initialize_counter[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \initialize_counter[4]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of k28p5_wr_reg_i_1 : label is "soft_lutpair116";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_2 : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_2 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_12_14 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_14 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_15_17 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_17 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_17 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_18_20 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_18_20 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_18_20 : label is 63;
  attribute ram_offset of ram_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of ram_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_21_23 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_21_23 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_21_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_21_23 : label is 63;
  attribute ram_offset of ram_reg_0_63_21_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_21_23 : label is 21;
  attribute ram_slice_end of ram_reg_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_24_26 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_24_26 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_24_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_24_26 : label is 63;
  attribute ram_offset of ram_reg_0_63_24_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_24_26 : label is 24;
  attribute ram_slice_end of ram_reg_0_63_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_27_29 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_27_29 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_27_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_27_29 : label is 63;
  attribute ram_offset of ram_reg_0_63_27_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_27_29 : label is 27;
  attribute ram_slice_end of ram_reg_0_63_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_3_5 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_5 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_6_8 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_8 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_9_11 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_11 : label is "transceiver_inst/rx_elastic_buffer_inst/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_11 : label is 11;
  attribute SOFT_HLUTNM of \rd_addr_gray[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rd_addr_gray[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rd_addr_gray[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rd_addr_gray[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rd_addr_gray[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rd_addr_plus2[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rd_addr_plus2[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rd_addr_plus2[4]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of rd_enable_i_10 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of rd_enable_i_11 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of rd_enable_i_12 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of rd_enable_i_7 : label is "soft_lutpair111";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of rd_occupancy0_carry : label is 35;
  attribute ADDER_THRESHOLD of \rd_occupancy0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of remove_idle_i_4 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of remove_idle_i_5 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of rxchariscomma_usr_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of rxcharisk_usr_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rxdata_usr[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rxdata_usr[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rxdata_usr[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rxdata_usr[3]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rxdata_usr[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rxdata_usr[5]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rxdata_usr[6]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rxdata_usr[7]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of rxdisperr_usr_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of rxnotintable_usr_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \wr_addr[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \wr_addr_gray[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \wr_addr_gray[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \wr_addr_gray[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \wr_addr_plus1[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \wr_addr_plus2[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \wr_addr_plus2[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \wr_addr_plus2[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \wr_addr_plus2[4]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \wr_addr_plus2[5]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of wr_enable_i_6 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of wr_enable_i_7 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of wr_enable_i_8 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of wr_enable_i_9 : label is "soft_lutpair118";
  attribute ADDER_THRESHOLD of wr_occupancy0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wr_occupancy0_carry__0\ : label is 35;
begin
  initialize_ram_complete <= \^initialize_ram_complete\;
  initialize_ram_complete_pulse <= \^initialize_ram_complete_pulse\;
  rxbufstatus(0) <= \^rxbufstatus\(0);
  rxclkcorcnt(1 downto 0) <= \^rxclkcorcnt\(1 downto 0);
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_3_in21_in,
      I1 => p_1_in15_in,
      I2 => p_14_in,
      I3 => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\,
      I4 => p_2_in18_in,
      O => p_25_in
    );
d16p2_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => d16p2_wr_reg_i_2_n_0,
      I1 => wr_data(0),
      I2 => wr_data(1),
      I3 => wr_data(2),
      O => p_17_in
    );
d16p2_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => wr_data(4),
      I1 => wr_data(3),
      I2 => wr_data(6),
      I3 => wr_data(5),
      I4 => wr_data(11),
      I5 => wr_data(7),
      O => d16p2_wr_reg_i_2_n_0
    );
d16p2_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_17_in,
      Q => d16p2_wr_reg,
      R => reset_out
    );
d21p5_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => d21p5_wr_reg,
      Q => d21p5_wr_reg2,
      R => reset_out
    );
d21p5_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => d21p5_wr_reg_i_2_n_0,
      I1 => wr_data(0),
      I2 => wr_data(2),
      I3 => wr_data(1),
      O => p_13_in
    );
d21p5_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => wr_data(4),
      I1 => wr_data(3),
      I2 => wr_data(5),
      I3 => wr_data(6),
      I4 => wr_data(11),
      I5 => wr_data(7),
      O => d21p5_wr_reg_i_2_n_0
    );
d21p5_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_13_in,
      Q => d21p5_wr_reg,
      R => reset_out
    );
d2p2_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => d2p2_wr_reg,
      Q => d2p2_wr_reg2,
      R => reset_out
    );
d2p2_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => d2p2_wr_reg_i_2_n_0,
      I1 => wr_data(0),
      I2 => wr_data(1),
      I3 => wr_data(2),
      O => p_10_in
    );
d2p2_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => wr_data(3),
      I1 => wr_data(4),
      I2 => wr_data(6),
      I3 => wr_data(5),
      I4 => wr_data(11),
      I5 => wr_data(7),
      O => d2p2_wr_reg_i_2_n_0
    );
d2p2_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_10_in,
      Q => d2p2_wr_reg,
      R => reset_out
    );
even_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => even,
      O => even_i_1_n_0
    );
even_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => '1',
      D => even_i_1_n_0,
      Q => even,
      S => reset_modified
    );
\initialize_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => initialize_counter_reg(0),
      O => \plusOp__2\(0)
    );
\initialize_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => initialize_counter_reg(0),
      I1 => initialize_counter_reg(1),
      O => \plusOp__2\(1)
    );
\initialize_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => initialize_counter_reg(0),
      I1 => initialize_counter_reg(1),
      I2 => initialize_counter_reg(2),
      O => \plusOp__2\(2)
    );
\initialize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => initialize_counter_reg(1),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(2),
      I3 => initialize_counter_reg(3),
      O => \plusOp__2\(3)
    );
\initialize_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => initialize_ram,
      I1 => initialize_counter_reg(1),
      I2 => initialize_counter_reg(0),
      I3 => initialize_counter_reg(4),
      I4 => initialize_counter_reg(3),
      I5 => initialize_counter_reg(2),
      O => initialize_counter0
    );
\initialize_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => initialize_counter_reg(2),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(1),
      I3 => initialize_counter_reg(3),
      I4 => initialize_counter_reg(4),
      O => \plusOp__2\(4)
    );
\initialize_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__2\(0),
      Q => initialize_counter_reg(0),
      R => SR(0)
    );
\initialize_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__2\(1),
      Q => initialize_counter_reg(1),
      R => SR(0)
    );
\initialize_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__2\(2),
      Q => initialize_counter_reg(2),
      R => SR(0)
    );
\initialize_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__2\(3),
      Q => initialize_counter_reg(3),
      R => SR(0)
    );
\initialize_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__2\(4),
      Q => initialize_counter_reg(4),
      R => SR(0)
    );
initialize_ram_complete_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => initialize_counter_reg(1),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(4),
      I3 => initialize_counter_reg(3),
      I4 => initialize_counter_reg(2),
      I5 => \^initialize_ram_complete\,
      O => initialize_ram_complete_i_2_n_0
    );
initialize_ram_complete_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => \initialize_ram_complete_reg__0\,
      O => initialize_ram_complete_pulse0
    );
initialize_ram_complete_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_complete_pulse0,
      Q => \^initialize_ram_complete_pulse\,
      R => SR(0)
    );
initialize_ram_complete_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_complete_i_2_n_0,
      Q => \^initialize_ram_complete\,
      R => SR(0)
    );
initialize_ram_complete_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \^initialize_ram_complete\,
      Q => \initialize_ram_complete_reg__0\,
      R => SR(0)
    );
initialize_ram_complete_sync_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => initialize_ram_complete_sync,
      Q => initialize_ram_complete_sync_reg1,
      R => '0'
    );
initialize_ram_complete_sync_ris_edg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => initialize_ram_complete_sync_ris_edg0,
      Q => initialize_ram_complete_sync_ris_edg,
      R => '0'
    );
initialize_ram_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => initialize_ram,
      O => initialize_ram_i_1_n_0
    );
initialize_ram_reg: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_i_1_n_0,
      Q => initialize_ram,
      S => SR(0)
    );
insert_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400400040004000"
    )
        port map (
      I0 => reset_modified,
      I1 => even,
      I2 => rd_enable_i_2_n_0,
      I3 => p_4_in,
      I4 => rd_enable_i_4_n_0,
      I5 => rd_enable_i_5_n_0,
      O => insert_idle_i_1_n_0
    );
insert_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => insert_idle_i_1_n_0,
      Q => insert_idle,
      R => '0'
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => insert_idle,
      Q => \insert_idle_reg__0\,
      R => reset_modified
    );
k28p5_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => k28p5_wr_reg,
      Q => k28p5_wr_reg2,
      R => reset_out
    );
k28p5_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => k28p5_wr_reg_i_2_n_0,
      I1 => wr_data(16),
      I2 => wr_data(18),
      I3 => wr_data(17),
      O => p_18_in
    );
k28p5_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => wr_data(19),
      I1 => wr_data(20),
      I2 => wr_data(21),
      I3 => wr_data(22),
      I4 => wr_data(27),
      I5 => wr_data(23),
      O => k28p5_wr_reg_i_2_n_0
    );
k28p5_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_18_in,
      Q => k28p5_wr_reg,
      R => reset_out
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(0),
      DIB => wr_data_reg(1),
      DIC => wr_data_reg(2),
      DID => '0',
      DOA => dpo(0),
      DOB => dpo(1),
      DOC => dpo(2),
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(12),
      DIB => wr_data_reg(13),
      DIC => '0',
      DID => '0',
      DOA => dpo(12),
      DOB => dpo(13),
      DOC => NLW_ram_reg_0_63_12_14_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => '0',
      DIB => wr_data_reg(16),
      DIC => wr_data_reg(17),
      DID => '0',
      DOA => NLW_ram_reg_0_63_15_17_DOA_UNCONNECTED,
      DOB => dpo(16),
      DOC => dpo(17),
      DOD => NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(18),
      DIB => wr_data_reg(19),
      DIC => wr_data_reg(20),
      DID => '0',
      DOA => dpo(18),
      DOB => dpo(19),
      DOC => dpo(20),
      DOD => NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(21),
      DIB => wr_data_reg(22),
      DIC => wr_data_reg(23),
      DID => '0',
      DOA => dpo(21),
      DOB => dpo(22),
      DOC => dpo(23),
      DOD => NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => '0',
      DIB => wr_data_reg(25),
      DIC => wr_data_reg(26),
      DID => '0',
      DOA => NLW_ram_reg_0_63_24_26_DOA_UNCONNECTED,
      DOB => dpo(25),
      DOC => dpo(26),
      DOD => NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(27),
      DIB => wr_data_reg(28),
      DIC => '0',
      DID => '0',
      DOA => dpo(27),
      DOB => dpo(28),
      DOC => NLW_ram_reg_0_63_27_29_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(3),
      DIB => wr_data_reg(4),
      DIC => wr_data_reg(5),
      DID => '0',
      DOA => dpo(3),
      DOB => dpo(4),
      DOC => dpo(5),
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(6),
      DIB => wr_data_reg(7),
      DIC => '0',
      DID => '0',
      DOA => dpo(6),
      DOB => dpo(7),
      DOC => NLW_ram_reg_0_63_6_8_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(9),
      DIB => wr_data_reg(10),
      DIC => wr_data_reg(11),
      DID => '0',
      DOA => dpo(9),
      DOB => dpo(10),
      DOC => dpo(11),
      DOD => NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
\rd_addr_gray[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in,
      O => \rd_addr_gray[0]_i_1_n_0\
    );
\rd_addr_gray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => p_2_in,
      O => \rd_addr_gray[1]_i_1_n_0\
    );
\rd_addr_gray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in,
      I1 => p_3_in,
      O => \rd_addr_gray[2]_i_1_n_0\
    );
\rd_addr_gray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in_0,
      O => \rd_addr_gray[3]_i_1_n_0\
    );
\rd_addr_gray[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in_0,
      I1 => \rd_addr_plus2_reg_n_0_[5]\,
      O => \rd_addr_gray[4]_i_1_n_0\
    );
\rd_addr_gray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rd_addr_gray[0]_i_1_n_0\,
      Q => rd_addr_gray(0),
      R => reset_modified
    );
\rd_addr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rd_addr_gray[1]_i_1_n_0\,
      Q => rd_addr_gray(1),
      R => reset_modified
    );
\rd_addr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rd_addr_gray[2]_i_1_n_0\,
      Q => rd_addr_gray(2),
      R => reset_modified
    );
\rd_addr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rd_addr_gray[3]_i_1_n_0\,
      Q => rd_addr_gray(3),
      R => reset_modified
    );
\rd_addr_gray_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rd_addr_gray[4]_i_1_n_0\,
      Q => rd_addr_gray(4),
      R => reset_modified
    );
\rd_addr_gray_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rd_addr_plus2_reg_n_0_[5]\,
      Q => rd_addr_gray(5),
      R => reset_modified
    );
\rd_addr_plus1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_plus2_reg_n_0_[0]\,
      Q => rd_addr_plus1(0),
      S => reset_modified
    );
\rd_addr_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_1_in,
      Q => rd_addr_plus1(1),
      R => reset_modified
    );
\rd_addr_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_2_in,
      Q => rd_addr_plus1(2),
      R => reset_modified
    );
\rd_addr_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_3_in,
      Q => rd_addr_plus1(3),
      R => reset_modified
    );
\rd_addr_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_4_in_0,
      Q => rd_addr_plus1(4),
      R => reset_modified
    );
\rd_addr_plus1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_plus2_reg_n_0_[5]\,
      Q => rd_addr_plus1(5),
      R => reset_modified
    );
\rd_addr_plus2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      O => \plusOp__1\(0)
    );
\rd_addr_plus2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => p_2_in,
      O => \plusOp__1\(2)
    );
\rd_addr_plus2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in,
      I1 => \rd_addr_plus2_reg_n_0_[0]\,
      I2 => p_2_in,
      I3 => p_3_in,
      O => \plusOp__1\(3)
    );
\rd_addr_plus2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_2_in,
      I1 => \rd_addr_plus2_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => p_3_in,
      I4 => p_4_in_0,
      O => \plusOp__1\(4)
    );
\rd_addr_plus2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_4_in_0,
      I1 => p_3_in,
      I2 => p_1_in,
      I3 => \rd_addr_plus2_reg_n_0_[0]\,
      I4 => p_2_in,
      I5 => \rd_addr_plus2_reg_n_0_[5]\,
      O => \plusOp__1\(5)
    );
\rd_addr_plus2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \plusOp__1\(0),
      Q => \rd_addr_plus2_reg_n_0_[0]\,
      R => reset_modified
    );
\rd_addr_plus2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_gray[0]_i_1_n_0\,
      Q => p_1_in,
      S => reset_modified
    );
\rd_addr_plus2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \plusOp__1\(2),
      Q => p_2_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \plusOp__1\(3),
      Q => p_3_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \plusOp__1\(4),
      Q => p_4_in_0,
      R => reset_modified
    );
\rd_addr_plus2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \plusOp__1\(5),
      Q => \rd_addr_plus2_reg_n_0_[5]\,
      R => reset_modified
    );
\rd_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(0),
      Q => rd_addr(0),
      R => reset_modified
    );
\rd_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(1),
      Q => rd_addr(1),
      R => reset_modified
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(2),
      Q => rd_addr(2),
      R => reset_modified
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(3),
      Q => rd_addr(3),
      R => reset_modified
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(4),
      Q => rd_addr(4),
      R => reset_modified
    );
\rd_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(5),
      Q => rd_addr(5),
      R => reset_modified
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(0),
      Q => rd_data(0),
      R => reset_modified
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(10),
      Q => rd_data(10),
      R => reset_modified
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(11),
      Q => rd_data(11),
      R => reset_modified
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(12),
      Q => rd_data(12),
      R => reset_modified
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(13),
      Q => rd_data(13),
      R => reset_modified
    );
\rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(16),
      Q => rd_data(16),
      R => reset_modified
    );
\rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(17),
      Q => rd_data(17),
      R => reset_modified
    );
\rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(18),
      Q => rd_data(18),
      R => reset_modified
    );
\rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(19),
      Q => rd_data(19),
      R => reset_modified
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(1),
      Q => rd_data(1),
      R => reset_modified
    );
\rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(20),
      Q => rd_data(20),
      R => reset_modified
    );
\rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(21),
      Q => rd_data(21),
      R => reset_modified
    );
\rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(22),
      Q => rd_data(22),
      R => reset_modified
    );
\rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(23),
      Q => rd_data(23),
      R => reset_modified
    );
\rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(25),
      Q => rd_data(25),
      R => reset_modified
    );
\rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(26),
      Q => rd_data(26),
      R => reset_modified
    );
\rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(27),
      Q => rd_data(27),
      R => reset_modified
    );
\rd_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(28),
      Q => \rd_data_reg_n_0_[28]\,
      R => reset_modified
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(2),
      Q => rd_data(2),
      R => reset_modified
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(3),
      Q => rd_data(3),
      R => reset_modified
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(4),
      Q => rd_data(4),
      R => reset_modified
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(5),
      Q => rd_data(5),
      R => reset_modified
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(6),
      Q => rd_data(6),
      R => reset_modified
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(7),
      Q => rd_data(7),
      R => reset_modified
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(9),
      Q => rd_data(9),
      R => reset_modified
    );
\rd_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(0),
      Q => rd_data_reg(0),
      R => reset_modified
    );
\rd_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(10),
      Q => rd_data_reg(10),
      R => reset_modified
    );
\rd_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(11),
      Q => rd_data_reg(11),
      R => reset_modified
    );
\rd_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(12),
      Q => rd_data_reg(12),
      R => reset_modified
    );
\rd_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(13),
      Q => rd_data_reg(13),
      R => reset_modified
    );
\rd_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(16),
      Q => rd_data_reg(16),
      R => reset_modified
    );
\rd_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(17),
      Q => rd_data_reg(17),
      R => reset_modified
    );
\rd_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(18),
      Q => rd_data_reg(18),
      R => reset_modified
    );
\rd_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(19),
      Q => rd_data_reg(19),
      R => reset_modified
    );
\rd_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(1),
      Q => rd_data_reg(1),
      R => reset_modified
    );
\rd_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(20),
      Q => rd_data_reg(20),
      R => reset_modified
    );
\rd_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(21),
      Q => rd_data_reg(21),
      R => reset_modified
    );
\rd_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(22),
      Q => rd_data_reg(22),
      R => reset_modified
    );
\rd_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(23),
      Q => rd_data_reg(23),
      R => reset_modified
    );
\rd_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(25),
      Q => rd_data_reg(25),
      R => reset_modified
    );
\rd_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(26),
      Q => rd_data_reg(26),
      R => reset_modified
    );
\rd_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(27),
      Q => rd_data_reg(27),
      R => reset_modified
    );
\rd_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_data_reg_n_0_[28]\,
      Q => rd_data_reg(28),
      R => reset_modified
    );
\rd_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(2),
      Q => rd_data_reg(2),
      R => reset_modified
    );
\rd_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(3),
      Q => rd_data_reg(3),
      R => reset_modified
    );
\rd_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(4),
      Q => rd_data_reg(4),
      R => reset_modified
    );
\rd_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(5),
      Q => rd_data_reg(5),
      R => reset_modified
    );
\rd_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(6),
      Q => rd_data_reg(6),
      R => reset_modified
    );
\rd_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(7),
      Q => rd_data_reg(7),
      R => reset_modified
    );
\rd_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(9),
      Q => rd_data_reg(9),
      R => reset_modified
    );
rd_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044044404440444"
    )
        port map (
      I0 => reset_modified,
      I1 => even,
      I2 => rd_enable_i_2_n_0,
      I3 => p_4_in,
      I4 => rd_enable_i_4_n_0,
      I5 => rd_enable_i_5_n_0,
      O => rd_enable_i_1_n_0
    );
rd_enable_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_occupancy(2),
      I1 => rd_occupancy(3),
      O => rd_enable_i_10_n_0
    );
rd_enable_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => rd_data(6),
      I1 => rd_data(7),
      I2 => rd_data(5),
      I3 => rd_data(4),
      O => rd_enable_i_11_n_0
    );
rd_enable_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rd_data(7),
      I1 => rd_data(6),
      I2 => rd_data(5),
      I3 => rd_data(4),
      O => rd_enable_i_12_n_0
    );
rd_enable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => rd_data(1),
      I1 => rd_data(0),
      I2 => rd_data(3),
      I3 => rd_data(2),
      I4 => rd_enable_i_6_n_0,
      I5 => rd_enable_i_7_n_0,
      O => rd_enable_i_2_n_0
    );
rd_enable_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => rd_enable_i_8_n_0,
      I1 => rd_data(16),
      I2 => rd_data(18),
      I3 => rd_data(17),
      O => p_4_in
    );
rd_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => rd_occupancy(4),
      I1 => rd_occupancy(5),
      I2 => rd_data(3),
      I3 => rd_data(11),
      I4 => rd_enable_i_9_n_0,
      I5 => rd_enable_i_10_n_0,
      O => rd_enable_i_4_n_0
    );
rd_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08300800"
    )
        port map (
      I0 => rd_enable_i_11_n_0,
      I1 => rd_data(2),
      I2 => rd_data(1),
      I3 => rd_data(0),
      I4 => rd_enable_i_12_n_0,
      O => rd_enable_i_5_n_0
    );
rd_enable_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => rd_data(4),
      I1 => rd_data(5),
      I2 => rd_data(6),
      I3 => rd_data(7),
      I4 => rd_occupancy(5),
      I5 => rd_data(11),
      O => rd_enable_i_6_n_0
    );
rd_enable_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rd_occupancy(2),
      I1 => rd_occupancy(3),
      I2 => rd_occupancy(0),
      I3 => rd_occupancy(1),
      I4 => rd_occupancy(4),
      O => rd_enable_i_7_n_0
    );
rd_enable_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => rd_data(19),
      I1 => rd_data(20),
      I2 => rd_data(21),
      I3 => rd_data(22),
      I4 => rd_data(27),
      I5 => rd_data(23),
      O => rd_enable_i_8_n_0
    );
rd_enable_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_occupancy(0),
      I1 => rd_occupancy(1),
      O => rd_enable_i_9_n_0
    );
rd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_enable_i_1_n_0,
      Q => rd_enable,
      R => '0'
    );
rd_occupancy0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rd_occupancy0_carry_n_0,
      CO(2) => rd_occupancy0_carry_n_1,
      CO(1) => rd_occupancy0_carry_n_2,
      CO(0) => rd_occupancy0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => gray_to_bin(3 downto 0),
      O(3 downto 0) => rd_occupancy01_out(3 downto 0),
      S(3) => \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\,
      S(2) => \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\,
      S(1) => \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\
    );
\rd_occupancy0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rd_occupancy0_carry_n_0,
      CO(3 downto 1) => \NLW_rd_occupancy0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rd_occupancy0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => gray_to_bin(4),
      O(3 downto 2) => \NLW_rd_occupancy0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => rd_occupancy01_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\
    );
\rd_occupancy0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      I1 => data_out,
      O => gray_to_bin(4)
    );
rd_occupancy0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in30_in,
      I1 => data_out,
      I2 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      O => gray_to_bin(3)
    );
rd_occupancy0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_2_in33_in,
      I1 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      I2 => data_out,
      I3 => p_1_in30_in,
      O => gray_to_bin(2)
    );
rd_occupancy0_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_3_in36_in,
      I1 => p_1_in30_in,
      I2 => data_out,
      I3 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      I4 => p_2_in33_in,
      O => gray_to_bin(1)
    );
rd_occupancy0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \reclock_wr_addrgray[0].sync_wr_addrgray_n_0\,
      I1 => p_2_in33_in,
      I2 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      I3 => data_out,
      I4 => p_1_in30_in,
      I5 => p_3_in36_in,
      O => gray_to_bin(0)
    );
\rd_occupancy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(0),
      Q => rd_occupancy(0),
      R => reset_modified
    );
\rd_occupancy_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(1),
      Q => rd_occupancy(1),
      R => reset_modified
    );
\rd_occupancy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(2),
      Q => rd_occupancy(2),
      R => reset_modified
    );
\rd_occupancy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(3),
      Q => rd_occupancy(3),
      R => reset_modified
    );
\rd_occupancy_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(4),
      Q => rd_occupancy(4),
      R => reset_modified
    );
\rd_occupancy_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(5),
      Q => rd_occupancy(5),
      S => reset_modified
    );
\reclock_rd_addrgray[0].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block
     port map (
      Q(0) => rd_addr_gray(0),
      data_out => \reclock_rd_addrgray[0].sync_rd_addrgray_n_0\,
      rxuserclk2 => rxuserclk2
    );
\reclock_rd_addrgray[1].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_5
     port map (
      Q(0) => wr_addr(0),
      S(0) => \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\,
      data_out => \reclock_rd_addrgray[0].sync_rd_addrgray_n_0\,
      data_sync_reg1_0(0) => rd_addr_gray(1),
      data_sync_reg6_0 => p_3_in21_in,
      p_25_in => p_25_in,
      rxuserclk2 => rxuserclk2
    );
\reclock_rd_addrgray[2].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_6
     port map (
      Q(0) => wr_addr(1),
      S(0) => \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\,
      data_out => p_2_in18_in,
      data_sync_reg1_0(0) => rd_addr_gray(2),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\,
      \wr_occupancy_reg[3]_0\ => p_14_in,
      \wr_occupancy_reg[3]_1\ => p_1_in15_in,
      \wr_occupancy_reg[3]_2\ => p_3_in21_in
    );
\reclock_rd_addrgray[3].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_7
     port map (
      Q(0) => wr_addr(2),
      S(0) => \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\,
      data_out => p_1_in15_in,
      data_sync_reg1_0(0) => rd_addr_gray(3),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => p_14_in,
      \wr_occupancy_reg[3]_0\ => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\,
      \wr_occupancy_reg[3]_1\ => p_2_in18_in
    );
\reclock_rd_addrgray[4].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_8
     port map (
      Q(0) => wr_addr(3),
      S(0) => \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\,
      data_out => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\,
      data_sync_reg1_0(0) => rd_addr_gray(4),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => p_14_in,
      \wr_occupancy_reg[3]_0\ => p_1_in15_in
    );
\reclock_rd_addrgray[5].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_9
     port map (
      ADDRD(1 downto 0) => wr_addr(5 downto 4),
      Q(0) => rd_addr_gray(5),
      S(1) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\,
      data_out => p_14_in,
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[5]\ => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\
    );
\reclock_wr_addrgray[0].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_10
     port map (
      Q(0) => \wr_addr_gray_reg_n_0_[0]\,
      data_out => \reclock_wr_addrgray[0].sync_wr_addrgray_n_0\,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[1].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_11
     port map (
      DI(0) => gray_to_bin(1),
      Q(0) => rd_addr(0),
      S(0) => \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\,
      data_out => \reclock_wr_addrgray[0].sync_wr_addrgray_n_0\,
      data_sync_reg1_0(0) => \wr_addr_gray_reg_n_0_[1]\,
      data_sync_reg6_0 => p_3_in36_in,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[2].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_12
     port map (
      Q(0) => rd_addr(1),
      S(0) => \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\,
      data_out => p_2_in33_in,
      data_sync_reg1_0(0) => \wr_addr_gray_reg_n_0_[2]\,
      \rd_occupancy_reg[3]\ => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      \rd_occupancy_reg[3]_0\ => data_out,
      \rd_occupancy_reg[3]_1\ => p_1_in30_in,
      \rd_occupancy_reg[3]_2\ => p_3_in36_in,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[3].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_13
     port map (
      Q(0) => rd_addr(2),
      S(0) => \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\,
      data_out => p_1_in30_in,
      data_sync_reg1_0(0) => \wr_addr_gray_reg_n_0_[3]\,
      \rd_occupancy_reg[3]\ => data_out,
      \rd_occupancy_reg[3]_0\ => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      \rd_occupancy_reg[3]_1\ => p_2_in33_in,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[4].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_14
     port map (
      Q(0) => rd_addr(3),
      S(0) => \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\,
      data_out => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      data_sync_reg1_0(0) => \wr_addr_gray_reg_n_0_[4]\,
      \rd_occupancy_reg[3]\ => data_out,
      \rd_occupancy_reg[3]_0\ => p_1_in30_in,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[5].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_15
     port map (
      Q(1 downto 0) => rd_addr(5 downto 4),
      S(1) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\,
      data_out => data_out,
      data_sync_reg1_0(0) => data_in,
      \rd_occupancy_reg[5]\ => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      userclk2 => userclk2
    );
remove_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFFABAA0000"
    )
        port map (
      I0 => remove_idle_i_2_n_0,
      I1 => wr_enable_i_4_n_0,
      I2 => remove_idle_i_3_n_0,
      I3 => wr_enable_i_2_n_0,
      I4 => \^initialize_ram_complete\,
      I5 => remove_idle,
      O => remove_idle_i_1_n_0
    );
remove_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => d16p2_wr_reg_i_2_n_0,
      I1 => remove_idle_i_4_n_0,
      I2 => wr_enable_i_9_n_0,
      I3 => wr_enable_i_8_n_0,
      I4 => remove_idle_i_5_n_0,
      I5 => k28p5_wr_reg_i_2_n_0,
      O => remove_idle_i_2_n_0
    );
remove_idle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1FFFFFFFFFF"
    )
        port map (
      I0 => d2p2_wr_reg2,
      I1 => d21p5_wr_reg2,
      I2 => wr_data(17),
      I3 => wr_data(18),
      I4 => wr_data(16),
      I5 => k28p5_wr_reg_i_2_n_0,
      O => remove_idle_i_3_n_0
    );
remove_idle_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => wr_data(2),
      I1 => wr_data(1),
      I2 => wr_data(0),
      O => remove_idle_i_4_n_0
    );
remove_idle_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wr_data(17),
      I1 => wr_data(18),
      I2 => wr_data(16),
      O => remove_idle_i_5_n_0
    );
remove_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle_i_1_n_0,
      Q => remove_idle,
      R => reset_out
    );
remove_idle_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle,
      Q => remove_idle_reg1,
      R => reset_out
    );
remove_idle_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle_reg1,
      Q => remove_idle_reg2,
      R => reset_out
    );
reset_modified_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => mgt_rx_reset,
      I1 => initialize_ram_complete_sync_ris_edg,
      I2 => reset_modified,
      O => reset_modified_i_1_n_0
    );
reset_modified_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_modified_i_1_n_0,
      Q => reset_modified,
      R => '0'
    );
rxbuferr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rxbuferr0,
      I1 => \^rxbufstatus\(0),
      O => rxbuferr_i_1_n_0
    );
rxbuferr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000007"
    )
        port map (
      I0 => rd_occupancy(0),
      I1 => rd_occupancy(1),
      I2 => rd_occupancy(5),
      I3 => rd_occupancy(4),
      I4 => rd_occupancy(3),
      I5 => rd_occupancy(2),
      O => rxbuferr0
    );
rxbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxbuferr_i_1_n_0,
      Q => \^rxbufstatus\(0),
      R => reset_modified
    );
rxchariscomma_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(28),
      I1 => even,
      I2 => rd_data_reg(12),
      O => rxchariscomma_usr_i_1_n_0
    );
rxchariscomma_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxchariscomma_usr_i_1_n_0,
      Q => rxchariscomma(0),
      R => reset_modified
    );
rxcharisk_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(27),
      I1 => even,
      I2 => rd_data_reg(11),
      O => rxcharisk_usr_i_1_n_0
    );
rxcharisk_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxcharisk_usr_i_1_n_0,
      Q => rxcharisk(0),
      R => reset_modified
    );
\rxclkcorcnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \insert_idle_reg__0\,
      I1 => rd_data_reg(13),
      I2 => \^rxclkcorcnt\(0),
      O => \rxclkcorcnt[0]_i_1_n_0\
    );
\rxclkcorcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => reset_modified,
      I1 => \insert_idle_reg__0\,
      I2 => rd_data_reg(13),
      I3 => \^rxclkcorcnt\(0),
      O => \rxclkcorcnt[2]_i_1_n_0\
    );
\rxclkcorcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxclkcorcnt[0]_i_1_n_0\,
      Q => \^rxclkcorcnt\(0),
      R => reset_modified
    );
\rxclkcorcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxclkcorcnt[2]_i_1_n_0\,
      Q => \^rxclkcorcnt\(1),
      R => '0'
    );
\rxdata_usr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(16),
      I1 => even,
      I2 => rd_data_reg(0),
      O => \rxdata_usr[0]_i_1_n_0\
    );
\rxdata_usr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(17),
      I1 => even,
      I2 => rd_data_reg(1),
      O => \rxdata_usr[1]_i_1_n_0\
    );
\rxdata_usr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(18),
      I1 => even,
      I2 => rd_data_reg(2),
      O => \rxdata_usr[2]_i_1_n_0\
    );
\rxdata_usr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(19),
      I1 => even,
      I2 => rd_data_reg(3),
      O => \rxdata_usr[3]_i_1_n_0\
    );
\rxdata_usr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(20),
      I1 => even,
      I2 => rd_data_reg(4),
      O => \rxdata_usr[4]_i_1_n_0\
    );
\rxdata_usr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(21),
      I1 => even,
      I2 => rd_data_reg(5),
      O => \rxdata_usr[5]_i_1_n_0\
    );
\rxdata_usr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(22),
      I1 => even,
      I2 => rd_data_reg(6),
      O => \rxdata_usr[6]_i_1_n_0\
    );
\rxdata_usr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(23),
      I1 => even,
      I2 => rd_data_reg(7),
      O => \rxdata_usr[7]_i_1_n_0\
    );
\rxdata_usr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[0]_i_1_n_0\,
      Q => Q(0),
      R => reset_modified
    );
\rxdata_usr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[1]_i_1_n_0\,
      Q => Q(1),
      R => reset_modified
    );
\rxdata_usr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[2]_i_1_n_0\,
      Q => Q(2),
      R => reset_modified
    );
\rxdata_usr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[3]_i_1_n_0\,
      Q => Q(3),
      R => reset_modified
    );
\rxdata_usr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[4]_i_1_n_0\,
      Q => Q(4),
      R => reset_modified
    );
\rxdata_usr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[5]_i_1_n_0\,
      Q => Q(5),
      R => reset_modified
    );
\rxdata_usr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[6]_i_1_n_0\,
      Q => Q(6),
      R => reset_modified
    );
\rxdata_usr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[7]_i_1_n_0\,
      Q => Q(7),
      R => reset_modified
    );
rxdisperr_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(26),
      I1 => even,
      I2 => rd_data_reg(10),
      O => rxdisperr_usr_i_1_n_0
    );
rxdisperr_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxdisperr_usr_i_1_n_0,
      Q => rxdisperr(0),
      R => reset_modified
    );
rxnotintable_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(25),
      I1 => even,
      I2 => rd_data_reg(9),
      O => rxnotintable_usr_i_1_n_0
    );
rxnotintable_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxnotintable_usr_i_1_n_0,
      Q => rxnotintable(0),
      R => reset_modified
    );
start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      Q => start,
      R => '0'
    );
sync_initialize_ram_comp: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_16
     port map (
      data_in => \^initialize_ram_complete\,
      data_out => initialize_ram_complete_sync,
      initialize_ram_complete_sync_reg1 => initialize_ram_complete_sync_reg1,
      initialize_ram_complete_sync_ris_edg0 => initialize_ram_complete_sync_ris_edg0,
      userclk2 => userclk2
    );
\wr_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => wr_addr_plus1(5),
      I1 => wr_enable,
      I2 => \^initialize_ram_complete_pulse\,
      I3 => wr_addr(5),
      O => \wr_addr[5]_i_1_n_0\
    );
\wr_addr_gray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in,
      I1 => p_2_in6_in,
      O => bin_to_gray(1)
    );
\wr_addr_gray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in6_in,
      I1 => p_3_in8_in,
      O => bin_to_gray(2)
    );
\wr_addr_gray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in8_in,
      I1 => p_4_in10_in,
      O => bin_to_gray(3)
    );
\wr_addr_gray[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in10_in,
      I1 => \wr_addr_plus2_reg_n_0_[5]\,
      O => bin_to_gray(4)
    );
\wr_addr_gray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => plusOp(1),
      Q => \wr_addr_gray_reg_n_0_[0]\,
      S => reset_out
    );
\wr_addr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => bin_to_gray(1),
      Q => \wr_addr_gray_reg_n_0_[1]\,
      R => reset_out
    );
\wr_addr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => bin_to_gray(2),
      Q => \wr_addr_gray_reg_n_0_[2]\,
      R => reset_out
    );
\wr_addr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => bin_to_gray(3),
      Q => \wr_addr_gray_reg_n_0_[3]\,
      R => reset_out
    );
\wr_addr_gray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => bin_to_gray(4),
      Q => \wr_addr_gray_reg_n_0_[4]\,
      S => reset_out
    );
\wr_addr_gray_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2_reg_n_0_[5]\,
      Q => data_in,
      S => reset_out
    );
\wr_addr_plus1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[5]\,
      I1 => wr_enable,
      I2 => \^initialize_ram_complete_pulse\,
      I3 => wr_addr_plus1(5),
      O => \wr_addr_plus1[5]_i_1_n_0\
    );
\wr_addr_plus1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2_reg_n_0_[0]\,
      Q => wr_addr_plus1(0),
      S => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_1_in4_in,
      Q => wr_addr_plus1(1),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_2_in6_in,
      Q => wr_addr_plus1(2),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_3_in8_in,
      Q => wr_addr_plus1(3),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_4_in10_in,
      Q => wr_addr_plus1(4),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus1[5]_i_1_n_0\,
      Q => wr_addr_plus1(5),
      R => reset_out
    );
\wr_addr_plus2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      O => plusOp(0)
    );
\wr_addr_plus2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in4_in,
      O => plusOp(1)
    );
\wr_addr_plus2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in4_in,
      I2 => p_2_in6_in,
      O => plusOp(2)
    );
\wr_addr_plus2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in4_in,
      I1 => \wr_addr_plus2_reg_n_0_[0]\,
      I2 => p_2_in6_in,
      I3 => p_3_in8_in,
      O => plusOp(3)
    );
\wr_addr_plus2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_2_in6_in,
      I1 => \wr_addr_plus2_reg_n_0_[0]\,
      I2 => p_1_in4_in,
      I3 => p_3_in8_in,
      I4 => p_4_in10_in,
      O => plusOp(4)
    );
\wr_addr_plus2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF80"
    )
        port map (
      I0 => p_4_in10_in,
      I1 => \wr_addr_plus2[5]_i_2_n_0\,
      I2 => wr_enable,
      I3 => \^initialize_ram_complete_pulse\,
      I4 => \wr_addr_plus2_reg_n_0_[5]\,
      O => \wr_addr_plus2[5]_i_1_n_0\
    );
\wr_addr_plus2[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_3_in8_in,
      I1 => p_1_in4_in,
      I2 => \wr_addr_plus2_reg_n_0_[0]\,
      I3 => p_2_in6_in,
      O => \wr_addr_plus2[5]_i_2_n_0\
    );
\wr_addr_plus2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(0),
      Q => \wr_addr_plus2_reg_n_0_[0]\,
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(1),
      Q => p_1_in4_in,
      S => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(2),
      Q => p_2_in6_in,
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(3),
      Q => p_3_in8_in,
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(4),
      Q => p_4_in10_in,
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_plus2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2[5]_i_1_n_0\,
      Q => \wr_addr_plus2_reg_n_0_[5]\,
      R => reset_out
    );
\wr_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(0),
      Q => wr_addr(0),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(1),
      Q => wr_addr(1),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(2),
      Q => wr_addr(2),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(3),
      Q => wr_addr(3),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(4),
      Q => wr_addr(4),
      R => \wr_addr_plus1_reg[0]_0\(0)
    );
\wr_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr[5]_i_1_n_0\,
      Q => wr_addr(5),
      R => reset_out
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(0),
      Q => wr_data(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(9),
      Q => wr_data(10),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(10),
      Q => wr_data(11),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(11),
      Q => wr_data(12),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(12),
      Q => wr_data(16),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(13),
      Q => wr_data(17),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(14),
      Q => wr_data(18),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(15),
      Q => wr_data(19),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(1),
      Q => wr_data(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(16),
      Q => wr_data(20),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(17),
      Q => wr_data(21),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(18),
      Q => wr_data(22),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(19),
      Q => wr_data(23),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(20),
      Q => wr_data(25),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(21),
      Q => wr_data(26),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(22),
      Q => wr_data(27),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(23),
      Q => wr_data(28),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(2),
      Q => wr_data(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(3),
      Q => wr_data(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(4),
      Q => wr_data(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(5),
      Q => wr_data(5),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(6),
      Q => wr_data(6),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(7),
      Q => wr_data(7),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(8),
      Q => wr_data(9),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(0),
      Q => wr_data_reg(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(10),
      Q => wr_data_reg(10),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(11),
      Q => wr_data_reg(11),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(12),
      Q => wr_data_reg(12),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle,
      Q => wr_data_reg(13),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(16),
      Q => wr_data_reg(16),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(17),
      Q => wr_data_reg(17),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(18),
      Q => wr_data_reg(18),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(19),
      Q => wr_data_reg(19),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(1),
      Q => wr_data_reg(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(20),
      Q => wr_data_reg(20),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(21),
      Q => wr_data_reg(21),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(22),
      Q => wr_data_reg(22),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(23),
      Q => wr_data_reg(23),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(25),
      Q => wr_data_reg(25),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(26),
      Q => wr_data_reg(26),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(27),
      Q => wr_data_reg(27),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(28),
      Q => wr_data_reg(28),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(2),
      Q => wr_data_reg(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(3),
      Q => wr_data_reg(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(4),
      Q => wr_data_reg(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(5),
      Q => wr_data_reg(5),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(6),
      Q => wr_data_reg(6),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(7),
      Q => wr_data_reg(7),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(9),
      Q => wr_data_reg(9),
      R => \wr_data_reg_reg[0]_0\(0)
    );
wr_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FFFDFFFFFFFFF"
    )
        port map (
      I0 => wr_enable_i_2_n_0,
      I1 => wr_enable_i_3_n_0,
      I2 => p_18_in,
      I3 => wr_enable_i_4_n_0,
      I4 => wr_enable_i_5_n_0,
      I5 => \^initialize_ram_complete\,
      O => wr_enable_i_1_n_0
    );
wr_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => wr_occupancy(4),
      I1 => remove_idle_reg2,
      I2 => wr_occupancy(5),
      I3 => remove_idle_reg1,
      I4 => wr_enable_i_6_n_0,
      O => wr_enable_i_2_n_0
    );
wr_enable_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d21p5_wr_reg2,
      I1 => d2p2_wr_reg2,
      O => wr_enable_i_3_n_0
    );
wr_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFABFFFFFFFBFFF"
    )
        port map (
      I0 => wr_enable_i_7_n_0,
      I1 => d21p5_wr_reg_i_2_n_0,
      I2 => wr_data(0),
      I3 => wr_data(2),
      I4 => wr_data(1),
      I5 => d2p2_wr_reg_i_2_n_0,
      O => wr_enable_i_4_n_0
    );
wr_enable_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => wr_enable_i_8_n_0,
      I1 => wr_enable_i_9_n_0,
      I2 => wr_data(2),
      I3 => wr_data(1),
      I4 => wr_data(0),
      I5 => d16p2_wr_reg_i_2_n_0,
      O => wr_enable_i_5_n_0
    );
wr_enable_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wr_occupancy(0),
      I1 => wr_occupancy(3),
      I2 => wr_occupancy(2),
      I3 => wr_occupancy(1),
      O => wr_enable_i_6_n_0
    );
wr_enable_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => remove_idle,
      I1 => k28p5_wr_reg2,
      O => wr_enable_i_7_n_0
    );
wr_enable_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wr_occupancy(2),
      I1 => wr_occupancy(1),
      I2 => wr_occupancy(4),
      I3 => wr_occupancy(3),
      O => wr_enable_i_8_n_0
    );
wr_enable_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => d16p2_wr_reg,
      I1 => wr_occupancy(5),
      I2 => remove_idle,
      I3 => k28p5_wr_reg,
      O => wr_enable_i_9_n_0
    );
wr_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_enable_i_1_n_0,
      Q => wr_enable,
      R => reset_out
    );
wr_occupancy0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => wr_occupancy0_carry_n_0,
      CO(2) => wr_occupancy0_carry_n_1,
      CO(1) => wr_occupancy0_carry_n_2,
      CO(0) => wr_occupancy0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => wr_addr(3 downto 0),
      O(3 downto 0) => wr_occupancy00_out(3 downto 0),
      S(3) => \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\,
      S(2) => \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\,
      S(1) => \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\
    );
\wr_occupancy0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => wr_occupancy0_carry_n_0,
      CO(3 downto 1) => \NLW_wr_occupancy0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \wr_occupancy0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => wr_addr(4),
      O(3 downto 2) => \NLW_wr_occupancy0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => wr_occupancy00_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\
    );
\wr_occupancy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(0),
      Q => wr_occupancy(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(1),
      Q => wr_occupancy(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(2),
      Q => wr_occupancy(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(3),
      Q => wr_occupancy(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(4),
      Q => wr_occupancy(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(5),
      Q => wr_occupancy(5),
      S => \wr_data_reg_reg[0]_0\(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JxZW79a+1dkW0qGTC4J4k6zcwv4nuXc0kO2WXhw7AuUlaKtuzg37aQwJnE9h5pX8k2hGi7Qvprir
3GYS4JRFvvlYqkQ+j/qBsfCSxawKHbwAYO/pNfD7A0jTaAGUks2lgK0Uti0SoAnfVzT1EPzGGBOW
fuMoV6X7zHZT8q0zQto=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G4idh8B6//k+RYHvTO61vdaHOwMo1maG3NmRdu0py5KnF0o3Th1DCF3B1/ANOncjZrNRk9oA4DAe
gEK6ryr2OUOP1iyUCl2DW0CdJ8GnX+gMPwYsUv8q9QV3wSMyuY4ThVBybwX5wuPFp52CMkHvGej+
wSTbFDbU0Z04XqrUpi8vL123VLpDgP4tHOoeV1XbICHPjWvj/p3E36+4mrzMYtRv1A55AEZnS+8m
/aEvBgiyxYoEbZu0ryP0Cgxj0Xutbq74VqZ6XqKC+Lo4sW0NRsLXJ8W4F0PjbAVatYAEtEJMPydw
hT/cRiXN0g+G/3qOyhVxaIXmvMdoZDblx8HPXw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Huw8aOCaW7iSZG69HEWmyvFNJvBUWnAERD26KdkWIfm0nq96TxR/D9hBnKvP/6IUMM/CayB8eo0e
Fu3KgEPF68xVBA1uQ0AjpXkCMnEFZdCZFVxlryfaVTpIM6Ymw+dBtct7wR16Gp7Q5qHvx2juWSlT
RhBtQd2hXAeC6LftkNU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EBIXO6UZav9DhR9H5M3wktjahDa8pbKNrg/NqcieIGKdaFyehlxAzC/KjYw1fBmEXeFe3fycDjCo
EOIMc6EeMZ+PZ/lbSwd2DRrhlLhGF6cgCrsD0xaAyMlr1mxoU47ywng8JTHxqWe84hONRpZubbit
2eplBfzSxchIyWhNLfBCWXo3ZIUqeJx1FDtixt6nZOasZUB2f1ianrefGIRU9XL7beiT8jU5K273
Vk5zkgC3WjouJo+JpIuZEXmwASZLCrtDMl48pOJlz3rXr9RLR83XqnY3Uza8803/0J9C0rntIwvL
aV8Dvx7D2iD8JBIHAc3L1awh5kcMKfNsRmJ3Mg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QzfaCOZgDL2MNVtPzMljg6Fn0vnHabqnfk91lUbUPiQKLBvv/FZeq9K9OngS1fURBK3c2BzHIjw/
UjOPiL6+IbPLHvcZtvAWHNKCIqMswiffPN6MSlxkDtGQJnsdTHkVN1wfNdO0c2HtRtUjPNfRrieB
YM7C8UX1r3S3Znv6i05CQ92US1cACfblCh0ZsF3qQ8xOEGAD+AHzEkz313UxlfRjPHjV1J0E7Eab
hDhURIisY3mdC7SSEFW7auXaPYyT3x/Th89ld484mhEsNNmQlt6lL7W8U4tMMFygM5+Dr9ImAjIW
ZBp0ca3Hl1YI7N604eia6flvpYRVhLg7Dd8Tiw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A2Ibv3+wfHHqZHKdncCkfbKQhoLICK4EMBMqj8jArPqpMG9WGDotMhVpLU+24OVs+YQectLMt4cS
Hdsm9C/BgFHD/D/PZ9K99PPGrvRGU90Um2b568/kYD1wndmmrSuROH3jiyBxXE76wrr3iebbMBmm
Lh8Ge3PsydmeEApngPVx9DXjgmdJvPZH0BO5oDet7zk2bDlYfVWsqo0tdP9Sx5LvE9OCAuWn+ngL
AGylwDmGFPdEeYRadFnbRBuMYyrV4ZMwtdmyffTM5gwaGuz6f6bcu958Gz5KwK+8WOU0vBrxYN20
Hn3OSE3SEMScIunBAGzZVcxkRyQov5pGue8rwg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YyIRqgrCwUyWcybWSLxdexXkajPmvpOwIiGuzJgGbf76zkp1yoR9+Mt7N9I5lJNCJ3+JxGPDnbcq
TSXiUvL5qskkbAZvnzG/hWuOwdz7mwr+UnZa7j/qcFiW4ycflo9KUTqAlW11La8VVAqBeOQOJGbo
pF01ZIJgCVaG2DE5HO+fBdZIUgxrKq+3u6N/hpvaC0s4tEoO8R7G2HnEhrM06SsBUyxJgAgnC//0
Wyp5wpqBz+wYbnX1DPc77dmQoU4AP8Q2qJlcK9AkmWOk68/5EXIJtVuwR1e+P+PmYP/lkTs2S8r5
A5PodZsgZcGxgQjsSxyESD+Rw77STHscmZGthA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
uehk6NpeHGF0sZesAMxNv4IQmI7M0WTZMns7IAv9lmq/W2WiqCIPXnCeyZ959iVqcjGXLUQ6ifru
NVOEwhZrxFj8e9o2Xm3Aje7+u9r7h9FRgI0xCJ0QIT3pSavkcEsPvspA5ONHa873A/okINcW7fFq
HN4jsz3/fLH+p2BcvJcfn+LgL/K+vXvItE8XVKXJmgzuN+7UPlmE/GfTREqv06pkLXtzhxIlU/yy
6L3e2J5Yf8IJ1QwcJZxDNG+PZ7/12mpz1qUumti8mUa1bdimunR6LkfVwbGxdHqGGUF0ucb6c4Z3
OkUu3JL91SOZfpnkc7PVAiakNayaaBkBsAI2WDAZHKCnlBtb8vHU4YtW2GyNDNKN/nHULLZcnM74
aepTAcudXh65TvOZwYU8kVKoxf4LxKRh0MmNuzltwMszIv3531/FvMToczxnUzVG8ofy6HS9ndzd
VnNXZ21pZzAOsxyFiBtM7FpRhza6FvSskOYx4it7mQkcM7zLvBldf7dJ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Y7gRwj9TP5ZoSmGqdgFVI9zaQ/L/yp6LgngCSq8Z2WH2eyR1mWVOasP6sXWadVlG3JIzpd3C7Itw
RKYz7zOI1nu/XYwe6vM/bCXCB1MmHtm9r2lciz3npMtse4U53vmFKjEjZPChNmB93kG70uzNd2Xl
qQB60vAj19Pb8o7zioRZ0Ii6URemEHlPuAqOloQK6Qt4Wz+OdYvgSZy463+D0fpKuP1FZr2bKSQp
ShPVrD7EHf+zULoWpbNPzZyFm/IL7312un4XVVEFSMkWOK6py438j4Fm5mGnqjAPipkJIOB5FKxN
OM6PXAuHwNU7agATb+ELwg5TH3VoXO4SmXft9A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 69888)
`protect data_block
/B0yWZ2IFDUN8SjmIv+6eJGQJvKmFmDETEaSJcL6ZCvwpMNU7MD2al0aYsZB5fR1ekEAfLO5LKap
X4k1F//M9qxizKmqDeNeRxNiSslwV5nhgRuQiOH/3HfhuoZi5oIHQJSrrbfnqW8YsL1TKN8SPz/3
nlFvRj6mKpPJxSYhWnmyZByF7xsq+r6kl4vX4ibR9rVbyB8cIkZ98PxY8XzJsycmcm2l1xnZSTIy
SAztD8eMJEFGCblgJExKC2+f7YUM9xH+tOsCs6KaYlI49hUfAbN0jy/Rj70330v1Wabios0Ew8t4
JOzUCRW7HM5rtZF/K+lYZ1QPF9DCPNzI08VCTkQfs1imuyJTuruRQI038F4e5IJazb0GghXyTXkw
/xgFanEfaaDkHl1NM1avLd5/nLj6bEs3acsHDJCLO7AkAv5D0Ppi/c6gYI4Cn2G1MJ41Jh2eFBy6
r4CwiQGQNJGZeFFt8NB4Eepf2wfWuQotCHdaMdG6rbIIa/dVliMKTv1wzv3QiVgo24pnekApjV9u
fTy/bpLQ/Ge8Me/U51NiGhggByBviBLVsIcr/FRHTzrPz790sz0+uN65jNuIlCWEGoIxbXj2K5DG
mG664LBtVocoyYlN8xEl6UcetkGhl3WQvmzRyw+Z1IsI8O5GkzYOxbbR7F3Q4aMEXjaJuWRSA/S3
EhV4TTiKbXMaaPC9I90VI/MyWJwIDRXslgRe4gcHrqC+RLel934fN+MjW0bdyeR3/jprhf1hrOy7
be1gYsxdXC6XPQYQbK17+FdRSbnTRQZaGko25YJbI6wC8gRNw/iDAZfARF6DvQYIsdj3dPQIl8kj
JftBjvTwb2LQT4gsN3UhBbqy7xCEkcHWRV57ypBDy6Z1KXfJzoT7cQT9k0W+GFOrp8n7ZKCD2scb
kbVd7VEOujvZpR/5FnH4sG5f9qZ+Vnp1e+hTsemp5kq/WsAtKq3rVCv11OsH8f3EzH3QICFYpB0r
aVh+O2FWnfbIuuWb7WqGW4DoZQYYc7peHfKlhNOOn4kwM3zNa3KqOYvf0R2jahE0nUYcw2Vxrn1W
s2val17o5pc/e8dnWbzcpKhDjqw2RjvgsPUrcavtO+qi1qeoFdce1yvj69RcwmzMvUbnNd+ytBTZ
+zyP6IPqoNgvkGf9IVh/QHMKakONrVLTHyJRf7Cg3WWWCgcD93OSrPupoT+72j1xrZaHBYxYHRCZ
aDVKutdulrN6ozkx9WBfPVEX/dWsj3hc6lzwxd27aKqUHy9qIRZJzmvUX2W2hHU7TYYJ8f8tWI8o
/u+fnJbHpcYwXvSwYM28rkVoL4taLt9D2N0hFim0FXuB6ecsDI3LyFqRM2XDeQhyemuiBQb24rIh
Qs6+LagzvR4prZWudficcaXnDPBV4Cvxl6GXRNmJiarCaFLoZIkMCywQoSBPbyUtXbXPPfwHVRcT
mrXvgeFe2mGpXqE8+M+bIeaGQbtG6t6CgjknEDoBmCs9nax9rCGoDoXvdCIKRz9c4JwDug1qQcEw
v0ivM6Di/oxARXouuEngPhKULNHVz2IOHLU9J1L8ui9+xT304yYiHe30EYCD9Leac3kR1Mr4VXmM
u5xo13P5GGKg5a27GeAlE/0LJPQ9TUH1uB8vcpZO8J5YZWcIjLHTbzpZtV3q/wUfInZheNnUlZrd
ygt2+bgbU0/v/tRasoZGeDK3K6jHpdGYtozmDxHAP4U4Np0oA464Dq+q1VOJtqRdFPtW4oj/QyjV
d1g/Xr3fH1xmlZYAXo03EgUaWmyS1ZNXMpnHWHN/KewiL0IWB5Olk5yUmiEeY4O7ZH/jZZd+xSGN
M0Ch+k6kzFlhJuxenIZ74G90bCZVp7kUtL+t5+sk/t1Mr51mzHNiS5J1U6sQvqe0DF9m7ovZhGhV
7Egz8fdf/zaANyC0mqJLUHgc7+rH7HgBX8EExbcx4CW+7MwdkTxGHMHkfT2SmhqhZh6TyWu3rJC/
0mLH4fnj37fy23VF5w/WpyqrGb1U5XhcvnaRTF+iWM+4Mrx1j4sF3TZQeBN2StQV+GvEJ+VASots
VDVlGjglvmS4EZG6VID3zZonkyiFmNuwrLi6Hz7fszYqS+uCH/rTKEoMZyZlGsxLI3DJtgeyMiAe
+Drk7nDa6JqKTORSoUyP3GW8qG8OQx35eg6fmQ8D0mAo8u67JiImY5VrallQRtdz7o0AfB0ceUq6
89//Ay/VLw0U33m0o4FrFSLvvngKOYj4v5FdX+9w5Lg6xrRs2KyqhGLIwK9jzOCqIfHIJ5UOT1Ai
vf5Rqn6ScefDEysUTqgbn0qSX8TpkotbkSiY1IjbmPvGjitgORKD2XI0E682QiVYcvm3eSY0qZu/
ldb+ykJwZu+jeEvy75ScXs61lrFi/AQt53K02hplayKM02rCi/0yEf9ZQATyqf0xQdRUT67suyx2
dJ2lgkUK4rdWpp547KmauoTrbB6pI2culr1QPSwZY9c7g2yVYUCsW3n+BshN7wpfWLg2xwLJTHTc
U3jnOBDBMRXxLL6PnWIBWooYIxTj2vXbDLi1QZp81teJ7QORvss9ZEKyr7dcRpA3e4YvR1MVEYtY
QRKWL9FY84KL3ptJzJEJtwO9cAaUYVdpL0BxbWj79uTcmmHXSr6gTyQfry4/JJW877TXjQtPoysi
e8lVdmbv5/tPJcEN2/cODSsIGaQejlBw/nWa1phA6k5GaP+VDcx7APrb/oyovuYXQNS7IGcqv9+I
+lYezLF6z6tSWcBR6YhulppCSuq9IqrX8WUskmoi8BFMyYBlZ2Vg5mKvvEHe09pVuM8MfxJVWNE2
kRcHQtYaHHttmgkfKMhzopTPmHVWjys+KOK+0dIUFmPmMcpp4y0gTcvsYa33cw/utP+ACoWgOrv3
HK8c/Ds62hpw4UUoUCDZHLNK2xkkObvzmn/r2o8hzm8ARgS+lE1q+Qn7IaYd4dTECRd1mhBdpduB
Lss9DFnVUhgUBO2I+rR0N3j93Y7FvZLkGEfKKekM6uC3tJzIbhR6JnOIVuBx7b/AIlDWNJbHrjWt
c/dbZGqrwp8Nu8A7k8jbTwfaG684UI+HpVYPjpVJOMyzayoCBtmOOLj81mco0wFHXLVhdtOqioEX
blG1azGEyHsxO8JCwzcbY8sdLI9KXS/wbEwrPsYhtq032vslCuUd3v/bupeZ10KrOBUCw4qX6ifM
PqjeaHNVRoRCtZMLKZ96u/jRPrrPuyaPQgHEaj6uRVJs1u4Vunor/1nPH1tVRdiQ3yvfwxL9G95j
MJFN+NL5vdqWxXDjcOx3CH8jOc9GPrtpIQCH9KPAJKZAa1ZhvLS9FFfl96Z9FhiA4aAhFleiXqxL
t6xaxJEODNRLW9J6kl3pTTtl1YezfEboMW08KGI+4nemSlADrPPBiVsxxiFdbT7bevLQpXo/wr09
1F7H/hUebL2BMsWcsB7LPBj8cwrxAhOj350Z0wZaA2x+zN8Mq/2KN78EAgstse7hqQRtPnPe19Gr
Rt3euX55mMPT8KUR0DbUOVLGRk8H/DhtJkRGEc3obv9P/jDhD7lt6/ZETRE53oYqwCHaOUwb81zA
UfSYjot2scG8ICP8CxPte2NxiXQvOqQje5+xkW2JURZQCakGo8rPYol6VQ0UzLKjGPOnG4FSC5YY
D3GH5ZhBKBQfqwGmE1o6a5cRC9Cv7APU3LNt3xJBeqCCCB7UFJ1U0NJlYNPg2ZLcKCrBkkO4WY/h
VjZ2W2D3+RTTRvVxHEZ22j5TIj53ouNPlbetEOEqRvbfZPPDdcJtCnj+rAzawdkuQtscmjI/piQ+
roAkUR85tm7XjAJZiF4VserDgDL6py1MROAX2qxTb9cmqFAdfuHcuY5bFRYE8LA5IhXrSjKgsU5R
Fm+RyJky2LR2VWzU91gNvC1y4mUsFLrfS2FYNvh+EQFTEszXPLVg4LZR/PUWWRjFarzA9ZckT0r+
riUspM9l5ICAcevUm4lrpb65+1eiPSHKIAcEI8psGOHYKQ2j0y3sRXVi9wH8qbOskrjR6S+oZq6w
dqMl/8FhB/XPE/9sOQDD1TEW4V5FmAAmKaAFTWLmkInvkry3KJp/yTaesuA4K+eAgQw+/Ln6HtcM
9aNaTqt2G+MPOC81xhHUN36U2g0tveljuqApvNM796ZRRsUq20qlUaiqQ++W1agl7su0Sd6qK1KZ
O4xClWU5CUdmVYEHJiuBivobC7O9mSp2yPdWclETE3JTpVpkpd+J1CLprO7HZDLpggZMv3kES2jr
8ZTdyJ60tJnvKwB0Zdp8MLbHC8ZbQ01QrfmN9Keg9Z62n0bdzJz0MMAKPCrz0dvlLozgYX49xVpA
H+4CH+rcP75j/69+x4lbN319W8XQcsurYJtleUE1PYOMb6r1AnvpKqmZUTwSDJLPRm6rhVkoYVl+
r+2SiwvZ4F8SYWbwVKWaAGxtxLzm1EOSb9G2MeE+5B3l8rqiZHUrIwmBUKivLRLkUwMekLkBwiv7
Nx1915GOpkMcsu9cdpTbiASqY13nvER1tlef1uzwys6TwV4aHqZ2i4Fc6Ku7e944w10lteSBee+r
KwIbKI1CQw/CMKc40FNcdTzLUs3MCwtKDvLvpxZ1Px1XFLbF67hEa5b5hdmN4AXtI++zsjbtzdGE
Zc5TVwUy4aiWkse8pXh3svp0fyGZuvaLqRqaTjusruGBepnxcWwQee3CIwlXGIQZho9hoo/i6F+R
eSbpbxSfmRu25uoZW205GA026Orq7RfjyzwA1AQQhTY35vMyeI5ADOFyfFiENesfUcZTu1fL1T05
PR07AqOLi7361EgPrllJgOeX08TlKDydkd9nhdE37/DhFsTbYgTAIy1O4gozjffgEKUyUiltePa6
nPk7riYr9yyEGqn4IsMnn4dfcfrosSLFunWtPNeW7HzTHRFocIvXr2d71D8W5dcs6k2IcpQhfKNc
7wlfggifJVfJNcbA0HQOaWg2OVNsJPwSDXYYPNo+4EoIGejTztM8DcP807fWZJDuN4/SdfziHFx7
zEL/r6nG0E+S57iJTqVpmsy+WLFTvXlIPX2ocWppaBpoCqCuJOhb1xryK1p7suITn9RurljAiWeJ
qLu1AC8roUUHgHLIrB8wbdPmwxE3SJJKzMP7STMd51UbULx/X+BeuNV+2HVN38+rNM8jb/Jh81Y3
HbXadNoSeoiYBMxmJ3jH2W9PP04Uot+u7s+pbeW+vVEQqG35vxkrEJ9AvdqkuKY+aZzQ8BSgxFxk
mPUHTrbR1xLmatLP+E0j8rmuX0XwrkBFOitTk3SZCuj1lmS2kQhGBBfM2+md50z7Y87L+aI3I7eH
IJfA3Hc68mTzsXjy8aPDrJp34FvEl3eIjduBUa5TI5ai6ip0fweLCsPkjcT2ZQfNS48UCFcEIBVr
tERDLRnHEJ4Sy3uKzvhjAOUGeO9fq949SZzVpfoWi3YngyoYhm2vNJmHgGsRrZHXj0dQx15Vm6jN
2sdxqiq1ZXtnE5oNKBbld550hvywqJQe8NT7xG7apjVxFHNx0U8A06x82cHs4IgqIn0cdXNeqnmK
Zu0P4cv12CCU1YLcccLC/YZi8Fo3AK2iIMQHooFNocU7kViRDJYnDRms1k9zv9Ci00rN373i9bxs
SSUSV/NeY0k8Hbp81UIdMgMbWUdz1KfePLdl3KK3u6cLkeav2rsDrKa324B907EtwLemvPdmihpT
AdKRV6v5nWEFYsFBDTkbweqqPMde+Yr38K62FCRGT7nESVEhoRPhZ6gSPgoWBZyxYLL6BCSGDvjO
lIALfmqTRcSkRyLysyBktJ6Nbqj4eUpQ94H7DHhWSKpmE88hcXRcXkf/zsdGiDVmFim+Y2cfLzIH
qRdYZG39RLacCYKb2WmrfvBavaZ9mSSmE0611xJf8U76iM1i25Xl6OQN4O7mTrR7l8W0qgSMYfcL
sXEvGmKJS8YEztHC8AISLSo9S9xkPcmtnx6TP2SvRk0+ghkKzU7RC0KcWbPTOncP1K/xFZFc1AmK
Tmvm/I3vizluPZNmOewXiR+5p9uSf6dW0z8DowxvS+lek164ybqJvJVDQ7uLSbmIn5x1vrwNKzME
0UwkPh1SZXtB3cZs5LWityPQqJUQcgBKmu2W+6XYj4XTecIL5eYqSKamWOFfYrcBUIFapkZnIwQx
5zbh1z5t8vD4jJ5PtN8xKJTKsPLTHqzGO6vfuZgi+xEaVE4o37DjkqTKotPSxcOlD4Hf2SD4zvW/
jsOP5d/EC0CKW2tNLApv14Xz+pls/NXx/Btd8F5/4DYWeTH3zI4wvpXe7LJLDxvq4lALST1xhRwO
D8KHJgANCvoZZ8voTQK5PPkk5IqR21//HM2SxkXHHzDvJBu2SZwrLZKDcAQhPUXI3oiHZvX3/xfs
idhx4v526XUspogMOKs3a4RQn43qwXfWK5nAqql5Z9oru/vmdJvBi6bcgjZ3UnDTXsnWpbU9DDy8
bTHfSNzn+S8yvkE4j8kKr93IIuD37klBQOth3uM7WatOzjkHzP1hA2+pYEFf+oU0jmSEW/TxC7wT
xSRx3sfRjcJQ1dQVE/EkcVE0WAI75PBSA7PifzTkLUFmqiDAXWBZFrzAghPCMHYdr3qe751ylCxF
PBHLHED1NBTl7AtAR3CSXAGupq3OmdRaXT8QLiNX4IkBisxi/EbZzpHfT0NNaEu/8lVSxFe8b2kA
nnnfxUUAv5GN7t6ZP7EnNoLu5SWLOk2p27XB4u1au1/mUC8tGVHFUOtIiYDEqFMLY6hkFUkRHYsg
gayc1XP3OiMduR9k7OHvSIj4S+BzZ/S0vvP7/C9BJCN2Rakme0kmCEVQE2mVGx6HQdPZxZNy5bsS
/5TAePeTylWaXMpV6OG/14qTviz3KwIXKKARojuF8zYV62dpq1NZSh5wp5I37+lrZZLhX4XAXxLN
DKq8YIgvT+eTn60mztkrTJlN85l7NgbCeV8oyZRQVx+m/kM5gYGFMsinIkCOHIu9T4bJb5BzeDJh
I+rVgLV5ppAyNEX0Z+tZcrgHYfT7qksLmlCAJOPMOB7TsJG9Mpe99Gm2NIlQbT8k7thCPze1p9Pa
dnohgTUmMgJDNopBFFr5tPkPItAiHFN+li8ngtCnnNHNXo6NrHZU/ax7uBLQ6LTBTZQ5N1jdESNX
7bcD3vu2mbGyqOUfxXeqDG/InWAJ95Ae8CitHpkcznREz9x5tsIsOIwlfd49fnHJET0Ech+Tqhm4
7TFa5U3elZQIVXrm02xp++0un52HPTrruGQSSpQMP8RCKV0NDB+o94vRR1krgRKGPU2bPazal6ZR
wJkbkL0XFVrOFQNBIK6GMMri84lQUdlJBXVxCOqRMaYYPMwnvK46/2ZWnY0hMj3EHZyPGOMQU5Xj
XIwnX+zVWcRp5OZikg/LbZu82OD2gfr6pcVoCm0AkJihiszyTx4Vf3DZxur5LybgeSwkGQ7O5iks
FK4WMMeo7vX/VIqvDRLwiT7QHf/DBhJnDQ74ScpfC5xnlQ/JCaZOwYoXEL/5ghUYxVBu+CkIdqtu
DTiJv43sdTSTOTbvkaj+OoNBVZt7VlfeamJQFDwTDu+LSul6GNJaoqNhESRPLfh7+9ZNA4924Qnf
bWEagdVH4NFNFlQ6/Bwee0GreWP9jG8XQre1+JgIvyThM9E05daDBSTZoTiUsVcs2ZoRly2ZrbOf
+Jv74zF2rTkQa+u4QDTS/qV0+tJDrlGGp5uxyI59ySdzhNjNWlOno7lCvJz7Tpmpj2dGihiKlvaW
AMLtIe0HdRWhtHPDQTK2FL0w6ZNxW5XfpmVG8TlQlEfEuHO5as4nM9ASvE5XO33ueW0oFSAx8ibE
k5k4Q47oxg10vaxCWeOfBUu/jPvR6zFi/sN4qAbKASXj5jQUQ2bDBwhix7YpPwtjuqOm9civOjV2
83mEtIQz6ZlyESSWQSstTG/ays3scUH9xDDrRBx36VIS0fXn/4G2fkTkAmL99kiEViBp+cSRGXzx
TskHigLWAXdv47uZWyrJIFXcWyHXrr+3zndAFhY4TPaoMz4A7eCZnCN0h5Ni6HOCZ6nstIpfKN94
Q4UJtdQbCA/So1O5wlcYua18xxaQjHu9zxADuxxi8UPQGw6jWefufNnLPPyn+vCjBlCWjRu9T6Yw
5SGy7K8U0BGoK5J5Dk6Z4uqn71eysSXsIqAGfmvLqZvd4U4dWoe88EbjpC+H1ekjKnAEpKsmqu3a
EJzCV9YWEcGQwmkVU4EoI/wcT0NBi20HG/vFqkC64HpIXbppO1bzFSchQxZ0YaQy0m4GCdykQ9tE
GFsPkYLFObOikdekO8uivcLVrp/HygVj3jzWWx/jxHrHo6vAmp161xMJsHSgxRVw27mBOliM3l64
n7npWgcfJue+iPwZl2T7fOpAtNMCxykl52oNQx17HK6FjXEBXhewRMtnL1cZYk4808EeG747vW12
Yf+qNZUP9dScTB5ncidB3hPrsh+bL7nITs4jArn5G4Dy2FlOebv1ohPWiJAd8PtdLHCDTxFs73NF
Ow0lydH1Wh3TE/xKFa26+Hi/Txa0M5cZrx16CsDXzTa3Q9R0Z/7QfTnE/q+ofTwpNXQlW7uH6AVG
Hgl359Kf8T5Kn3c3mf4Oax7ID7Inyrfxyq/ikZtL05hsLxUjALNSzseFuGbobeMWfS0oGP2wgnjd
ZJV2chScMs0jFtDkflJgd1Gr6ceW4WN97ZiPI6s1+wSAV4cjfCoafiNJASw81xJPgg1YC127/+WL
kzlOZHhHSyk2y0bcbzABOIFkMHk2T0TU59vwVE6J+biDQQvPbWueTj/Qg2N/k1Cks1mUrw8Y9GH1
ykEGFuZ+YqvvTQHyc6RChqDpEVkkRDtACvEiIN1PRTEeJCD0r9IPfGNW/rdcHBcEgiZYNNKugviK
dIor7KgP0DgYtpN1PQPp/3cl3/Pubmb6G5VgMKUd2Kxh4AKFq7JsSHdps+KY6da/HCttpMFf7L+G
MZIK3lIlkm08iggqIl1Gu2rieOTWUhGfH2aVYt8wYF2B8TSM5huJOnQO0b6yDfCU0a7WES6X7iPE
LD8w4ml2ZMCxg19RlkMWjd9AH0bdilwxSUjCD2BdpV1Fr6XA178MuZ0lLND4D83FRZ+ir4zUYAcz
/wPxZc4UxuoJkiqg78h55gnz+eD+o5/CJ47z0Y/CrtyybF2TaiKgZs0gpIkgTUF3xwaN8muHZnhu
TZQEtexC0gyTiRA2UhooDSMKMwx5oBynkwUB/agSG0lQYJLs5leS/Rr+bqgsK0gWn7MKSDgmyLub
R99VZ5wuLU4y9YQnoCCP/HMuEsuJ4XW597F5IZz1uM0pnexXjPDzAgcu2sYruezp1VyXoGCDmX8i
sojvppxCLeX++lTxbiB3OxcjOW4OCaxwAh8VQK76kPboZAOz2gSd+4Iv14znrgMapbaTRKDUd1R4
MB6Ohk+KOTS07tbb/lnvaN2JkxzJdvzxSjCELCXO+CZRWv51XEvmJYNc7EyTDlf68XGx7XQw1dyE
yXOj5OEUzeJcYgz2k50mELF90BmCKvtSD4R6EE/iOwMF8aq+DmTzzAc+zCPX4iERs5Fr4M6ZTST3
Lw0E1k57jZafPGTbUAXPk7aiVtRhhVENqotKo3ybKACDUKh9GRaCB/F3B8j/eBjUY1/kJmC/g5C8
xPDpAw5QR49i2XGvsqECiX+WNQgKbZgSdqhmitsWSaro9xP4/GZOseioZsjQCZGVaK12NepHFaI1
fAK8QRXLPkpT3tRdNZfuDJ5my3EYu/CzgxrmRFXxQaEegFP2Ihh0Pmfnpw19gwFZiIJjngdF9FPc
83XtRKFtvapRVjYC69098NnVOkgNH6yvoDougua2xjBLg/wtEopX7HcTq3IpTG8TLh4R2Ko88dJ1
6OizrR/n8Uyz3RM1uTueZRfKFkDPcXa1DeG5A8eS5F001DVIygwqQkJGBfXW74Apzrg3QFw1ynIu
EIeZAXxEmrYWlp8wzcXrMeUR02B2fnqhD93aBobIHEomBUiv/YSbpRtjeN+6ettB1XaKXARHC/ZO
0iKo5/7pUlKFxihF3rSepnjG1Xi4bipCWGcqCXw1/C4Yza/AIuAOqMTLOd1ZlwTDYmouboVGJH3H
0EUQGJTaOa4+MSnK8CC/z1fGv0vdH1lycvheicN5HpRH7DrjByMoh1wCm+2PqEcDSTJ93XBMDc5A
YTMgoilbxmB7DNRvYTfqtULIg7tFuy+t+HMOl2P8chuW0SFFot3XkT6VUnsxBTpZSYpnFMfw2ezZ
CD70JKbmJAWusowsWcFPhAjqectE+ayRM1YVEZrGz2KnZeQZptWIcGNHOoFBeqVsMsy+ARCyd5ZW
6OzkqHP6pswTl1e/o8O7lkdP70cPNLlO5xn7doTOXuVMmKaBkeYTd09c9o/rWgINgdX0xC6ZSYi7
DLo5JnSEUE0OkrU4EmEc5rwC9v8Gwg37HAO33olcHqrq5e2IQIzCw7Mb+8E8Y6jxq8RtfnHiXAgd
nNmM+LWuubPJ+S9gWF8h4tHKfkoUAnZtzfU+QCPIcgyDSzZ6KgtcRbEHZ8/0Wn9RFQcolh7MKFtV
5NMNUQjw1EQsEP7/RhCFj2OtgipYlFpIyHe24zGoUoWnpAVfQdKkCNqN6GszC37tBlDapgmej6SK
KTXNk2vrLXJeHrmKDMu+QKBSnGAUiDTL7/s0AYHWuiOgt01E1lJ8R/UxKbBVTRKAUEwsXIbaYCaX
J4AEAysfRuaarMjlwn2oRKyGxDyetgUVVz0t8OXdqAYxruWfoGagOjSt7VnUM7e2vlV0M3RQFuzo
0qS9AaRt8v9EQcHLMH6ED9lbQWD+FmJAHSQPtpWYzYrdz2Xt+v2/c7ebFdxTiNkmxp+twJp389K5
byNjJxVMyx9VzuR/qXYDb4fTknfVsT5dtuh1LniHLiMmRyqrZBHTyGtazLgx52DKsnDgfdgETTMC
DkcKNGWsM+Yjp/zNpKzH6IOQbvR41KMkA+W1VZVLvznM77Pr1p2VFrASYOJ/WiHjjUDegLNgkdCE
N3MINfwtQIOlQjPnNXkSyZ28V3CvVCnz8Sc3wtY78HmRRUONd8mhtFtPFnIrhGpZuN5ZY4xE2FGn
8Ik4lhgSWQaIoH4/52FCUFDpjkfmuFhZAQz58A9a866zzPMb+XkmnJAFQGbyz3cvnqCQdqcHHZhI
F7wCFC+VPG526Jsx4CpRrI/jvkiqWv09Vmoj0lgeJVvaM0RKRODbrwZUwlFiQ/Qjnq0SvkTYy9Gv
g2kfQ7uKvzmth+AZRVfhWsj6fTuDE697/RfsOdeg9P8S5Iwe3WR/tA/EwQD3UMYPeMjCf1zrULWa
rimcuFDcmagS3nxSnZFOtNOEypUs5JzB1m6tm9YtMgcS5WwkYgO+PilDQ3F0np2hDUsdeKTzQ14I
fVXXffU5Lxy++mb+VJm+Vx/2Lcr0QRgx5p9iA2eFKm6YydxKwArQ63wfwijKNn9NPCNxTbmBJSt4
VFxQVzVc2L1GSm2Cxe6W23AHEOMnaxkzaqtKaWvEYYtHRiygBNxqVJ5uislcTOpNJ6WllAESuAmu
kH70IFHYQoXMdFT3G96hnhkGsZASOJUwW4KfX2s782Nk69m3/Q3ltHv2CDOFxZTNBq42zrpWhZTI
O5tN7a4UiDX8/izfW4NR584k0e+hdoUVn5N26uHiF9+crzcOjR0FoiXFP2pR3c0LE9Q6opusRNcx
/XuNIhj6a2lWSpLw+A9JV5Bic2tVclaEGcOaeAiInHSPFQbi/puOGDPYNI3D2O0PX6kQ8A2qk6Hy
bKLvgnEx5AugG3t1H9kcvZHErsuQhfY6fXIPMv+0Kd+/LHAvvpW49dScUN7IhxgBmcFOozpCcMAQ
WrEom7pqIgi+yk5rjEek80baRvWclDAr18NFNLXL3sM//nRISn0Ik9shEJ5f3Iszo76Yn/vU5D06
fspivnWS9MRIvt4FSV6rG+PNOTaeEmzGZ+eT7kcLlySPB7CK+abAfDqWB7YCpQFw5TSST60LP3Lw
zMZuUR/TpanjITVKbc2FM1uwwSI8c+bmDkVGhmTMpNHzqU+oUyakQ+HkbRA8YMcEaUyw8T6kkd52
vc9oeB4Mv9SPiriPzKqelFCD+4mL/9/e2XUhN+Dx0SfithIgmXWZ92Sb2qV10wJ7n/m+hpPmEgDP
qIJx38fOPfabK7m/ktWiCbv398BLYj+EiQIwCNlUVQH+vCDmnM9Kj3oK68epzpX9du31kcexpgpz
Fw195qXE+mgZg0jW7MTZS9uB51bi3DBpQiuI5N0tM3MgOk7BU0izwQ9Qkpwfhii63QMffZnvRlIZ
r6YjEJRafx25oj/l9/MydS79xqgiWHK+zVmS7dY/8in+1tF/hY7PoqjnBQ/BAWfwyqahqi4+sbaV
9UptFdOxzyG2JfZeE6iCXTzeVqrzgl2AYrS1fM/mZZOXXQayd5xWO45vLaRtaF8gkukmvJNNkVGO
9EbesCelsw1pA43RPET5nLLZZbqB1YPojtffjGLktPJGw/StSd5FKTrjOoP3IjTuSJ4qVZvOpRzG
Wbb7wFHAxMyF03pY/FlpazPP9Ei4w+X0B/hXc6g8JclNsTlZsUcrQl8RnQwm57CGNCWGis1aw3VX
CKvBHpKEnLUBKxGfLRlpASuOPCxtb/nxKCMNRQL4+UR5j67CgjiUvk9fgXmr/sZ/Ow6AjwngTs07
ZWW/tXh3HSHVT2SxDTssdxsgPL1O9GMNEeRZ9WK4yQ7CD8o0Ia6o1k4kSpUbb8E7D1oY4dlxcwCy
Tdsvu8C8cNfNNpAH9TEVIokC1Ny1NMP+cyja93RFnKsdtefB6uQNvHLcvc7D86YUM2epbfk0WKBq
Sm146GB0iRcjCgEgJmYhY9/8SSqzW/mCpAcAkLcpKSkjhGkYouixSfI19z1bpHh95iuZn35LWbo+
g3yLe+CjraAmzgLCGWodDS/xCtzhOaPVV+tAnWSMDjIr6ePP55WB5VRX8hZbSZSHcXIxtZKj+PnX
A9/QRA727i8l8dIAi2O3gURjfSyXXdVfnjb4+liSzYlYLWehA87hkamvuexNBkH1MvwtTAxeINdM
tD/U33Nrxme1eQexno9mjXG2v7ZUeyyPj++i8sD/NLuXFl9Gqh6Arh3HIymI+/gdMKvanl1jF9p7
SSZbZtNoWJBgS+3V9vaNej5LtdOe1fkvfVrolLjfzNqVSAkT8Bc0YmvZ8Q4W9lEYx7OM4xRfc1bY
DgTkLTcY3UC8PxUAW6jav/PJLqKVCr0up5IQoxv/QvTENkyWLZz1j8DNHtMUNJGU1rdefUCF3tx3
qzfmtMaXH8osM5167tI/8UXPN9fdITDiAbFuSd7ii+cyAE/bksFIW2eiEGHVJLGuJudvIenqjhy7
fmq9bXKMOZMv9lR41oSERoutzRBCyrgvoYs4/V2OODGsknw5QpMnkd4o1GhDXXmGuKk2NowFeAVm
RVp7Vka2LzL3Sl1dJD02Jwsq/PtEUy+TnL27DxWr14zlwZnLk1nb1tWtZ189llD2mrCuEfaYR5YJ
/30QXmzt8jusXJko8o/G0ZwyQZinNY/QRRT2lpGXd6iowTNO1jxFmRIezJrVk8p83eROxkyPinMw
38HCtNw+r8hfSGejkxmfj12kCStn1icuxfNMrl8WvSQanAgsGU9RB3bpMNv17vh6LVq23E5oAral
9IPNuWSNUYWj7aJjPyrETG/vITTq64+9+86omS15th+ZDhYNCUDZpgbe+2qTmaB7ktq+Qmo2+k7K
IzZzznmgdmcgJiBuf4ktjvSRdiE7pm3YMbAVNyuurSz88IfFTIQSVTIxinetvK97MiJ0GFMxcAts
NPUO3FmR4HWrRC9zMr33tl9pIzBdzoYjjys+V1MixlNdU9+PBE540mxJ5iExCipz7dWPPM5MSjzG
h4hCxi009K01NRA81oaINLIMKmcwBUhYl3Ug2k/Fi4iqvicPKroPMqu0tPyh0s1TYFkwQOkGQdYZ
/hRvxpQ4dJOL+KKbZEHpFRrwCzQCF+AeV9ZK+IgRjo75qfOiyhnUm4r5dDnNl9TUvPWp55tNswsD
/5Q+xElnUFNKsmo4pEx6zG6pqIEQlMaqsSzXCzl9MvKNKVj0FwAp6wGim8lEBpNB3vpsas+WJufS
ZdQSGA/qa+8JNByvkCMgQwRJOqJwat7x6rSHb+m8hvJroJikzdhk4LQnk6bsHNd9owwPuHoZfC9z
rmHyyF5+Rd5ggm4zWoSIZwBSdbw2+S0ka0gJWFoPEx+K/YlghT6WsI5XEQQBRXnfV8JcPE2urnVW
kHoBSt8JCopd/wDCaexF+S8H3N9DcrvlYvbu3fJNBbjL/5Z0FlmvZar71xvRcCFt4OHjhzdhYu7k
s1o8k2GLHD4dNaTxQBYVBl6xVLuzLYEIq+6tazKgMx3lUut8BYr2bPvk8J0ttSZ8qO/qE8nnFaEP
hPukWcoagjICvKtilSpNFRuQQu84guSgQ2zp17RreKk6VV1WDiC7e+rwo72rbomk5OkfygixAMMp
aU38CUvgk3Y2tE0OjSPLD7UiKYtyvuz0a8lSiqTZq1gX5jMro7bO6QlXOTXwIh5h1MouDbL5c6VO
gC5mEjmioA2+2hOVsJgV5QVe/0SvmFczs8F6jXkWU2cAYueBqR2/mR2QBSfbHFgU+0RbL15kko9X
xdDwXPT4b7vH+hyw/+tMCNFmv4AtZEq4LKVovPqZDnjn2b5s6sie8GvFteSDw2qeKsJHBdBOIai/
w5pG07UFPoHc6CbJvX7tjkTQzRNAW57uQvZr4zwHAVksaG+bz+jwW789+eGr1AN7EBMQd26/dAXp
S+i/UHEZ7Ka4jq08CjR6S+YClaAsIGNWaxFzJF46DQzUe0OkPGamhvVHuI21twfNwCE4LbRfF4P3
dcLWUCb8g0NRakWEHVLBJO0ED0NRoHU8DDBXY0NKDtuCaycfSEmkXcDmUcxnhpUQ529H7PlM6SfT
emqgShPHLopi+mem/cMd93PNPxUvDCdFbA+fhoOi6j6gsPhdB4eH4wHU0iBYSVBAO2+6JFSrxRB+
AiSRtQHT9Yrsf5Qdhg4mu2tsluLRysSQg/wivv4l3fOxKuRKJ0SFtm1pSvGsvm3n5Ya4vitnAR89
85InOakGn9jTruUQ7m5/gc/2lqz7EfMaLfbrecwIu0LVzOZFAz9Z0+9iR0jTQmeHK7tbh9uSxbJL
KdCrjFNFSCv+M+MsiDRra/TE9VDnjyUymnkzgAZKi2X4FNqeMKOP0mXh13dmmg4+zXOQPpr8Xub7
qd7x0kci36igLnPgj9P0HeV2L1YB92Pc4tbSgQ0amU4A3Fu3DmEZ40gpjfGYn0s8Yv2LD9+BW53v
PYpLxDBevIDD2JjYVwzHbNCwZZfCHpPJdjUzgqKXh+FyBygmLoAaFVBbfEqtVX6znEkMYDwzY/y2
4bK8WelFpJ6FhqUGjhJrkPyMybd7S8lr57i9tepB6owGFAHRHXiq7NQatV1SNHB3krKSytmVJDq4
aFlbuvOYc0hEuHfgJT7Te6Dftd+Q0/Lxek/xj3+UPr526co5sIftwV/VxhKCTFXEJYzXGAY5uBzX
cDpoSxSAc3ddoDYhLKUvDSxR0qHNw4RvHbYeE2HuNOZeCZFegPlpJhJTflwoEjMTNbonkXLfP/sk
HoQy5t4tG9I2wXSz36qAXfOLerlyedzcyFVkq3kqhSj+gaTM9CY1Fa5nXw6SCgZJEzRxSVZac62+
H8oxHlUvISQSpJ2GlFXkmjfBDqR6A8uHyQXJ/OG5eqB62t+WQKr6nBYNdUPWgxhmxfFRosjxBw2k
IXev+jQNmAAFcMErv7uDjTQp3Oer1kUn9W9x1CoKCtSx6kge/17rtbMl5gQujbZdtDFYBTj3Yt20
8GVr0cedpvSdWoxy4E3Gl063C2+kwEIdRKJTL4dysnBMUO80qYJWx/J0X8eNhg14FLV+hMhX5vFK
NjvwhNYUqmm/Gq1raqs2rL7gHBLNg7rBKGLpho+4e3n0AG/Cl1JSBuU9PsZsVlQaF2C4+mGFJnIm
TuxxsuuQX0rDmI1J1OB+auu0eVGX0w4SAiPbSoFtv/l4t/O1NgCjz67/UIsToOriKwnwp5fYTW6B
ctpFPqf13qPdU4uKR8/de//tMGM7m/re3Ey8XRhkiEnStiIBEIJBOuamLFGIuehm2wZbzt8SOmYd
OzHZ2n0UYasGudLXKCpRZUKXqiKeL6UPhdLpPqHzTc0sxUaYSZBIe7gOwjnP0cPOkYuZqmK1V902
aBOgGig10uq5NEgPVAaWXtF3CkJApt35go5a7EVkzHY2xhy5BfAEzAMELR8vfqa/xa0fTai9MeYo
u7sfBDBH1nypkKGxONA1jMZeGVgxNQao+4YE9iWXkK6Te9EkMktgB16DerUpW+WXhX08//4lMhf4
517x+szvPosvBNblzcdjVOQ2MUzum/ZxPJnFtykQnbc23jBp1lrEasuzzyCcNQdPZtymZV/+acjj
XJYk4kBItl7ZMQ5RF0RXTpUg8UaOEsozvoePTrrs9zbmHfHSxuIap9cWTK+CpCAzAoqbEiwqE3pu
RoKVZDQXcNk6GifRAGa+0MFTzgk9xRV8xwswXUm+099hj/TLgQVS3tajT9GOtP4Y5D65vnZ4TLZQ
5PSakxd1dSPjOcnkG6aijz1yJHqCedyVq0IKtfyP2jqi+4/QLoqR+//b7lv0ZtCO3drWcvgZ1T1X
h/1ca8yKX3bLXc0oTIy3RNq4g4evxpEfhtjwk0pFRxj6l1NJCE0zZ7Rg/RR+qzhiLaVJhES0jcYv
5bs2js5YBHWqn5LtLwDnfIqK5PWrLnpetB66metRBOMkMrKMbzGCi3NNCsSTJi2XgMn9JnJ+LuLv
x6PYLeku3cG0yEbUGRsXjQtcn6WpLuzKCk/TzNfVsVCMWq2saeYasG1U3GK0nl6MtVipQjDOOd4r
GRwqWTRDSNo5Xkj12ebgg+pjQlW++BpaxyOuJcr7DQ8ufJIU7yauCuHY0HPAjLb/YmDsoyXye1ZM
QoktBJi4Y4tpxY0q2xsDKolu2s8qrAexpdgVwjkVc7Hc2ijNlqs68WEp76l8dXact4ucmjTzHciD
Zs2lzWzNOG7w6ROMndJeBiIpedDnyl8Kuya9u2769VDzyJjGJlIm6l3RHghSA3UCOGeMHBUX+JY4
Qia6+siIDoCNruhu9SXS0TP9kbqmDxoTxhvwkDcAsGHPXI8VWh8Q9k50wI9hyyAzsjxwjvUecW8C
7Sk+RE+rywKtrDziSjgsS/n9PgSQu34Hrz7CvSuLXhaPSFb9lq50Jjr5blU0BJp1OBxQCo++ZHG6
rRpmS9AFaFTn+5mNX9Tg9Dzm3PQUwRy7HFXwM+i00pe71BB9towJk546L6rUDJFxvevc0bBepxH/
PCSIGeTde5nyB18tL/P8TjL+GB57Lz+T8ju5Zs0RBH9MP9b5AQFWmoNKEnLXauPxYVR9mBWiOgdF
iHuBIuxP23+zqs1uJ63XBHvwNA2AkFdDj6Z74QTT81VvHICeFwx/suJbT/18sBcWteMFg6yUteXU
L9gGXEcgBAzhEteaEAX5qd+LyRNEzOegIW4XHmMMzuWkPTvpyyGLpc86zs3F51hUIwQTtHvaJOXm
veK7WoX3qQiH0NRKGVFk9oIN1Yuss0VWctHMPWMClqivudXQzCoRvZQwjbCdq4xWePXALdCfl3Y0
QI6x9J9PsCLnRQwuDpeWwNf5leqeE9UWVyFkhy+B91ia+jcUNkAzaABHibsP050rXYRFmGkop51v
B4NY373w5Ino1mhU7oQE5HHgZJEX2sdFKv1U2IoKq2SqCdMrso4CC0DgZSfogawlaTO25jzQNjoQ
dhnFtKGphqHP6c3FgX0rs2iYRC+Iltx9mQXw4ErSeAi/FsR0SMPSkus8VBCblaHZSk+BYS2sLHG0
OGAGwJFZ+wfKLJx3V+RKehQsu/9uX+xjRTGdFdYc1yrfTYtFoU1N6y1Gil2Gel136BaVlpVDl/Nq
KwzBPhQ+qA6MkDnyAKS237rhmiJ4EMfj6hN3u3ek8U1Qhn5UYwr3HuXOukeYsh7LqUWBloLPU0vR
QbHyqTaiC8JCQ+5ZmgXuUqicWPijMSSwA24mbypkjo4QEYuRnfxYB4jNYiGsqL02DhpIvSIyTGfz
6/36uPUj+a+/BPDJVr7vOt/ULp34AcXnbMrwayPNrqxT/2NyKrfDXVfvFA5I+tmx6VaxqNWRu/IZ
KJaO3M10sUBXgCC21+Y2KCy3m9xAJxmou+kszfrSq3NC4G3GjPGTLdSwarzWdfhxnGrvkWrUOdWB
Lx2oNUDRybqE9SsRImCtJ82UK2OFOPmpyuUg91mkNWZuAetxSVLEFMS/Y9Js8kgh2CUK0keoY9pU
S0pKMdG8H7rtJv4Nr1lS2OLYRGjacvDQPAayb25NfAYVWGMIfeW7za4er4mFWcNUUvtmkdSkQKh8
zoSrIhkTUiqxdxXpexEMkl8iE4b0CLXsoK4ZgrQlbLgZ10zoe2AJ/FV6+03XTy2r5rSo7mO68Sda
zgL215QM4ww52h6wNyGw6bP9vGp6kkIUtLIbVHjbbpXjmTSkf1afRsfpa4rHfiH58gO4ASWQDh4h
WJhKsTDS02AKvHcBlwO8ujt/xIao3Ap0VppAZpMk9ogAMNjzbT11vLrXeN68WFujqed+5OUgqmwh
3OTYkaFobaoXdKTjlzRtiYg4o7o293vlps+Z7BWQVldeu6128z1oEl8Vv9Zt8e/H//V6FjOp0ub7
cRhkP2KNPwnRHWw9cbmiNnvexoaJbEHrZrUSGEhAYeWni9N4NXxd7tR9/b5WbwhpVddHW6LE+RKy
HuZvZwGGyqPdAy8CJh1Ov3Sq9NqDe5DewvKNgHfyTjSbotHuUaVBGtbgCkZciDPxxSN477yS7shs
SJGMFeDWq0TqALO1et8gz8+6MfzYnLnzow6lrdVC/F466RraA2ydrDyjcUmx/AAqNzCSOdUPNmFX
VHjOvYiYMw/T9ma2/aEJmOa8NHWTwFM2EiCBNLc5UbCqYKPstIISqF56pwJrRQhrT9zrRqBIEeos
I/fNE9jO6HUT3y2bdP0IfmibMoQ7YuD3HZxZwrw+ikf0KZGYND/odR08eQP2s5TxEiySzSyKLGCS
jnu4lJhc52jmuchnY1tBkiSheWM1FSZhL8ChiO8gg2udD7u5c6HQI+LtC9oXuIDxwnT8GzCGYESh
8+PYm5HSaQaUrBxLvoIlQ5aIUprr2HJzN/fNpumWfQc+duE6Pljv4AZZwnXGVN3JktZTs43abqTn
I4Mh0+leEHodeOWT+RXk6iyM8O8+7ie1W4Dc/94azPdI11Q9dHgINCMGJrgNp/wpdmvzqV/RVaL5
I/1YKX97AGRzXZNxkApSrAU2oepiozokjCYEnBnGNerDDYnkfMy17kWAhHaa2AlAQjUqznTu28gP
xgAYoVaVsCg5GCaokv+/Fub54wM4sI8f1MlvSevXlxpiuKGuFDQF/a7J5uluE2RfHyMsV34F+Inj
D4g2rA8+xpJ1tpb2cI7iO0Uh22fGVuf5tw0PsumBeFu7i7XKZFp2GjAsy9FmRCwGz+xvBAEFLj2t
yHrpabv+QYay/GRH3YnJP7RunRODxptH22LJNmQEKkeHCbGA8qaOh0yzcqD7w0LhAIs+KtLhfsPE
8mL40iixymNgDmSuFPrgqnaN9U5hb00JU+8nVxqDeZjXSDZXm97ya4hFvvSO++WdyDOVSlI5LuLC
lqtAeAuJPzC0AakDBqSApv+0SSXowzyctqtiaqk3bl9zTwas4WZAZkJhmUzCLtseGUth7xHLDNur
re0iggcyMBLjyiWu79ZCYEE6O5cufmrD+0h6liPBsttU/8cnlqUiN+Ol5eh6BZvcgBYRKFVL3hVv
7147pEQADo1bS8MiA63PDqU7oNLaN1YZzfufbG3hCqUvqhlPJ5n5ukRLsfLCviee2SRCz/4DJOQ0
i3ieFCkBtl3J0dCuHaIQ0UAANC45B4ZdEw5DthQ2KDhfyPRma5AjBCrQw5H4RYjcY4xw00FgmGI5
tZAb1UrflyylNZKqUcMWBhcpK8vVUdGRI7/B8wRJg5L1/Tsf/PAco7tke+88o/+H9EZnXd+YEPx6
lryOiOxtedabcxjcOuYylsn0k2m78Op/8HiuNr/lbDI/kN8/DP9rosE5WnBPJT5neqkd07vazV5j
6tDKWjYSN4GriirgD05vKUOBv0wdYzd89kDjrPvQz41uqBH8fujwkJldny4Mg3pBw2JDG6vzCc4e
9DQHZcjxeHmtJxqkYNMkTHOKfAhR+MhqstQXWbas+Ip696Z9mNGTK18GHPuPTEMdMN5TGq7lMkcr
ztEeHsyDKDtciWCdEBPWSYHflcJEnBmj3b0eNNSvWqV16DDdXyKJWYrDK/9MoIKi5Uz3XprrzOyj
cXyhkxwiiyy6IDvi3MBpakusPwdOV++03iH/+giZc5wHcsiLexBahdrlIpTxIffoaNAwqQAsfSE5
O286ida7eWfR9J52KjmjD2FZ4uAntxbpUT5gh3AJxYC+9ZKacsCkHZjPcQdnm28N3pjctFTID95q
IWt1ygsRVO0zy9rh5soVhwjJe0muVdOY9GYLYyS2cOGaV22h0Ga34DXBgNeyN/gLRHw329ZjSbgz
Mwg8m5D7chYRZM1liQCpltX0fGQnCTla3Wx839mcIahIfhe6JpNzUUtHLCOLvB9BXokmWR7bAxZu
KKLnRiYl7PwnwNMT+MtKFkW/i8oUfeK42E/+TGoJqWnVooVdd0t1DZ7NaT7uQEqifLnyYMDHqmcO
tt4P2JXBuTTyz+IbpVh037gBQYlGQEZLyNknGGQeJVdl1k1b3PsH5PMfQidDvydBJAqkarr1pX+D
hEDRnOGuun23LWs3BS7wrDLV/tpEGaLd7Y7mBdp9EyT9Sc/nI5h8JjvTgqlWlCE5P384Zineg6Vw
A3kENTOZh2EbUzDfeqH7Y1xv66wGGxl4u3jHGBf4iW5Arpq/yqzf3HlO2/VVJ80g85zqslm2vNkg
9ngVBzqXpjWphKmLjlFWjxJgQfB4djFoylEGGbKu1DHC09lRZBfFdWaCnf13hXXfaj13cO6kr/DU
q3N6EBpkGYcq8LRwumFTAAWKATsC9CD+392pD4gV8/krn78ax5HL1AFYGUgvlkNcW9bD1RFl8pwC
ptUV5fFW0s/laO2vDIdE2kKEwZJ+WeuHl3AyVCZQRmq4UTJ6DzHk4/cKbQMIVOIUxygBEOh/ulRg
vOdYKBR4+v2KDTY+xemi4laaPgsp2ATdHblq8OAJ4z+itQr9m0bTsYGrRS4W07fDbJmMFPWS5t/X
ko3CzCzWqubytASJBAO1K3zq44ZlAqIpS2fKOMRLaRKC02X6LxDef9YP5014/vOCLSqVLdpIYT/b
7iDPl5N3mp7K3p5w24v1QN1x3T8/IfWvn37Ow6tbG6Uv7UrWu0n/FRCfA8sH0PcIZIIeJM/iaVtu
H2K3GjDNjT91FzO/pkokalL0VuiG5mhUjUivXyvur6BmeJXAPvTIs4q7JJ+1RlTiKNugDrvofF/I
duPanEoCzkH0M65f2IY3PaQ4r/UcQhRqSbI2/vVGlCKO0+QAT0dIGhdZcta47w0Z933gfq7IzS2W
PX1zo6CDXjexfpHGuG2mRi0g+LiAvluYa/EcXWy8Xd+agDNgqR2tTWqId7K02wLGuSXzT/1QlilX
2fcWF4QgKVY1MjwIVIc/UddoB4Pmj9m0oe9EJoRh7IkywNqJYkqFBtAThbcDK6lUs3QLyd/22gNO
gD92QoZ4xxfpxnFqgZTmREnkMNyGBcMeM9p0mA+ScIqQrlT5dZci4RKitrq4NNnhzTg467kObhYA
PBS/O6/lAWbeb5lEacFCZCF0gGDMbKQuvB31HuBamzFbyxz9R+Ccv5RF5urPzB6STC5KI31iCDOi
vR6/rKT2e0qwn4R9Qix6JcHDQyy7fEl1oVM8UbZKahBPuQg1Uao4KNPtQBZdOOn9MYiUIRgG+BZy
V9Dp2n4Ob0UKxCpvMWXHMn/t1vkPjEp9gYlqT6zmkgLg6z99RJ5orM7IIv3vPsY2EQlDC0c/gtzo
0Z0y+EZ9OiT6DJ9XSFHFF4GSzkerzWXGQ6svuI6gSv8N9De8SlD0iS06CzPiz6EEjaMJAuFhoUmQ
oI4AuH9hd7OuUKh792Pg8BF3AmgEBiRHQUqbAfP3gJcSuo7EZayvQoM4iu+KNSIa8mPVXt8ANtx0
iSMF+odZNyhVlUcz/WDpdWyyQ2jw1m6uBTnzMyUMyM/XaDcBqCEmNFFxGCEh9rY+EBPU/olWl3aw
KBcLWSUf+N9Ebk4llF3Vfwb78PgasCgyJQnSWuqWviELWStvrjX2F+k1hgVEozMouT5IDEe6ZxmS
KMW16HA7Vnu/tXUsRnFseim9aCDfFSbPQkIO5WbwqC/dIa+hpB/0GaJg8sgyVY26bI+5HnkUYyT0
0k8bfoYFCOLp6C+74exLUa1pDp4brFuqv7lRNOHz8wdPPrDaCrWZS18P5Q606w1ncx6eAAy3jaZ3
e/aOkRoumIIZ2N87zz5JJtoJioT5Pm0DuUaafKIblN5+FxLXnx/Saw9n2PgmL0pTNhgHA7Mw8kmX
RoiwPvd618PsxEN4D/HiwESAipM93rJMbr6izUcGth9TQ0QwG96WWjb2tFCKalKoPgneQGEjYNdk
w1M9OhyBekx/NgMZblUAr3MD1tZW12CkobI3aiqpoL2YXGtGBRtXhI5iXcnkHzCzbjSZRSvL4fJf
0QB0UHPhQPzw0UIVWBjQVFFC7jVnPC0OlRWeTRJL/Bu39EKLkZc+mz/JpA8H8XSf6R5WYVngIAvt
L429wuEUfCFxWG33rbrs1pyEtFBn2IpI5ooRrvrEi3QaH9cE0Itt6QuAdYk5Xizd28Xtl6LIoYFb
PwAXxOdBbjXiUZ92xVLQ7suxUHxbxqRGXy5zchYrmwMwHyDUhOwwAxRytLD9gsaQDQxXPds3cALL
y1nyqejhAqwz4nf7seeCM6Hzgt7cfkYTgEIqJ0DEhv5AznvgGoyHdhti+z6obN0V7WHfziiOus9R
n+egJw4TFOexnCWYhPywor1qwH3ZyrT0SpX1YJDufWTv16fecwSpxWTxRSWGits2cH82YFYfJtLa
+/grf0e+fwsXqMOvaHcf+hr8HOowYqDgUWSYNVWcJkeCv621eza8y2OywahayywBhscEKgkos4gG
a1aV6hB7eciNGBuiT2KaUQj880Vo2VCifc+87H5dgCmavngUqKdJxQ0wJQyCUlhs1+BezDe0sEch
z7g2h4HF4miHxqLO9vQ9oM81vSriEnDOIoJkNco4rGqWZ6BeLz4MisgZWRxFCQ+bhsrFTLVj8kwN
IlAMSWL0ZsSwYxzgUGKx7O8H7Xm2Bap/tRqs89CJXPqW17YIoBXimKwNcRbG21z/ltYc3KY7vc5E
OLeiXjwcgnMF5lb33FAQq2NZ1kOMrziW1kSQn3+doqi2z5+sRonvvHz4aO9pTHyKsYPaTWWhCIEg
OAVTWqUmYj5I+wt7+WXcY6Gmld3xYOvj8QlKE/p3P+3QkCCNGlZQuGW6bICxORqCPUzlJtjcWdg0
s6GvH6uVsBGL61OLKJYBlsqn5/tyBrfbCPO3C16gZSWyUqILJ60FSlyAp9dh/aKpA3Lv85HMvB4K
H10YgtU2XNOYJCJKddguq1uiNS6ovs9NclNu4buZgvjBUBaIGOjBJYwsl2WYfe0u3rvpOwrKDa2W
EIB9w7bOoRjbIy5MQKiVnv62vEyIKXWFmpELtL2aa/Wh4dGRvPFZrb1dv3c3EDQnw/ACSadZ1ACA
J2ApXdNJ+xB9LbqR3KOH3IXLjg5XmF5EukfW+m/cKSpQiHFN4GKEIGO2Zyjit5nwXgDkowEEjpVu
xRgTc+Eu3SXw8/kIdaLSJocBSxaaW8op1ugVGLqmGeOKx366wxvV1ZMRf7p9UO0QQ8J9g/7Nwobm
sux5Vf4OU7A9BaWf7WDfk8O7vrnawXrCehAGh5drQyewhiNxYDsZtiES2ePnIUjZBPYKsuNKFF9P
nxXWHY9hTcnB62gHEcHyeZCBJvQe0dJ0/1TQ9n2hp79xplSZYk3FA8slA+vM0cfswdDDVRo8NFWB
HuS6aKeaO7lpXuplmpgk2tgHILrbEuJMLmY9rxPJiyUCoyXd+adlLKmHW20YDg8KohyqRkcSlsR4
9FBBtlgFC6OsaqvcicLsB5VtEiADJ9AffCCP75Imb/Ffrqlxc222vja7cadstdRvq95d51O6cwpa
kulNxv2TTQsJ2vFe6DaQiierGzJxGIRUa0emp3i6QM2BpLvr5IjxqHxBsSAGppVRoSJvcEppgq6Q
kOdWe4YNmalAc6HOu6R8QgFyrH7sFM4wBwCTloFE/iQ7aCL62YUxl+Xl8lX0H+SUMnxskeHmSNKo
o6UguOsTsrV3kIuEerhEobnKREasSSXrmKv7YnD2mhOkkuS0F7HG3Dk7dQtFDCSCOQWj1gBqk4+y
hvVe4cyaGqetgpEgQ1m/9SKTjcZ3h/vK99HNkXWn6pOZfRfmgFF4XSqz2wwBokdsGlfO2xdfFaYb
a7kYSr6UQCf0s6YM1jJIR1U27Zn0eHQ+8Lw4DB9hpp+s8M/BjLRtMInuBbiW3gqQ/gkYweC0ThP5
/v4ZMnu5nE+a3LBIHXepru7vuevb+WrIEhPPixJXoEvUHfWH/N73/ci6rVUUgJNc0x1mhEP9csnE
vyLl/ZDvD7UQlqNWzlWYZFBP7JzLSjmbo5VPU0Qhq83qyZTkmBlJetPsZ9174JW2F22jBE2nN7lh
vHikWMTHzgYSxJ2v/3es05KFz6B0Ed8+bsfDjleUeADksY91ikoFZ+AXPBrWvQgug2FN5d26HUri
EJ1UOxstWlNWMRfrIFvOqdSxCpvtkQ3PSPIH03tiY/20i1kIdBVWsnMoHkcvXN1p7kukUrHmf8QP
IxBmhIYlRr/snKQWgBSGpotzhDcRsnwprGpvTzRIrakEo5wZI1RHkeCEydg6R+SYsX6T5ckVT9Yt
wFWiZJ++1bwB5Btg+EyXIT8vWNpTjpxQv6KzZTMh3qtHbqfSVkYV4hxZEmHxbBOq6Z0yMuBgKNJa
F2Gx4h7tijJtInz8gLpEkIF/1jZwzbsE+UXu4R9JXfacZzxYQGiaCQWq/Xp73yRp1uFzzZ5Pft8G
87GxghKIwQDuO92jsQRQe05mj6jgyMJKa+r3Etx2se7fiKO/XVTp5N+vL7ur8+qyltbdktv7+XNK
TPCaVOyLjfV2YffEDBon3yffhJs2HLiiuqzQCcM1WObkZl9RZ/V9Pn1sQD2ihgFuTNsdGlxH+eeN
OboLOoYFgiuscrXXRRc11NNH4EIu3dXaKM6hS0lcKQ6EJ6DYs8PhP5snYaiY5HSmODRu9In0XL9G
f79iccHnXMyiQKg9TFZ9CjvbQwjDtcbeMDIGeJWDH9EXZc6f9lkOUjA758RzJ4u/0y1VZ2poUiYQ
Npz7YqKqy/SlgpCACxUYblIFsvJ7drCimC40ioNE/ZC+R9VrGFDoWw0fJ7/IVjtVQRg3pPQCSfgQ
uiFaa0rTr1O9R0PqvB3HLwMaVKhJv7sAZMe/hOVm4LcjgQqzLWhDGAziamFhjAp7dViSOZlfh0/T
U+slyYTN+Yfa30mJGZqBChr9lA+Ndy1AhBxZIaXya33zrYUb6gFNHnkdg5T65Q0iFA5AAEbSeNE/
4zbPC0by2lsvZPRf8V0y+dhGvzbKSRb3BoSjITkpCgC8oKfRA6VOlOHvt3uFBwz6KdH6No0m6LT2
uCdbZFFCn0i1d0fCu7eDOEs1mmt0LWu53BHYKjQfrMZEwyT5HDvVbf0+H0r+a6LGR8dSVXfgur20
QLtLPOuxpFPoAr2nG7v9Oz6U121q1vEBAqf2m1FgLwqcS0jWF8EShFmDrPKY/EfW78xfvKsKpcUd
r28l41T+97o9bvpZLK733LRH9XQanaEMbGzgQNQU2KHqqq1F/ABpIk+n+PtflnWVEHeb0R6KTDcX
CvD1UZdzTUf12FrtHAJLtjTcaEwRzDIhJtNvlY/zNZdQYOLk1T+Dx9RUNXnR1lYS7xC/+0HSocwp
BEP6YW2Aowu9WIooQ00kMDkUMgX85S0zXjU171PC+Ov6G6vze+sBN+5Gc2Fq8seFYe0V/QUGcEFZ
h+7x7yPFSrGVr1HpCL4FI+XYQ0H2reLruYDu48D0ctFIPrT9aXmUpYABcljyF+8x7YKx9HqIDrVG
fZj/BLB6jBktu4Du6J7wUZsC81bcKTkICruQmGhudh247b/ceDN6XzdjxDewL7mkMKdPUlvvY6za
djWoFQvSw2AhxIiHUp/Hp5WnKU6LPY9FDMHinR/+Q9qVHcHKARm5UECmc0QrRWM3yqW9xUSGXX9Y
OX4tCZxpTKwxtP38M9Jl/xHhagKLrUMj4XOUcd7flx0jtuPuVD9xnPOCG0IcdKO0lab10bij5QcI
VoRMT/kErkuo8krA9j6bJsP7eEpFn7b8i5Hzhrc52oe31y58Ch2NHf+J0Tk4mho5oG4uExC8Ppjo
zb+8D7aE2JabUCu6jsK+USDfVT1AmuTHjCUUp7oGnYQPLtkCbfZTMQQsevTDZiFaSViW7xOv3cLs
xL4EmwAIO/KJfwtTLhbMxTkcQsRGoI0STgy9OamR20cF3yI9pOyz6SKMu3l05J2dsrNTckLsKJBU
k94wWLC1ybJEtIIl3EXFYCEfHq9arZ+wo16+VoWnpSfyiO++uaWUlub8m9O4Ytyi3APopU801H8I
l5DertgvTD1EoxDQuhhp4CggoBFX7n9vLkgdD5++N8pTj1StYdO+IxKBI0tSI1oFzCzBjY4+MC93
H/uM4Cdx6ZUBPyFpEcXywD07cxndkKBpiE0Zy4fykwJOaRY/z/k9jEpb1aDN6Hev2PdHcGvqtQAz
GZRmzvotjmzkURbZzC4XvlIab/htPK2P7TkzOsVDTzKzvsexqaA9mnb3r+nTsQ2U7Bb4UCNj5Rma
/Zgyqkc+5DBn+wvlGXEL4xkpkGT6Ouotwca+sacUHeX5j3rBkHmGmSljok/4UB6vgO+SwcaQigLf
V1izmUho5B+7vbOvMnJdvFb6WizLKY4dOOY/iQwyH5xANH02uNkRv55rsVL7h5pRDEf2+zS8Pk0/
SzkS9J86uQr7saLIxduRJceXYvIxacBRtq+wvXyzVFWoHmg/IfBIVUObKJnSHFOzW4n5KvbG4j/m
43kEshLSWgr0Asy+zo8AhALdnSa0K5bkHqUWjVBcro9XgPKBm/bsPPr9LkTsmXgba1vEMa3eqDZ0
tOjRb0R7ALYW/uVSpmnz8UGZLnTyZa6/Xm/oYoNKMo9WtXdWI4HXKeP41R3mNf7w9l+tQi59SDhk
wofYmAGP7p+O3F26WQKaL2BvijI8kCryCLYjCAdK+6H8rgN2neYHw97aLa+DKdjjgtRKRBFrnWbo
LeOd73SLVRVp1tXd6tmVoMTKpBr0Xl5CyHv+iXMwft/uExLu/rjHL50+KN7P5G9E7zx3oDuTk89c
r+pjBM+Msmbuuikva89NF6li6VjFmCjcGul2BVmicwmxTAtxU7x4a+Fq33swBIq22J6JAfj0jqfN
E5Bmzep5XnyQDlK3ONZQRGZFseTMC4bCFuFVmbwga/u2RKyR67BbCkBtDQ3ZNu9FLE0XrVClgQPG
Mm9K5M8u5Craa5O3I3xXy27h3oo1kAEMqU5Mo00i62Ok1WcZelFO4JhfR07RoTb8s6B6jjKXPnRK
pqocKkGVRIEIxaVkGh6UrKQJd1uBBbsLWY5ghYtppUZlPUOa59LYDYRDR9SukJ4fMDotzNZ3xwcN
4RbKbUENM698AJGs7+BYVQvGLz7zG1w9ByLNxBlPgIAauygyzSwjML+54vOvUoE2OnPzBBNEDBPO
bUu9XrxPKix8jeuPLUzTOqrtib1P+27CkwfUivH8j4FH7ycEdvCySF/EMOXWIh2hiGB8dw5+PXUu
tgedMmZRYgwU8qvJE4z6UV2qi8QR8evX6I4iN0pOcJvK7lz9Dd6zh9eZYV9wmN4nd3VsSf3FnfiF
JcXUKe6yidNqWntpeXdC4qn/G/V8AswZPq6iENIwL29CDsg1T459dWQWrRsPmDsAejH7sIXkCHZr
woOK/qmtaG2ktn8S55itJWMCjfBCf7B8EeJM4EN04NMqZI7kpE30ReN3n8f2SpbtE3TA3tEPxOd0
dw2NLn8d2qGa3DscsgHKgFnWLoMnrjX1pQhMu5bpSvRK2hDI+kklvebWJu8Qkkfme3y6mmNlP+XS
uuCjJ7JkEqrM1XYz9622AUbt4+1Uf0TmqKaMqAd5BvyeUBkB+YcrHfxsPIrwJuhhStq5+REd/WLS
H8eGpT0khIh1qJFosqrRTVBoW9d6fAqgZjvaRZVybTbaIWZteBaz0XWPx0nkI2+gQosFa5m8EbAY
GZv8+cNhCTwi9gsi3uIvTkOde+kkJtNQze0b6D6E7aAEtNm2FTwWR8ZLrW9AdGULy/u148cdtr0f
H9HEe7NcSpNs4GiUyFjzVmV4TZ0WW7PO/mXTAQptDOcCK2EOolbXiEzprqXL5YER0hZumMwYr1l+
so21nhLbNBtQ9RIhJ4icbLrmOcmDFjHS3HLoQsgd7QMMblsgdarwS6PcGI1xeKUHuSju1LOhfS+e
riEvGEGf7wOzFSsSskgVKMXxPx7DiH5jEECv62VH9zb9hs46kPhUNdX8FFHiVezAMSE19wgyzpYX
F2hEBCb/R2pkHy2miNPOsIuw7KJr7ZY4zKefcvzF8pfSzrZbB9N9z8I4aau7JL2Orn9yBTfIvtP9
nfS4lnIAkgWvdXgpbVXmy9W285uRmVZqDBrWtj1EJ47DhKXpemMheRH+9Am7/+NLNnjEsx5jsCOa
iMW9icen3bfzz+/MLg6BRAxdUzIrB/qLPuHtIyOa4eeKhSbfox8+n9/tJZQqwIp//GRr5YKfqQyo
N9MRlCCw72gBTBRE/+VXIIPU5MOWvoJMEK6WfseUDgSPQt4/qNQw8XQqimHeyP4TsxTSLRHu1U4R
Nd0S/Y1wT8vYw7NTyzMZHG/YQfCsxoD5SJQGhqncvmXsPB9E4BUeA0YFZZXcJ6oz+NRsXPHQnHiY
Jm0Dn1lvgxHAZVkKEmUP7SdFan+ep++uNX/8rg0i70L4XJbbVq6TzYtp/OdBte5jWgs281kdAP1z
6iaNtFaivhQYoGSWmYtt87lSXN/SlKp8sG52qrkU1q1S3cLh2jqv+wKdwIUVpWDVy0Db/sGrfbty
rK/Es16tUURvBFRbf6Agz2a0i1+JHLEsynWNlrrSdn2P5Uj8+yahvr/AiNe4TTyUO8YwBecLCwuG
Ts8IbdLanyBlRtIrhI8jRfcbvK1uLUFbmOar/+NsgSkZZ1MtDMaVhiYnNKoUpc5E3a+3QHiw4S8x
VUFX2mVYGbpnjsBtIf0GurtYtp3U2fjVVj2S29cTEpWHO6FY/DQL+pNcR/sZiJyMpLGqMRAcA/ut
BSsBKWjOmFimYL5AiEBRHF9IEFyrq8mK5xFZMHkpv5Osy8eoVWMC6RDpJJF0n+jw5QzhwFOH++W4
a70FoimFCNLq+PwdGYRMmSS/w6Sm7hEMPg2ksiIuJzydBBhjLrwX3JcoSvaXBm3hkC6RtWAszPIY
v9KWk6ri/MMSxUNX9d6FzD0oauPpXEngiSPEPaEu8MXaBvvB311yTRVcdcaav77aNhwLxVxVXaoL
TU/ErDGwKt2XfgIIXl7cGMlAAJSHiYHpx5BPN3f6Y2QousE42OY0bF7wq/ZjfheOQ2RiJwH+Ic50
fBUhU2nn6Y8jFykNZAj6rU82EZlib/IqAO7pIOOxJadUrgKxxpLwknyTnztPlHqTrIuGF9ICViqs
C5WiOegUcQ+nS9G44FIrIyTirivVmr29V97rzP68jbgSMIb9Z2V6AdDELEZDEHF2L11R+9O/cs3U
q6q0Ew72TU+eDdVe4Gm02lDpA4fGTMgMgrHnlbqicmZzRZKKDpUAXY/lTfuddE1UdCm6nUhqV9KH
DNHcaDvLtwRL+6PyEIYF+TM5Lj0lQQUgItlULtEVS7waze5YfnqF+qzR7Pidgh5S1k+P1W4yMcRl
xY4v5MFkxlXFduzvGJ/Zwa4c+otrdzYfqUiSFFoHrUOHx4fVrQh5jE8EZ/1tEii9FllQTS0Veftu
Yuk8zXrzmGq06lEt0juJp5Wt8owOn54PpOIFCUNg/XPruIoIyO9nZcw2l10ElSC846Hxnmy2psS3
9U1RsAiM4kzATBUjL+zYG7YPNoimASwhihKXSgbmLfGRiYPI+EVXTHjFedpeYCSMnoaaagR6srMt
mVj7LSxgOn1XPxtThiraZm8GSJpbZdGMSz4jqu/0Wy/90MOMn4Rnsf9teYQZ0oDCsTGxT/QPqs0k
Obh196Nbe/JPju7OpCz5O3uAaC4J2iKkw3mvo3aJEn07u1hjCbRuzTZ9zgIC3xykI0oKl2GXH5d7
BLHrU1baz9P9e6/Ii9AfdDkQ8/pOqXLPxP+4GazQ7h6OYZId7LN2707pEO6pvNlAJM5KNh3aMtnJ
GQoii4Z5Vegrhgho7rLzb/A0mMHEAlzlONH8nrNa2gnArl4gQj8lV1ZCzr8u4AVYgPvKOhDUgAW+
wlgVtVGS5UjHH9OhLnt7W+ek6LM4KUzjFCsSeS8BxiGgmr04OiC23BRkiVMosUIjcYdexAPMdcqp
/axXnhq63y6rjH+ymZ2Y4gInBfGmc28PeqixkuiHKW4R5qNunE5/gLXJ7X3qduc9zL8w0tc8Syhz
Dq4oi57PcAX21aAo9KEPzNqLOQpGIafno9UZ8q3nbHdpis4ISThOJ/IY9MWHuS7YkGysJ+AR8FUs
djU0ckf7HpxMEy1YPS8oBnKRORJW5M2auV94lGnB2F+IQJplegAk9fZ43Hq8K8G4KquLVYd3XUYh
ajFXP14abFLg1ltc3NWafilYbzKyXI2V4apnAZFTljB0aVcDuxd5dz+PJ0fmhtD8X66MyZK48mRK
okyKBIuHwbZoEatF5SrXg0zMaujmx/U3U3DI9g8oylrSLt2sT9cxlttaSIf5c9rn7Nai922TeVKu
yHwyjUwyGEKMuwmLnq6Y0NHpMDScwSxyStO9ErZz1hbM4UJwlaijk6/9VAN/VnZSMHkEvmy47+oq
LOdOb8vBOScze4v+pHJ9E9sjv6BoaH+BkPpcevWXjGffNLrdypcFwGGrG82PYkS2JxsgLN57QaQT
nVkMZMGM2otUMboe2N1W+B57IgPItH3WrVVMbQf5bF/iWgLF9VuAx2JNHpEbM59aKnjnEme+IZ9M
dNbDz7F8sqcnqbTixU5fmlmWgR7y0TdEUQXkrQ7M8cRH/TKvEWVGVtb2bZHTrlYgcaLEaXZYI/tV
Hed/31vNfzFvPEUe7e9rvprHQbjlwH6EB92/dAXAy0kJnBdAnLf/UYRA94fBlOTt1yO+q6oHK1u+
tjx8O2Rn72+TCsRJuwAu5zkpGmEmlI9/UmrKUj05mOrtXP24IPn2g/sA+aUTpbq9grhmc+aoi291
EzVpxxFXRaNwQOaUd3Ie/V4iYRUC6ddQ38vKJhSMHN3nOpgA+rL+QG9dfUBdSQODMBJyQbqY5xt3
NFxv5LugbKsR+qKHndwpxJWXYk4VgWXEtJ3C9WNCpQuVT/LUnPDMzMOAqF9BjwcXmZtkjXQJJBB9
7mXjgruogYeqRCkcGwc99mdiN3cnp9HwoT7SKhTuGM0zp7NVfOB5lt//BMBp24nRYnnqp/wh+Nzz
l/pxHXvQL/ZqkE2xIq0S5iF4pmxRemjbwBxZdQ0JMA9okE7QMyAAFqgNoqncEIwQiS4IiqfZrL/v
yp1Ry5eyzLHKGnCYxjq4DKjGfhUTOwZf1Nl1UzunNJQq/tNYN7NSHEMNKjdGa+nhAvPrWlXY8THi
L/R6bg3/jAzsXYaJgldZ7vaRDryc01gnwOcEL2n0J4oPoq4skiQlWNdxEBpmY1sxU53pUO8k4EQR
Pe728UvcOmcModrWoDEMnZE42cXgHww6nAPd8QZHbo/j+QyNj+F5BXw07pfbj5IR43yCR53cVleG
sQSHTQgTU2qnX5jy0rZMe5sA0dJU8HDYKq0jgn87//C7Ix9PPKkFsvHgsvEAs6UlWdAqyZGh/Rx7
eOdEUPIGLPIs+YW16rmVLvm9ZT5skuxVjFIrpttnMqMDyRBICvPBbxTWs5osSdk90Cmg7bsjccTx
x9lAXpDNDWr/OVGTMypz5zoo8vK6sEibEwXtbJ6cI6PfTGs/Owqs0E/nPz3/VUTS9UTguVAUjdOU
OnPIA1+3GpSsTS9Bm2PEF8f0tDf6bab8FidEnYrK0bfhtwKmRo4D3V9yWuctyOqXFdr6KBy3z2cq
w3aqNOSRARg8NekGcNcnthF5A/U7bIcDUtg5PmKUi0p9C3R7xCCQC/lIebUbpn1Q6yt8QXPem2jO
IF7WUaIH117Yb0zEGHuIx2oTTEq96FTvTbDpz6JL9VHoEbNG/nT4bpQZ9QPaQDFN66pnAeR2A+IF
LVIg7QfBkI0/zHmzizFeRoA5Nk6sMaYhBtAXPjrCcuMGo7cjY4BTbXAbjvRnHrNBjqVyFn6FdRd/
Kj9dWo6qUdtjcDeydhDK9ObpH9qHmpW3zOBTHesGYkiNXfNeml2wJlT+wLHeJFYP2liLbOFBvaNh
gM+pw4lAEKdv94cZ7wyOoQCaa5iiZw2C/T6g3u2bSuhK2GSMa1KP+2Hyo2vzFJDy0Am1GwntiwZo
hP+Z/8tq1ULkA9hMmuzCzWGgeaPpoqUmJ+bw3aMSEfTc1Qu5rjzQVVucqIjOpNfRKaU0Wk9Z3ASc
ZCliO/uOayFy8XFWLtbQw8LYrb4tQC/PcK3lSEax6qOdasqy1U9OcaOClrDw+4SaBf0RIFumVakf
CkUvhjX7jZ3KDDAbgWfMboAMc1HgDszI9ZRwtvn+SkNXckzqxdnPP8KXVxAdADDBDJz9bt69ZxxO
KTz0Pwl+FYrn5FFZ6SN78vl8vTxzdepw1pMwAdn9lrmNtGjq+J9YQOknBU0NOdEl6NQ3+M57mMfp
JK/bag3dDCNjkRnILCQ3l7TOv+K0wRL+LmSV4fdUl/MettQG+mV0cvppQz9pkjuFwxJ8IUOiSik8
xpG+wfD3iFoYHtp5NM3eVI4DTrXAFF2+P538v7rr0WvFV1iQkNAtmyD9f5jhQ6y7vp3wUSG2B08J
pR5qPNeLWV2GMe7bvG12KyYbTQ9yHWjkf7y0kE1+IeiriVwBzO/whCvx3FbGqNDfygwnj8J1R57A
vu6u8br775VSHWyJgLM71COUcHcYuko+uUB01apOvUA7OA49kFt6M7qDYIt+9vJjweG6x/yK+W+3
h1y/S9ZeMjkaV/x3e4ZRnhBXVIw9KqjAgPXxirglMidz8K3qk9QsQTD8YlN6PhxlmrawRpNNB1DG
gM8VpJOz6IQH4gtLDbM743Loh8efSmPJvZu3TymhrozsrHyj0SPme9r6HYUX2cCklUrU5s38yo/5
AMATH8aUt4ieqEyu2AuXVnesUxqdQZ9//Mw7urn/PCPbIPFy8aTpE0U+ecXqHUGfol/3kuAaEh/w
gImQP1gd/e/ganlWznXJ1+Z37J5CF/7aCXEp2ItT4mmpxdFA6lGDWVv3pVmwxFjXCCxA9e5iGWCL
4zyt1cvWsuIIJl7E4l6uCa+VlCag872tCkGGhu+mR2sjIqjIIXV5U+aZdpFdxYIv1v7RU4CVb0He
ZGlmxvvQYgbAufwluPb9JlXVXcE3ibjaNKXvG6xBnI2NWkIA2fZZcDPWrBFc2K1YyPSlSVLGo6wH
KlzX+ZnsXn4t6WqrUDGP4OOIn13Fp/EWPxf1Zyi3IRBzKcHAa2O9XKG/8XP85+dsK7lKloNtN9Ib
Y0f0sbrwKu+fQZNnqqGLFSVdwnDZAUEvbwjaHyOJEXcFOJ9CioyQRDPG5DTchKQ/mKd0ZPMbORei
bNHSGP2stGmYFmHtahn0W8ypZXBkPMH6Val+Uvq/i7Wrb7OyBLCeL9CShTq4OndihqNpK25tOfJu
KrF4nWWYAHim+15wwWVXisulLbgos5gs8zxxO1vmqvXzzEfKYkTW2YNx9t/ca77PDs2ZczqyUETi
MhWlGWTe+Ast0fh6ROvv+4iz8frbG4Qj+5fJfhgGEgDu4VhP2/WkXtQUV3XRwN/1dOkxfrUuF4ic
pV+yD137MvUq42NYd6iLUXxwqZnVDCXvph8J24s9WDl5G6aFrOVgfmiKw5cfgljz7EJ4IyTJqekd
lGdwQRPr6tpc20ybvLJ1vbu/IWFf9ZCK2BLIWY6fDD3nShfkKPDybl1Ol5x1l8GZC2rtQEo817Z2
garbG0N2y584VP58BCVzGxJi+MxcyDV8dsQlVb50UZ5kSiRCa249FunGyAxr8TJbP55FN/+Pm0YZ
cw8KmlIuWB3dgeUGpQ4ThxRJ3k5jywvI6PsJqwF5Fr0jwlC/ZFXQTqmRjfjY37XVZ1P7/gdsqzIr
z64vB7o/TIdzim7YBb+Vi0MCPzo2oAv+8ZgWAPLv9aImDyV+Nibx39HDTRT/RzLNk3pLdO3bG2xb
eniJM+5E/WESSDLelq8EqV4wEntgsGGmQc62ORZHcGynDWv9TF4EEOsE8GqLKXObBftuNjtlvkBA
r3QFEl4pFHQ/tjbp/P6PTdjYFbwxID/MO7eTRCDrWWS1+ISxzur3d5y0V0k4L2n3zaRVULtxXcnj
dnyLxe2jLJnq5Qb2tmmZuQ3RCobkETIASo3J+5gbf7um+PUM4eYEJwfJI8icz1tq5u6UNKmEKKdk
akl/sEGHBmgy68jATDB7GvMxPsjYjTkrD/FR0IRDFaVp9rF0+VFHS8VGk/tOpUUnzQIXe7P4xzlC
jcXH6J2Dha8kbWg14SGr5laswNHtB9yzUlLvSoG5y6W9R6kqx34nI3yn97CwMGHsjgZcONhWj8o6
Vnl9JAa6pak/zZmLg2RVulscsgWYGExwh/BLoO4VXlWhfE5sNBP2dqBqqBxSR688IRWRvZerDS3U
/a/hr5D0VHfdjks5uaYbdYii5gWRt3nvCnqbp50yoCLtotDa1l5x8q7Mv1jVQHRCylDpah8d+dYZ
3IAEuWkDJT3WCp64+WXHpHS/xj/t3FhK1/c+N4xWlHB0lDe71VV5Bf8tOOJQiM+KXvhPVfdI26jG
zIZjJNRRTeM59srdXpFuMwcD17i2zrZ/eZZs7taa7IXyZCCeUSAP486cDOuLB10zRip7nhfFWgMg
Bm4Rqu4HOZgkg2EYQKL8dA5j5JdJmTzS9FSOC1XM8ypihbDF5EGnxpEtk1Lrj6xbizzuGFrhlD+4
maONJL1CyfYxXLn2GCX7JF4d0HwpOFfy/tGFNiSLSut0xB4o3JMkhF6uy7kgnZJDj08bR9k9i7th
BEDWFJVR98sIlApB5fhaRLLucBepCk8qSAAlmrZpQ5abBEgvKxRGY9PKDvM9XrR0Vw1Db5fUP7R1
K70u/gxGEXTys9IDqEMeB6EredKZ7I9sluttEirGOh9/InbWWS1aGDwwR93l4vR+7KhZCQS7bfB5
9P7TbbXTPAhGZI6btbFbGYIj4AG8kMzOf79uuBUVPvZmLhqf0w4vY88E+fMAuYTnObiP6ISY3ZiI
uwwm5P3rEP6l2OOPmDScmCABSrq/EkZQ6PN9j+2YLNU6nPyQKHodBE0VvMBzRu54H9KCVKLtTX+x
CMtAWNU+m+xZuKqlPsL2KS3/dKMYmsmJWMXa8djJT6kzkwOxqlBq09Dw8gvPtnPbFsQTmwxuzct3
EKVcUeb6x7cqdgebC5sd0jaTqixYJFXemdaFX6f2+mOIyYL/UBEkvjDJWzfiobCLG10ZIX1vZy+U
z8O800AP4HXLgXz+meovPI26cuXZOMk1kJs0nq/8uQR1zO22JkdP7xmLQprmbVficNOJMlT8uCz3
ZcZCySqciw7+X0BvTDygRuaX16bCUMJ66kej8LBNmQk150yn14r6OgnIkARWMZwVgg7oy2o8/srC
fo9Kdx2/2uMwmL2JebLzouQseYlBJLp/FmsPAWZPWgRk0QN/6Le+3tRN0gdZ2j7Iy19vKGun84Eb
wrkEFpyZ3nlGrB9bIMcudtDmVSQt+3/iJ/Wam/5wqQzAv5bLQ/tw64MSipwbuaJSK6MK149GEjKd
WWtC80xcMnZaiQNm4GGTPWRfqwwjNZ3iCIfSBmtl4W4Tz/+8Se7pIQbwuniekqU9hpcI4p7TWgdX
p+oIFh98F85mj592p6HBr5ENnI8qEbM1J6m8xDKMTbTC3zXURqQtZeFQ/6kx7eQ4AK6U4eMBEpL7
c8t/QuNYZQy1uQ098HzLriqxxSdclSzhiWkZVF91m0J6GNXmqGXqcDZH4JWg2DO3ml0GTxUYpxWt
X8eK1LQP4Q5TuWYgEHaa4pbyxg4go4VFPAZnNX+AHc6j5QUx/8bkNKpjJIiMa1eZ2r3Vyb5YCmUI
s2LZm8RXhYYjbbKiqrsCe1u1U6IRCVwhTLgmSfDh3+pDJMcHS1TPd/74lqlL72MhD5AlbkIQumSn
IsT5nItUtYSiTlTXSpt8H3+pjIHezPSZQ9lTDKh/nFHZZfUoVksmabrYrL9+HtuGaI3IZJ4E8RVT
kd8kL3d7QjFk5eVF+IMJX64mTtXvRV4vyfTpvO5+DO4gVq5Fur6lYt3VgqYdyyzFf8d4DnW5klrI
hFRMwBNp0TvVG68wHAP5gw6ZgvILEQ+a+fFvZ+QUA3WKe3ifKZ8+8y+P+4Hh9bJGOp5EfU5pYXpW
WyHOUPw9v4hyJjJQaam1OTpJwBLll9y4RvAAZS1tNIjF/FJ8glwlWIN2V/g30zpj70Q3xKSNiMNw
dFTqWxkvOAgiDu9DuI9iVPDiXTUyDH5ngYp3eblFw8c5o838ZDbzB3JA4YzQKyUJcD9H1LDyRyLU
zYguNB9n7M7EWRjlwMt/Q7coCu2cVJXy/WCIK1RKyRlQFyq5J01ykS8CZN22NtLTi3J28FIq1ZBC
ro9uCM0Ttv0ngw114mlB2Y8YBe55B5XbKNk93A+bwyp5B51QL6JpDyXxXFXNkQVeLZKPVI8RkY4i
T/LvP8Ik8cET2ekKTi5fkPiCP4u69ZL8qMwoB97JFMPwmCemFr51Ajm3GD3u1UmUO3gfVGXKVVVx
BgEMmlHbwm/VZxJz7dWM1RbPOVdCRZ8vLDXCA7Rc9uOZsmvojtfykeU2Yd6mnzFelB1eMvbLeTbw
RlsHfMSeJ414ascR5rZWT/lJJ6DA/mBDEoA7s68zClFvRoxcYs9B452YV5Rq4yMMUUaGd3EEWToU
si0cocZg9OiH0z1JBDi/LuMK1zx2DpEwIDG4lQTRHlA3WTGIFUIKBqC/WQLa746McYX2mC+lhdeT
sO+RR0KmOtdy5IEvHYhzq8amFQ/jpg2yyxMJD3CDOaBTyZA1Zh+hcM4SQ51DJ9Vtpvc8Uocze7Iq
75LUZpeEUPD6YdM3tFclYx/2Cmtr2tubw8v4gWTGzSa26HMActdWzDjH6DQYwCeHKYVYWAzEgeZc
yHRqbSRn0PDep/K40AcH0akgH2HMMisIMBSHEJFgdthK9rb/TRlxLVl7hIEVGIoZTS49LfEJWewq
3X+C0plUinLilpQJngnZVArFxWtigaeONr25AELZnhDv/8XnL47UQvSVXVmilgttu16wKt96bS8t
Ea2IE3IuWgcbPnXpVWfpeqd+QxCkUe0cw4UYVuIIh9Pc1+w8qcctfmCRNRsyysjQT0xc/dn45hlY
ZPv9AzIkMdUtoXhoSXB3atiAuVIeQY79rRF3D6eq5PL3KxzAPXuP3o9q8xncnjwNzknqiejLqUMI
VCIVFlYvVP4arguY+55hFZjomRLJ00mTlOS8FWMig++BfDGqt1wlsZ4wd7xGUfbQM16A3FzGwQyr
z2zCYQdP5RZaqqQ/x67059NwE+BFDMmjMUg7jEF8mN+gRrkpdNreZFz1fV98MTUoNywM3rC4NrWI
0Fu8PwVIA2YHlQP/6eIFMu2LH2OtFRZ/2krf44tZnsEzCI9SVMcW7W3k6lHOLNVKm92yOlYn85Vw
c07ZoOwyIKFTR9rqlRFGUo/EGN2hXxgj1CAlbLsBAA5z5v3ZjYdwftfkPOLEw5oX603Ssw5K/pht
TEzljGxeZlokdNPvSB/OvGypPra+f4F61GoPoBlpnJz3ec1YwwXyMOEsyEZ9tjtNGfxkkAncm98r
DZqbl5SE0qNFYJFzltgRLyak0XOjLtrbUTA9A4CLiHs18Ev4csrXuF4VCng1OqTvnp7sHaF6swJs
y2pUEVV1mIu0AtJkXXauguHSn+47LuPLooA3jCjjQxNxL9NXFpX5oiiWUl/Ha6rwvtgmVlFH2GAK
L42dNUZBNeOSugTs2MMUcwPscElzClIOZ+KPk4xY1n12Docuok+ntVN8ew+Iw8H1j2EdO362fo0a
aOsV/XOs8D8jQMEQ9XircCkaCkMl5+wQS/ziLmm6GuahG5qTYJPjES23oCu++CBYC9WiB9mZXj6W
vMdC5wdGlUorN6rzUIQ1mT82y4286EgVxVfgMWHih7BPiS38NELQQrTVIo/MaKAWWH/VQ6f6X++M
OQ3Q01JeI+9Ho5Ujcm//ws2XVhxI/t7izxtKheut9JLNKhtBWHO2WVQ9zoZ3hI5nmtbhHUy3Ew9F
FMcrYW6LMEXlkeIB4IveXkNOHsVYirlBKiWno37GDL1eiPoPm3l8z045Vp+q01MXtsYw1oX0GHVN
U7ouf5xjPDBXOB7Gdy2+ECzj18jJgDf7HvREFq5c2HVbIhy6YPr843QERQbyvf6yEqcVdDxOsNpO
lSqakTsCdCtVJNFcoJ0smLx5beLma5O3mnkNp4I2c8B+L/X8ZBUfBLPNSR7YF9RH43P5zPiynvVc
qImr78IhdfC3BjF/HP4JlsXFId6Ukxf5R8Cr1NuSHEVyb6Gc7TfdAxAB1ntvwzZh/d06l26PmF9Z
JdGCZw7XcTydysK4wbT0HvtEJpeyKHSAvLfmNCGqIs3uaU9hOVRngcZip03OTVZLbJULUKA1bEKq
GeuSqZmZn9EXGGrnFpcofZySHV6fBjUngz7/TACmg/4nW7WuV2Kgl6sqZkCp1l136lYtebauFawN
2JMak3Fq86DJik3Nr9wI56291Ge6VXB9g1cAmjmC6EARQH1W5TDM4ZEWsIzqDmmc5YG5wZsPvwvj
bihUk+BOdmyfGqWEfzwBUnXfPOx9MSXrn0UZA4fd2t/NYzVZ5P38msgoAB5fgXTA0t0SjllMAnVs
KTedjKCm5LHwkLnA3/yEEVKDBVJ4nA16XbX9fPlT/0CS0yz/9AtctcrViQruc4TJC1tYwSJRFgtU
3He8c+1mBrwIaoHVz6/CKqJj1Db0es01eWbPKg5Tt2UTCVFo8E5n+ESv6LHQ6vLPQE06pUKhD5Q8
XJdbRBr/61FxuWIzWX8BchV9WhUblxcs6ijz+f1n0xckFIIbMS0636mFS4G13B9GRhk+7H1AoZaF
wh7ms7FLxD+QMOtiNsAuv5CYKgAx11Hcxsh9upOybyV0vMGIOgO/dorJGStZQ6KhS/LfB7LLNmat
pSUhSLCddk9TYTCGxpE0wWGwipmE/WWtSL2kjZFDEtYYi3gSeBF1e73bREdeXMTtxO9DvtrFlVi3
We6UP664mMxirod0RFDvHjdYfW7TbE48zPTq/agBNBpYwx0wkUwg+CSLLaS3bsT9l5ShIFBjCjGI
GUB0pVvBVbdWP0W4OldEXE5z2JVfKWXhhKrewxaqPIBO7keiz1z/sewt75RfRAQQA2PSclQ0zu6Z
GbJydK8K3Y3zvGqUS1PUCaE5uZPlwh4pHkzD8b92s9qDcfKaGrrnNJMAUsKWIEUIucwsTowqKcB1
mBdG6iEFH2dAOt8PIhElftvPtdGxx0D80Di7XbmLm7iQfsCQlTi6jG05vPdlGPUg1rYWPH1Lo/v3
hs3JXyX0gae+uFlMdmtqtpBXJe2zMPhRVgbwMrbA8yFKG7kR0PcHZ/lzRo+k1uQd0UzLbVemS6BH
dVfeXjXAvqAoi1x60G98Rf4hP8Zyo7DZzj+wwXFVYEwvY+JSk5j5YBvOHidAWag0e6LzF4W8ekxx
DJi+OLFfReu8VnHqrv8F82W+WkCHf5Np5tdcv6XSKlA6KPLxSv8UpM6cU8Bg10zfUrZ0taEMT5HH
vNTPHhTJYqxc3/jCaDtHZjlm1cCYJ2ZsgaMY0c5wBi0vuvlM+3g5r1SekmzZGWJTY/PN57FqRwXK
DBZILzFwIdOALdF/cvslrMu0Mmf0+LHigf19JJKZ81kdB5t2Yr0n3FXL2zVD8Sm3/qm4V95VQH5/
y8UZzaVQKSzyrLEDePjop/xmg4deYTmWYVI0fMeRz6IpZ+fZMsWpu+5HQ1aBvyXn+wkm51t1exlG
PODB91PrP/4tN52Ag0RKjFPuM04pexPmp7L0jxCnxNftyYbW1byU/JVJSUFK6uqEJLqky5maECak
a2oySHy1/If6dcElonAMxy1xHscD47KjzKZ6rFQ2w4vcYk6ncBsr7t4funugR3nF/nSHg7XkNc9H
Nu4W8KKhgn1+Rk1LmuY3khieb78IuAlJ/I4ycqbWIrR1su70PMxqhF3N0Ub/hi9UuoqGH3TZ9QPl
4LSqqIIXdynzMtTjbVpz6M+ObuRDlhgD/F8n+BCh5rcbtuzQ/96Vas6e/RPaSuz2I39DdV2PL175
lvpXL2pn/EuQIsjuSZmM+Yqwtj/YfJOTa/FJpKZwiM7uUjl54CnDm0DckFgHrP0q/iRVc2wWMNqw
/6tabPRYCweHfZ6YOXXT/2+OHbVbzaOMF1DMexieS198zIi0/N43KQanrn/p67KBTynIzLD2NJKd
g6RAHaKHapmNlSrIjBjcOeMep6j6qrPQTRLxj+4U77BrhYxBpnbjlX5NjiS97IsegGYF/adet02Y
ZEhyjxp+/dX4CT+E3a9MnSxJ+yeV+69SaIa0SUwv30N77sFz2Vo7Xno+m2e165P6zre1HlbZVTLz
TPSI0cdymY+d3SPgWe/OEDk/LmhPm2rlSUFWA2VwlNqj3+SKQhXDgtMX+X/RbEjFQ4xekkKfq606
uqPHNdIsypYa5M0bKZrGi3kPinClUtOjcQeGSX4FBE76Gu+jJtfGD9LmD/CxAEPn/iFQkvU9cE7R
lLX78se/IDEhc3kqiOUKOYUUB0yIF6WNmEVSaXpd8i56dBnMtqJq7OdSmFC+tXHlM8kUFpQVazRv
e+8BQ5yjML11gljtIBoWFnJzgj+urx4aXWNENUsB1h4H3qzEK11dLADzIgbt61Dqu1bt8v3xmJjB
N4fCd/AtdRdG0ScUZThlwvGbCKbHi0KtZmRI7wJLjJ1aL6R2WqtnPmYcw9e7Nw/aPFgb/NVn8Uvp
9Pde55Lk3Ke1FOKbby5/esD9wFlUxEgHJUGj0TZmOcKMULEtgF32CsMvpb/YiClguQI03rdGNQy1
k7Z2wXAp+Kcb099DbrevpJZZWAvim+y7BPJk2MkKXjLNvTJeBVMn9oYkFKvMI4WOQGTqjhdTIbFC
wEpK5WPnKt4jZnCytNE74ZyCgWgzpdil67XQHv2j7DTk8wHiID6lPMu0WOiWqg1XuPt0BvOo/u5B
Haut3eTD9zB4ggjnQdun2Bp1IioCAi7jSs+LR6A0ArmctM2akqz6gQKrKN2m+C69nKKyAs+EDJsa
9v3YBfqQiwpRE3UrlGXnkVh84WJEpQY/dPB7bS5uVfC/faHXT12APVwAAFyzjXMhNJ7c1ae5p5dm
7G0lMQBFq5ToZt9MeYDD8Z11oMH6OJVZi1b4a/OYHLnCo4CXQTJyjFrEWX7qwZPYWwZ+Ckh8oyc4
cjaEvrcnZK+NVp24jG9f4IXddYDhpS6nOgo8eZ2zhZr3fWPqkdRI2EgS3O87Gq11A2NRnK/Ad0Og
s64ZpPvP5CodnR83iUL5Ifj3CljnONgP7B9X69/J00i7D5nF937z6Kexd+kb40780loJRnnXp96Y
WDq5evLSMhEEfN781MqXbp8dth9XMrZ1gUkBqzjuvTVGssS21n0fzilIVtE2MEMkFLL0GVV06J0o
OJvQjiobuDawKVuWtXxImdBkVbr54O0EG+Ql9P93sXE21JL41IHhkq6tIYQq5Cf55LAJguxF24sT
bdAmbs0IEDKxm2D6IRhTKX7Iy39YC/IqZsSKAlebSmgPi0MixZSyuy+pfEQxUM5qfCVE3noG4HKU
zEvf/w6MWhSN/iqcUENBzkQX+vFNkkfW2UueWRBRsId5hC+fSkHkKtalTj0eSwBBaSXTucu2gwun
Prd6wLWRPCqKSZ9ZpUNzY2z28+E0lsHG1qchyK5o2xD1S8ZtQreUE3lYDQaefjNQKUNfVwDxgiSA
NCTT9U2zQ/DhT9Y9cCkJVh2CPOLx6nBG851qReanEc2kMi0iqpN/c9Usc3lJGcmusuCxpxbmquYn
g7OfvovW3hB0pQl9pDLmi/HAaWCD1QwnGQhMegiKUq1opqneMPq+3O6ownfwtX0RQSvhLX/U7+HR
aDmT/AkvEyHcnSeY1cLZHAQJDIT/Kl9PBeRdyuQTyqzBLiH+C6v81id/I4Dxf9YFVd6il4oNq4Rs
jezkRhsMqPDZGNRgtbpMcLa3vb5fPYMtbN6OaENTUHCj5MRzXcKrIb/UGXrajDx+hsHqqVA8Y3hp
WVqqL6t6hG1NjWGKUvrqX7bK/LGeM80fxrd8zjZF5gTx5RrsqUYxKwkxGroXjlNBEsPDX0t6kjYP
xTz8nIQOljZUlnCnln718q8IxPFJks7JGPKOXXA11i6s51Tkcs6bmsF6PjvZgd2kX29OhaYJd+iz
nuO9XwSBMLaQHThAZ8NxLIoAnt/yMqE5TV4lV1pm98ieJZCqpBT+BPnhp5XswxORHEhkhEMcBeuL
HsR2weLDCOrCnr0UZ7X0QBIHylETpIKfh5wtFkJDJPPBBns3fsXf9kOKtuWL0n8ZqIc+vgl8Nnj9
biC0uzLEUDnvVUJQQU2BBjxvIKz6l1AgwlRKqZxONVdRXXomgMJIdQoXs2hyqtznVRZFKoXLDxOF
toAd/zd9vLPVulQTX6VVJXHPeNnvPGu72QeyA/24Iun5G2sKUNhxLBuY2V7eaeM2NM11gOcSHCGw
6piRM4UKK3EcoKYB00wczzkg/scoN+bNbJRELZmmvUxfWrOzR+zZtdFhQGY3DqfcW0kSANcbuqLi
oJxYv+1IhdFsVEJD51+MExSbQ8OSkDs6rWkPdTb1NhQQTQgVRMWiY0DCVfPPMS1R7LiXVh+axX0e
lMhzy6IzoTv5D67ixAk3O8o07eiIIpqdUS3vc+nA92kKQdY0MK2Bn5FgqFMzkbApxHZ9Qvvs8IZ2
IMK8MV9TZ99hzQLCV5nmEiweVRdFD4zuEBaC2vhrSNw4A9eTb7ev7PM66QYPAocioD4btXpD+KMB
Xf0bdqhwoiHaffX+Fw+cVKD4Ex5aO3Y7bijuJ8U10sdZp5bjTwB0kk6qVPv3j76NC6qvj9NO1s6M
2ikvLYkM6MVbJ+SXmj0TYsuYboLS5L7/ReU9RA6+JynChrHDuXikVYYt5wmXPf2H4gZKkKlverU8
huWAOGrCoCz2nn8K97kqNPOt/BqG2vqyuHNlIsiiJ61kS7pRY3qtkCvmbuZVhA8ftoSe5WywStt4
laLs5qHZlN0FBZh/kDKjvG9qjuKbWBCRAe/dE1xE0QpgbbQuH2+xkZX9kmOAxS/YEt/UhXjdfUc/
wNRAwSSe4YRwGs6MnSWDN8S3j4K7F9lSBRIEjrn8i4eVLM/ZOhsOeCGhs4QPd9eyJMYLvXSMSivo
yTkBwidU3Sr7ys0Ei7in8tfXhN1q+pOArAPTkdV//5vH1MnQz3UWLp4n3iNCQxd9ik1qitleFt20
aw5CDXoPiOwQHGI38fmyqhEd3U/SUeRhheynXWG1Vrm8SEu4Y8vKAXpujUfBcH+m875paszRD+jd
0+Z5ZCeaSfJbVkFHU0d6Fh3+1LJ7ivGLbfZbvlqse+ILN+vFql5FS0215NqRv2yYoEBgXUQ7XcmZ
yo0DUNotC9cGTZi386U1PwVTu5Yxz6OrnTyfBrZOA5SrPMUscw33WSremPLs5dgvQfHEiWWOkL/j
BIszPcBCE+PmQkPGQcMhgPhVPUxeO4+9FiK8Xk5vw2PQLfFIr4y2oHpIGEkFhrHXZ6hH4i2HGXTp
kYAtA7214m8jhcy2vZjeiJrlZ4iaw51wrz+iLZwjy/mOR8ExsrgbrBM4b1cRKHJsrqHOhx4+IiRc
NWoOfxFTa91asC7nYWkmwqqjPgvmPa93dhN3xZ/PJoM4eX+zId+l9neOnuE22rntqXp4liPveVm/
uR8Zjb3DVO8VmqdDrCX8BKTu2k/UwIBRWvU2/c1CqQ/gvlQhmn4TZh2M9Rygv29QYEcLUYNrcRuK
RNKxjYibT7p84FgR3AeNiSFIYUTzDJpRjHw/0KaBFrDoYX0goVeS3kNjdXl7Qq+I44FM6B4bsuC1
UU+L42sIrWXNVD9I2VxhNFdg6A2vFdSGN3cXolr1CNc5D/6c8hsdQK77lGefqrQ8gaWj8B70e0P7
TSLQkifiEHBUqSVVKEwXkOmVe6oONmcmZFXWDOwkdiCMODEYIj9vJmEDyiy3Qou+Y8k538t5GIiW
fvzOZYyjEBqHhzWgpmi4DdFeaXcoi4/7pWDf9rWTT/+0ebcy5KME7BYtG+AD6EQGHcxtoN8Z56oj
cenmczfI5zGJMz/OVNg1MWrpdIrOKOZNMtPk0hiT4G7+4NTi4XBaVb27qQi1J7v0peUG8OkHvvTW
I/VNLViTMJxdBZKuiEfCui3Zn/VCQ1MPb2OVg4CnznBkm2C2VYK972SS/MGmc311JJ67lq5fRtx8
yG+WSTfG+/KUn1RqC4h3jrPX4zKoJ2CtoI5LW5V4HCl69z8Mcc8offnVx77MQRYQs4UBa1uWPFb8
/pxv5Ik7y8Dt1BkMkSH4+Kgo+JCAtiHogDF1WPHWSAyogRFM8sqU7oUSIT+dMGe3s5Z0mJB0JEWF
nrgFnOTWtaxsbhcTfT8mW0+iQdXGOTlJxV2w+OpPKmxTsdGXJOmohB3ALM8oTQWyoWvPSerKvLgd
dUN7PsUaKWyu40KAbIt/R4RH/faZAvId5TkFBCC3ELoTLzEwzxuLCrH4FhJFlC0d80w+necHYO2D
FydpDDI1SSwWQtlwUZwMnCAJFX3hys+rtCj4LTeXNI/hZsb35L8rYZHKP65kZrvue+RmuQk7JRDS
CVJZL9STzhgARI4cB1HGPIjhD3gxMLuvX1LSp9Q81bDmlB0AxDTKw39GGx8z3L45OASnkg71nQvT
u2cFPk5yhg0waHIWsNuVb254JkumTx2jpxkAESM5tvnhyaKwFA3NpL9RrPmFt7Ln8JfQzkT3O+xb
wvaABYOip+sjReq5AcbaEEm78TH1S6eyI7B6B91I2/vByUyqr1wj7bNA8ZAFMwIbdpFrVGga4yOh
hh6oluzVPgpP8/47setXJU5UGh+c/LBuzsIo+BVq+2/9JcWTYAsh0tmI8jB3QtBzr+QoV+N/fILw
Aj0Sfv1H/ma+hj7WBk3ezD+dqwbq8aGkV2TUQHh+yWmbbVa0xAJT75Jeyb1cir/y5FwEtg11QExa
+nTcSRJqesDwsPYX4WkhVYwwUZaNRTJ7frb//pUnt14Td9X4eZIvUVeOQgc8iuvh8ZW9fD5GMaYL
2ZpjtBWMBz3aEIrUqagJwE/7B0U4qkb7UaCUC3ZzEE686rGemC63b8EuS78NsT6ArSH7OnOKXwhx
N17sJUhtK101ujNA1sPB9pwDqzodqjxWKpT5JDTnBAmlq/uZpJqLLW+smlMc95v8YPQ5kdFTFchM
e6rvrkndGiy9Tui77OsMGODG8T0PCOqYDaaMnFgWC9HcjkniCjBU5S2z4a0RSueMJoTMY1cLt5gS
bv68SrkXpFDhSXo4V37WJWX1WadcHPEe3+g7Fmxol/eTWtEOHAZrFFnvhQeT3Ybb7tGgpE7F4SWK
RUQEcjTa+WHQqDWbXQOMUujHaWsbRFHd7X5VhRtRy91npCG464LCbckb7eqixbwzb6JNkOF8NWoF
OY1UgMKYd8HYD/xRB1SvzJExXuUFMzdEtQ51+v0UOi8FFNL+z8LRQlH0AJQ6qV/c0uQtNw1X1m2D
kbfEHbghAJoKl+djQ1oOz00w7tVAWOW0860fVnyz+esM6JcrSDgeF/2oVnRZpxGv+hSsASUl4UcP
ZZJzbPk+nFXIr35FeL1JGCExIbjnq7dWdI/ZaTdUtTaza//PUiPKmhkQgN5k2RYqO9urhlcu3gIA
GzbzQNGhlY+lAO5Npi2A9tZnYtBWDKd07kNkYfxMaT+/7SFQYKwffMOnEEDV7hN0LuKfaVI+WOMY
sgFyvIzY0w/DhfvzntJI/Zpx69SKmXtK0jPryfVvgDY3wz6EeQyxauwzJ0tpNHKM8brLX7NeEand
0UXHVBkVtS0OAHmx7SiiaackEpnIRcrkLvHDF4HXkpjpGVIvtqTDla+mXEgyxpbFOxe1E2RkRXRR
ZhDUa5ViBFemqXq7dIuIoLy6BfJO5SqAU9C0t11H6+YxVAlaiGp9mcgAdzQg54SzYD5yp/glykpg
S9iJcgSgSlkoJmMtg/N6dC2Qgv+gwlGiywQsPYFsk27Ee8Jnp3c/5cZ6KbCatL2T5VgSD13fznjf
b33r9DcFgzytVVjWAdr3/HhPKeScNZEnvsGcmqByfkwQd/fGFQFCYNtc/pXCu+lRS6NMr9uIoEwL
9eKUp9Xx7mlsEhdJPG05xWAooH888OsuAS4FAM0w61mG8skOYrrPwm5E1qnL7uAk1erMpziNRLTe
i+KmzowWilxit4WJhL8SawRngGhS+rauOF2ynBCHulYe9I+K6NWwaq62p6e3ZytbeSZmIruz62p4
OB5pS/MSi2SOu1VGn4KhXDfOr6P0DT1Z+axmqVmVO7YRh3T4gYIbtRto+TiLFcmVDZIAPMorHL/T
BEh4rM1lXq5KwoqyoENg4lkr/jtCGu0fqiH7RBlxkdJeOG4di0uqNLlltljOEmsjYAioySyAwouR
v2hYA1tPH3SNBn3hhKXYNLQYtRKPs6YxhNxFq6S0pBsQRtpDubw2KbwTzHyHDEHKOyXrawD9rOgX
Jdwj6bNZkQhk/vNrBzQXD9e7Chygxex1A3J9OenJg9UzMsdAW5IPzIGDcsYyKuNfjxdgEmrDMWdQ
aYWTb6FiPIwdkPNcvlctjWSUoCL/iyssuWlOHmxFkWn3qaBbgQLObssXp7LoskPZb4Tcgu2b7hvb
p0VvzZOsX2F811HLzXa20YazSXBJlbxNHI4APAsoGLQwVcJTEKZ9tObY2hnBICs7vOktgXELGjZM
RsKlzC1Td16QxyIP/uQQdnstECDMBT2O5xA8Xf4pq8MWJBg2lq9+AsFaneJp7ddCiDc1yLeBKpNR
BmKVFg8i33GqvK+mbPLeyb14HyA7beLlKn+UpMAbL6NzX1CO7Neh8zyTy0H3WHOUyG3fccRstAH8
rBIY82Obqkk48giNmBqK015EfAkGFWQZqUYX1Yk0E9c9M8XGcluNpeWEWZLt3KCkPKYbDWN7KSKf
tRRen4hwOOTJPgcYTl1bdx1rLoaV6Gn4NGCH/a5xSZwYBfAQ1UWzL/b5ha8YRi6QPF1AJUpmE8CJ
akSKjHaIuv/fsVWH6Qq339CTyxbxl7HsX178o1gEaM0ziZslia+8CowlgH15h532qbrEpRVxaaZM
sqxM7BedaEZvdXhYPBZhP0MgzH0Kk4jME4txmfd+aKNRltOP10a7ykRw8ZcydZR+dp8rVrKr6UHu
xk9rRwwl4I9N1YfxHPtLd+b9ff2NC9jleU8Y8fJ0eYQv/r/hWcKQV5VBd2Bu9/5HEyxOpGXYZVki
Dlq4ag9x8ylDQYWAocVNq/iCv8LICENvY2YeX2kvzJV/JIxkGhTRs8T0kiIoVG3W5k0WyeusOWKw
pWJUQ2MJ4VRGPRDdLoZN1o5ZxcqbyAN/NMGF1TeHNcK0SQH75mMfI73Wqjd8mnQahz7kdDwE9N05
qyf3YK/mwGwaHZ083YI8M5seh2V3q5J1iUyaOsgSUjDkTOK9pv1pNlwh1u21h1PE5AjDIGKw5zkD
pmOsOZ9p1hYVmbn6tC+b8XrresWRMB0XTmnzlLW9ZEHZgkka/40BTxcniVtXBpyiVd8rnHfU1jOV
JnWx2aHyo4sfV7jHoNz0iKXsLYynuNs/273G67WmY4TvUa1ru38Lmhx3xd3eMqDvCNLQIJZj5E3L
orKXRHACAiLQaNxS9e0edDh2Ar/b6/STBX6AvWznsvbqBpcc7SrDC1USD2YsZz8M9XYisMTHdTar
7o0ZnjsABJt5P4o9735FTQbb4FsU/dOwJNd8WrB7wy2e/ut+XVScqehzal5kpbqyo7T+d5xsPJd1
UeoV7D9E7e51xXgelXq0/QE2Tl9Jxdl8ALloWzgjDzAihwbvCztj6NMB+vCLpvBqeo+L2YF5Fn3y
on72ovUb8IZY+8SzPtkIlbd11tt61oxdvYEK2OdgtIdyKkb3bfloXPhgvjC8kydJ8dMEei7lYUBu
weyfqG17Z6PzufkCjTGFVxAdoXKPvBCTv9WlQE7HsiUEut2aMLFqU8X8y3M5ZaaxK2nGh3HCqB02
NC5gEk0c+uAjG9MRiOXK7jR5AMSxBA/179K5ek6zY0sRiO+HNuPUPF/HIKsBh8kenJYsVHhZnGoq
FYFz4dmB0k+vFzHtE3A4yGs8geIJJmcS+vfGHEU1ZwmC9GtRB8Ic3oS36xua80nm604URAjwW7Sl
iyDLB5+nT+ik6jHsYakzuQ2WtaZoqQi6768YdhyG7ThGPKHwMeyvl3r2T2F0jMuaZlZntHFyiC+n
RpPCDlCd/nJLrbWWW+rWZeguWULhpE+V5dwXBy3qAdQTOgfGPJK7c4gCEvz3u51z5uUIY0M9x46A
lQN+wjoeN4jodfTtBlIpEedF/v2sm3H1I5t3VVYEPZECRsJF18Pjn6ZSLKGEnbNOB1iZ87IIbbm/
5vxgvJaoFLhgZcj5pw1apWce4NjjmMvHITjHJiTPyec1wybCxX3g9Pk0IdqZuWAXIA84mjruL+hE
/a4ZywVaIUs+Wt9h2qvAHY/v+lUHBS7BnFfmfx6vIbMJEFhyTnjZ0jpgDZ3FGQnMlPT6Qim6VjY7
KjxFhng1ulqAzGoYYoDy7N6zZErv5nmeiXbt9xHqExmEFQTvxm/Sq/PfZzCiBX9nk+OllKEPjBB9
Y0n8WUxPsCdkHLlJblrcz3dGeutXs0pBxKw8Lc395qoJZzKGx0MikNflNjTeKzGBnS1T5tgdLi/a
vOI0pPDu9sqfp7TIPSljeFmuv1btrfQnNvHXZ5V9c7PWmTAgbOZ5CnIxEN1LO8+QylcuP1NAfyFF
qVG2nadrMJKE7J0VMLTKccre4H618XuIS018vKlaQLnADCMnkIt3KYsuthRdegM0cigdSx5HSJXo
Rc28qBip/WbW1ncHASevhLcVwbnA/ljrW52FnzcfQgLL4Bdm+NTJqh0nSN77+DT6ZuURwKiUWIMa
VJFaS87NIC2QfjgbX3H+WLDB7w2Gkk8MxWtU16pD0IfwaBVxHouvEP4rLyYNSydxaYuDgYUCRMH1
l3mCW4MzQIkAZaOQJvxfaTfEfv0d0xj7itgP1a/mmiEj7QE7EsUZWvXzQfrsNBQ1GfAc/D83vKXA
s784DjvmvAQax7mBowDZA8GjiqRuPv3wVjPW0hJiuSlBeIM8p08DIZsdIM+VxL78tBoqKgfePJ0O
rxLg8uhLTG10uqn9EyDVlUu9v5kqbKhc4PrusSzWNNsQiiXuMEGBPD5bKkIBhFEhXaEI4+O2XvBp
cs3irZA+dFLsqIrhVx7rUJF8WMZCPdJx5zkUgrGHtiZ2HG/A4GBlhxCQsKOF82SQzj9u93YGiQxh
c/+/Do76ou+8qVkMJIDmORv1OYhVU6gCIWUW3N9xCi55WX2sRYrom4fwmVvhvVKeJY1rUOQWcCCS
t2LF1XXSaaceCjx6edEG7ofLlOxxImz1IfPkgZrAe9hbx6oNUdkr+j2YqNF+NeAY7aGW9EctXCgo
MRf5f1+dJ7PEphQAX2dsk4uHhRORdM45bsMpqBeqA0AjxzH45d3EjBI82xv8nBzZpNm0EmynopJA
YmoZJuTArkF7xxHIDYD2Hm1b4o02kDxDtqpCE1Go/hZUDM+oWTpIepRUvHaa1Kvduw39U5bqzIaI
l7GKcfGMmNACaYleGGIzalaJgLK4ONA1JgVI0+EBOu4SBKoSdvcerQspmqViTIiOmMzb6HeQowXs
0WI4TTGCky1C3BIzTsWLYoCWgPFpXe5dosGy0FNpSe1zQPHnL26WcHqUlb40arj/H5QBa8VeaVZ8
djmmAMTmmNV7leWR9iFqLRnsyeWxBX5AYiGG8SOFJHQ1IKkbCMXmyg1kBqgUS9wCvbgsv772NWGl
JLgC4tj8J0NjUwBwBsPQXAcJfOOa9CrZxsjZg246AnqLTlIXipiq06UQp1SyB+j3ZHIYy17lL3/7
HaXVeYVUB3pk7enjBQqwRh7Aq/EvBkL1/P74ot1cbGXaei9jiawM/vZuF7BsJqullmOVCj+3FhQJ
N4YnBkbDTMBuHIt6EOztzLG67OV6GkjHM+7AuTaUO7rU6i/ffowhmrndbDAYPS+TDxoYMY7Zn2Th
n4fWHXo5oahFIOor5z4bcBqsvBYtnOFBZzx+g8hNG7Fcp/bW4dAKl+6iDjAr4TLkIxmKkp7ifJ44
t5kv3Dps+t74hxDUn8JBAWXT4OdKIylDunfZfxX5ifG87iTo9E5E8HocFscge8GxRBtulG+Gq3ta
tohFkZh4mhyaig9l8a3mfOdjOA/VidBWnEwDYu8TN1x7y7a5xH0wCwIHcxrfgAj7MrsspMCqZnJu
/RMHAvfGrz/vX3i+TQgogYkya6Kp6ZX2O/wJ9WZfqqvL3sRLUtRkhV5i7HJeAskc1TJDhY55gzCN
xrmK0bQYpNdKlCM5Cnsy5m262su75FGd2GlHqa2zCjA/6L4+KZ0yAWlHo+39RlbVxA9U3c4tLtq0
2J5oVt6U4cMjE2uLiAoRJwpWXEmPKGYfBMO3+a3M9WlyPMMl4/BfhzrCRQV2jd/vQsmbD862S/95
6CGqBeYDPampGfP8Hg1RJRoWl51+NkWnXnq9dz8a8DzmZzpVuaPpX2/q+KQm8z/UyhtBKPJ0j1Wx
7jSeD/fa1J76G7wOYUiz6hH1YsxRo2gLBB6Kj/J8AcxdQNYUOOXkseSgaM6HKBdZXE7Q2GpIbyas
Zaug+HZKJOszpHMdGoq+33UtHs4reUzs4cAtkWvasXr49aLclkddNFWiOCbKe9VwWjc7FgivUT6B
a1uVq1a10hKCuWhmdEf4vpszA1AobkFFUHmK4FhBMvVKQJvY/baBMZ0HwuizT18cTqmsLsNW0aUA
xzCVfHmNLwZPZlTBD4DEi7+6G+9Z/QqrqTgF8z1fDr3KQTdv7UhityYh2HYby6laUZTKHyaC9hLW
yHTZHbdDMvwI+hAHNtIwbxiWj0UUSxub8XG/1MAzCDobT8f6NaqWlhFYMb18HzyJo3jjC2WxJKNf
EneAZ8t2EZGGE4ZMKOTfnPCS9QpomFN9nml5dRCISlTXO0aH5J02TDLDhB7N4aqRASjszjvDaaEY
Ec6TooZNxxc4Sbvd72+IAOipVWaxGikeM5/u1a1bc/VtcNRJAvbd0+S8A/n9lB0oZLZAdeNGps4F
CsUCAyuoqcmju3pAy6bAP8+1sS3QhMEMvfYngA3Gnz3QaagH+XEwBVtEsuXDCnehIZssYJak03C2
Li1+rA9BQqFj7tyvHVlT0rJX8AKuEf36NfUsp4O0/OGT9upVuxtSN5jID7Q9r+YQdbV/9aDXdlE8
zXC/lGPhj1fRpCt97fEXrjqByQ+D2upEiPqoh2bZFTu2Pnxy4ttd4SyeSV5GFscrONaP3PfC8yX3
sEKKSrl4AAkfvzlXdkf90GcK+lERXDKMMG+1jZokH32EWjvI9GeWTO16TPE531U415YMyQ1iKtmK
DabkwV8V/qmukRaP6ZKxfuQ3DaM2JUv0orI4/LCu00kNudSeev0wNFFQsUnxpGjIQachUNTOUvjz
Hfc4AF8PxppUVKJ+QqQscz/BOop5FaoOsXATxv5xKSfzMX/z+DV1RrDtuVR7HzNHJ5lA5K8eNMYD
PjJ1jIfwqljY7TcKIXqONxNg41eQRChdpsbEAFGugQe3HnCOfE5jyMls7kUeIxJhvJ9XteqsRo2Z
iaQPlWk5BWOn3wHDOdAu87zymq68dG2tjHZN5590dETyrk7TSXOwx/fOjULR88R4hiJNWqFtxbJ/
58AGuDs5d3NSFoG7KpCE/asl/sEzG9JhAn0BfDrPIU0S9kJahSC9gfcX2dLps2wnCDYEx8/iRQeE
pdvjJgN+/WMNrRhp6nifrZffVh3tGF1pmMa7Uisa9k6A9ZfMChPi/nzpvoSkpmwps4/wI4nq7p1o
H91ac0I5M9uhrwnh9wLWrwKdjEJx6nREDoF5/4lMBSU5xm1IGtDhq6I96AE7tId9KnNJL6YjVFoI
ZOeYwOWodkkIF0AkwtOLVWTUvfHLN/r8tZjy5Xz8CoMTzFLTRgUpw77hep6EN3sw74EbC9RmjF/D
Z08sAXUfGimTzNvrDxUl+jVMU+QDjiFYMt5agYKFEVUTvUWgBSsMa24W0WTQ+FKu7iR8FhTUto/s
PUvaDM6IWtuEx6ii+1eNcwJFyv8KxeYdEQst8Jc9rzDHC0DknxRQo2tXdgrgtlK9oVNFnjCNuDZ+
HAzwFNXe5NeOMM4SYi+aiJWXmN/X7UcfUPS9zVmhkg3DqrjxegnTn2Xzyu4dUCc5f3VBzRR4wjsW
0GvZ1/ot5KxJOO71bN1KOgkb0PI78lIfUII6wm70RvLCUUUWxhSv0F+f7NikgnlFVYaFFl4yivBD
+yvN/s1jja+iw9CzSCOe4wt02gGKrsGGlLgNFaO1f4OAJlQfFA59+VETdAvO/LDtTM+bMMwtzPeh
oO9Td+yrNNx/HVUS6DrQZ/lXYYryo1IUs3MqBlvnu+nC5ykD3ErLjWgC8QEisk0hvTv+zcz2Eq3+
ZzMoBV6voZjIySRGp0eiwJBhZ8r5gyeNuq/hsnad/OYsZYrx7v7FyGVzzVlfainQVWgG42wcvq1P
t4cySXpsdIX+q8KWhHi06xW2zbeFgAeEsBHKJ7mthuZN3WtxLDcxBuZ+k+ahVaIVYJ5ZceDnxE9M
7vQSyvOK6gi1ue3moiYEji6Za0qgX3HQwNKSmbhIX9dr+kRK7Pv3oOkWH4sQrvWc92THxKAvdcrJ
eoF56sRJ2B+TgQzriRhxaAcBX2ik7kdWDIdwYDTSiJZnySHysw/sQMfQWq4+a4wKqUcH0DC28wRM
ezZpXKGTL8UQ7FVkA4RAbSp5nKRIjbkrFt2fhwah52bbRDQSUtdz/3z1uBRRuAzZPRKlCDEXGFu6
qlSJ9UldEqLxF+9y9sATt+WwJPOmHggUokGot1+IcOmr6a+n9g68Qva6FsHOsakRkEvWzZvRI2Xl
ysuAKy9UHhByqY6f6rzjixoKzXFLdE7hQB1gJxIWp6IMHoNF63jPEGwEU62qlm0JEibehYO51prn
NiOFWR/JrMT+sZ1R9IcV2GUZp5bZDeQhPZdyvXSd0q1ehw5pqFSNGuP3OpAjKk8VQbbcDOSwAOb4
FE7TB+2DByVQjlWc5GL07RTu2RLwalTYAdu8Qbr9aKXLY1Utjbp+eaVNddHKMywa8nZFIs0j8cF/
fuFjl9hpKJdzMjcg0yuJCTc8AyMNRp1vPsIHprSjfctanN5uVEhJD3VD3GtrxBL6cKskJgSdxC1/
YmUGF339mjT99NzgG3/z+OfGKnK3zH/BJbLE7k1/vhgcijxX3OFpm1udXv+PAu0ai8CkHXpAY0+5
OvISbgjprkT1Rbs9aJsLo11sSUUg3yWqCSVEFbsvC6JP3aae74TquhQuofcKD4xjrS9VKCR4GE5V
avCaYqop4+Aml+Hg1Twgs4BDSWeV+2vDqbzWatLixOqYKwJZRUl4z44X9T2Xw0sRoRviX6ZYsyXD
KZ1uVf9YeYUYGKTAsRjO/WkCGRvBqn7RlPI9nvng+/DmxTi0Q7yFZycbOrr/IQI/9mrzjUBJVpwT
DbFkAFBjqHnYbY9oxub892nUSazBjwOmaSqR6QsleBDRVQbAVNSwBq1cum3BL/5/tf/0e2h26fWb
q2L+k+8uO+T8GAfz5mCh8d4b2mGbkhdxL1cjMSz5GWT2jVlbOR3o1zZYRoEilwm1KRpx+WATLd9Y
6XA++mh5QEOCz3lNaNfkMjdC8NqnFttiAYfVrqdHfJPFw14JQGmQREKzGThyCm3BafHS0/j1zRNx
3v9Mg2s9WIxB71SIZM6/IGwZcpYCv7hlz8PqIjDRkkaodHK8IXp5QLnNBoEkc7plaB8scvwr61GF
W93QWF9n6CD231geMmEv4stR+JETp9GM41JplyfuxuSiPF42NSFFWYG4tnmudrzki74havS5DDIw
QMYp2oFbxWJ9K6YGzqbBwoBCfhtXXzxD0m236G1flnZW2T2R07ImRAAOctuIHNNBCxe1nammP0iO
AvE80W9Xm0EZiqxu2EDDEcw+7YuK8ZYR71fiRNvX0s6mu0cUbOj2YBVxPIXHSq+QDQIIcac3JJJf
8flGPX2LG1vAaKyi8MHvG7ZvvHWxhgbYM/6Pa8KKC+f4NPjMt3CMC5MGQYpwOhZ2GCwcA4kqRT5N
d2r63XXlsKVi9g8Hngyb9/k8/HzQ+Zt/v2kT9uaM3P0ZodWTMRocwzEt4pRskeXfEBAgNanb4bEQ
t4T3BSIjHhJaN4pr+waEFITqVt/C7E6f5ougyT3jyBHRmEq/aeUa+Cqt9aLW5djwQTi3qYcZWOl2
rxMGbt14ucpuPOfOKHzDnmj2npq7gIW9HfJtKn3POtqJiUEBdRVrvdze5fC7+/zy9SecczrXinxZ
B+ppjXzxbdouJHVMyAXzJDVOGUMUGKVrdNzaW4mPdqygzz1HgIKc9Tf/Z4WnOp5aAKfF1lQ8uu1B
MG7IOv9ZaSHGoBkA+36hyoTODWioon5nl03AmjB+SiSDZF8+kwcx9qlAZU5A/gRE4PaUHM68TW/1
Txa+b3ScIJD718nSk1ZxAobMwDE5wLYpZztDvXKRdQ6i5HgsX1TbH6gF7g8b0jnPP7kKq/UPROVQ
aIDKHpuGbKwbohFdk5um8qWNDwaqEkOz7xcFu81I1HlQou+3D6A67GM9fHrnu1bgNIWIFot2Z4xU
l6F7rKWksunrHlmFuQgRA/cB2bGdQ0lJV88GTER8vFBK1ZSlQ6ffHSsz2692gDpC6nZtRMMHZkvm
SUYOBAC/R58gJcso1txJdqJjSqVm3n0CTs0sJyw7BKY7uwC4h0xtSL4Eg9oxuJS84WFJ/uBSuDm5
rLuysNZWYl9r7c11AYQCRpOHhYmO8hcLkKo/jWjvUdwtj4kG+YR7dZma+8JocunfQym6wC02v2IP
J6F/pLT3GUhD01O5+5S3Gq2ElEjrtKEbkEXEajUEh1xGdigwjMoHdZlkAPKk4hGflP1yU4wz1skt
Al6jIIejCrwbrYtq5Yx5ah9UqLhP9YYj2ctlTlbGYs9vU9xOrEWQ9Yl1m8nCZo9LjC/2Qs5TBAiK
pSt7/fRKZRaAAD2le8+NzjA0PqTjZqe6gs+19qJyIEQ+DWFoRKULRmfte5mW0qt6gDevt3upVQtY
myKUdrzXWkCEV+vojwoFcFjbOpNun9QoONAVDyP/tMhZMVHQ6KwN1OEawe4MYHtCKODRBkAfG12w
zOy9Nlujt6S9T0F1NCk2ZHxGqMZkd7g1gxDzlUl+H4NInvfpYEovh2kHOIHo2sPumRZItAR+k3qP
T/mHsWQa+ce3htNbjrL1FMCQWQKgqiCgUiFa5PuYf+COfst+aGpd7H2ZbsbQn1M4KwTMeyF+LctY
fDov13Hx230kKLnYn/71IA0WEtZ3OiWBI5/Xud4LPTawzN7A+rdq0BSvYAAcfcHRJe5YoFvyRl1S
9XSlgZYGAfI0/KW+bhX8GDDxThzVSmfIx8i91vC06cvMIqLo+hXDW1Dya7C8qntDiUZVdHw/B4O8
e/Vby615Qm/xOeWSJ4ieS5N1N+1QI/YxLIueXOVqashlY+CJpM/MNYKohnvKaEkc+z2NK21k6/Zs
ByxNIx5vjEOS+StKc/BlPr++03R/XdNgeUR7pzFLa4igY5O+hECcQI7tpOJwxSZmhfrgeobglRg7
QjOfKG7hElb8csStQAHev+JhKShslT5khUgnjeYGXNZxOZyZx2d9NXZkG11XXCROYkUJQuQmsmKU
9I375ASs6OtNwlT2A2kmi525W+jzjnk1VOe3rJtT1ZgvkE98Npv1x00FLfP9JhgaYQ8DwTAewerZ
PHzNOxsI7kQQYTkeQM3KDcb+uFnFvp2l8/HVFMSnYScuq1gY5sEaB/6/bF/rXVNcO7GoaKYBy2Fx
KfbiAR1FdnlFLoF+/eqc9Tw9bsNsSgTtCL6P5HKDVVjh8pC30MvdZjWlwO5BkKO1s0AERBdcK97V
3bkbGgaEa+GamXrEDfebGZtuNKRzWFgPPusPqcRAN2q4ElGnRSwgYRqnvVKYmXRYV8JTMZDBcVSm
4SznUDjoh5A7SEB+cwCCCdcN2cPj7z+4C46XHN4+Cz8yc+6G/rz3+LLhaUQpHZYTJP7JeG57ipwX
r5vUS0iybcF3RY8azwB2ZBc62PbIrXB60hEQqWKVtTWCzuy/YOfu82HCgNkSHHkO/lAPlecFyPvE
lAunICuXh0nnJmFP6YXr/qE1WnDlV7DDToEgjl2rpzk9KgxAolSPvLnsGITUFqCp03PozEBjPlBJ
t4z2iMVjNgq0oE9PDOPU4t8AERKlbofeKhRs5xqr5epyDJTHzXUE5HG07iuT0zhoy/WRfWj7lzIh
J3Fa2WUZ5f8/SNziFjakG5No2tirJIlCKHKciz5JaM/+Z19l3+Gn2ylarqbmZkbT+bSeSktRSIVD
R7PaUQdIkFRsHqrKre5J/Gm4MIrIbjTh81wErZM4lzfbExraWScblKs9fEAkIFKrTcWfm6sRGmfF
zO+GKMqHuE2vo1vrhesVfs770Nkl026ZsZZaQKPGLsFukINdwlkMmUzhr6nEO/Q3pEe634F2wYNV
V2SYSN7KhGhSJ8TSt7h22RAtmnCpBmjuOm+9aO4lMsnVJTSkFQ0viFkp6h1pMas5RgUmQx3wd18n
dULTkQq5F4SzuEmTEtosUxbHm34rbuIWA6a53pjhlvGLrTWdj9KAWaPmGz1QzBKbfLPihKEMo9WQ
NKzJPs/B+mnsTNwIfBTpz5Wk/QIE0ihhcvM1byVL6kaGBg24Ivq+oQyq+znASdV4lmPyxxti4+1z
CdcVTKtwWDoVdlxFtcq5+tkLwMDqj7/6n83XuRQehB0glcBHYXePveiFa8z8iInE3mIbD2hu3xqQ
cwcg8nY+tUli6bf6acHP976C3xCmyDaWUpKyVXtNCheEgp+lYEMbze3WkKm5ixvj+AP/cf1hOZld
AG7SzOTQOaIBXG+htPAFAW879cYXpP7mAxBpqWsTxdCXCtuUUwykOBNILkU7Isa6qC2Yzoe2RXQQ
8T69BBLz1L5mFOpLtkcirLXb3kD2onoyb6DZrMvzvGBvUWFQxYpojBSzKn9OF+OFcP4M9Zr8Jd35
I90VCGMuz2UfUlkGA6EybBBvRNtTsxcLiLor7g52S+2CFy24HuqjXJhYqaUR+aWz7C5pz6M0CmQS
ktwjnSHlX8Wxsmim3foa4EeCq2ZPrZX8IeGaQHiXP7C6OZdoJwvbQl/qJV1fOpJ5jBKYT6GynUC+
/w3xltDecJi2lIiBfn7Esiz5FIKn+6ubJMKz9rRfAUceGXc0NxmuN4/OT//9UAfnqh/8tXmMqB7T
6/UuewcWIR89bajeOpFse1IACDwAajMZb93Ex6s4hmhZoDZzy8XWcJAE8I/x6TAJJPnUaEz7z+iB
PztGvGLfPewEDpl94OFVBbfAFlNerrr3H88OwA4oNEgRjMYZZO+9RqLuSLlcAlwVA10siz1AcfNT
FAXSWOIqPyF8cgLLKhC4DLRhlkQqHN1mCa2JzxB2e2E+0Wn03Ev2PALg06ylQg29EkaG280os0p+
mtnmwjbHkNsVzqybv8F2fj3oH0Gxm4D1deBdogtjVqFBC2yeWUIdq3U1B2+o7Sjn6xW/iFVp4AuG
4nxg+NAw7EUe99pYDGg0OS5/bW69vExUQDABGiojcGvPP+OTX/HPKMSFSkmCu9EcJ7RSANa3Mb0a
+vwz6CIpFZuy53YzlvYC9Dudr3Ci/QjG0Ie+UN3Qf5GAtZlOcaIEYP3S6eL1y9W7Xib+YAez4EEW
/XUvtYxUkOaYWlu8Jj+0HtRE52iJBDBxVLmOyfujMB4xlTLUNvRi3ETyqssi5l7yZxBeujbMNLBc
q/sgl5aCcWie7VzW/k5TR84yckD0/voW3kAgy+pisnDAijIehlx6/Vg5NZZodoipb5ax274qRQJ6
Lheo+CzeflRiio8qrJuBbx0mVD/j6n0wD6clU45o+6Od323Abn+8BCimvgCZVtPKxjIf+rlB58UR
z2UoO4NPG0MYn4/ckL1B7qiPuxMNPpy8HvgbNlLQ9HcT0xiZsyElzZ85rmTFWtausQWz+QiUwrAl
Vd/RmXCiyyRY6ZYJZnaGGKPWiGHmOoLSrmLx7WyRz5Z6q68JMxdOPIAJPIbXdPqaptxp+wzOOULr
C+AGMWkKX0ziS8qVEfArkxIr/8I7vqZ0jXufPeahOfLl7/U5/+fM0zbsVTEtMLHZ4SxYOZ+SJLIp
ASXGP+lQuZHnzz9ygs+VcMp35NLz9EA2ebKKTpO78+UUzoHmsqMDMFd+LJGz9niLXbRH/2YLV0uU
9bY+k5ponSe95D1UAFs5RTzzhAnAMkeIbXlVxQsgf8Z6J+ySTfVkM3giegoUIYhIs3H1O1Wt0DW/
A2dbFGD+Y58ocALuppq4klv+nD5z0rEAEQi9llfb1JfYknOXS6e74e77efxHykgySNtvzWdDGGUW
JQeSJ1DntzFwaPl+tBVDxQoQ+blisbXkWeE3rGIpI+v2kW2fmtiQpudUf7hArkLthDkEip7OBbGe
2zEeRP4/U6K5jkMY3SzNtFMOEzJpWP4FbLOx4p9kw+FGLitQJfCYp64UIbkvC3sSQMeKFULN4+eW
nzPoU7OwOOD/BW2vlIX+pYFgWqDMaew83BQ97lNwk2oGHxiCKnXa+q5lP+6g/NW2eJvrguwOZjtD
fUjFzBGwAXCkWO/hp7gsykTL7vFgfGM/NLilxmSjf3J9a2eWnJ8Rw/FUZIO1+ehDn8ebJp2AJo+l
FAaNOVbu66Q4f0KX9O3Ibkjh3pSx6qeOl3bt1SZ+3ZGX1GvgkxK74w1HhvMjDdC9aj5+o2JGtM5c
yevW20RSMq0PsThcBrMhuMf/1xcW9FOgc2vxwu7nvGuePiKzK1q0e8P5jILDO7CBn8Un0ndMljh1
l+kqBms2NMCEJT05baoFbFUsiZCVbyVx6tHsGkIwvaag/QKdXnNYgAkurjQ69p+vppDWHepUNmix
+RqAyHuM2YAiNbVU9NemsRWSQ/FeQtZSX+4RwF4P0r+umL6IEdGREFb+B2hB8nfQiAyQrpmCknRx
1hPTnQpSHQ/oI8fuFdJ/CqdxFFYeX0KR9gJ7oetc9bAVwav7Avq85sf6OYHx7jINDiveQ4Lp6YRd
yzsde6BjK8ZIRJ8gHulcvOXkCNKqxodWjMhlcJtOMFzzfG6yW6S+9+Bg54aTDBvyqTPRjA5xvniS
px1W+mG1d/Alud0H1Y+TE5NuiV7RlqJjj2FeTje9Rjyjq4V693IupPlJzOYeEUqWXFPgj8AqSb5S
+1Yn/7ymVkiVrDzdA6rwgyTJlDam4YD7QavpqR9hcNHdyy1pJ2iAVWR75kBbiJu7sPxrPPMbM3XY
zcOskUncnwhgefhypFARbkjNVuDKQCucp6mgYq9BIBY+BcxJwFBCfStrlTilBnkzOfLmP2Ltw/xI
TQNPe+cxgax/Vynul/8gi7dy8bnc7oNKEZzjyxXykAlcgYzAfQzAZDw7ajdUvgZ/VubdfvG1RaBR
TkYiiOzXzGMCB9WQojpNmbn18H1DU54zqwJbX8vMBPqPX1SBriYvtfGsqpaWAsN6t2SwypLEmaxl
B5XA1YusSEvTcY6ptBvOQAcipyQSkU59g4DAPsoQIzihQVHv1DNo2ibQUUGllMC4cGzh8o06jWnf
NkzsSPtFPgjhXn7dICFP7UAmJI6ooQqO7KLJGM6bNqcSSvDaNDtHKbhCP9CAZyTGitEp5xZc61jQ
r1L43kb865vKve4kjqVruU96QnTSiJmS+HXcxSQ7w2jq6nYZH00V+zpwU+EklVKr3zqpc1QUmMqB
ZOSh1rdgYAgR/V5Kved36xi6Les/7I4+V65vdIVzxdtXsNqPGenUbPbS15KbaOVtuswmT1u8ZQwD
+CvlGh0Q8xBl5mz/dngUeRg4E+Pcvb/1mIrMwTHKfxdYv/zFApBPQXqakR47JZSM/zJuqOqop6Ju
RcD8j9bSUg2JC4RClao3UXoM95fZiKI4nhbOG846DIxnShJGe0sqHaeWmPmmHiKw8fwt4UVPTHCK
zcShh9Wg/7QVBacL8Xkh+oQtdAruJ+mTJhBCFY1FDAm8o78eUFg0pz0k9as+IMHkxi00+JhLIVgF
7+7f81c+jksuNP817IObxhje4kEKvGwtCem51fkza638r0z1P5f2DDEdZg6qMzHaKZcY8tii9iyX
71xR/zmXbPWEz/a+QOU8h9Qwb6f5GKD2Z19h/KJYEDDEvOenWVD/RVQTRWfHeHjuUzSvAcCXMRRP
UvamIgKWdKBMPLYFPi5ksNAuD2MRr6CTparDP9CjLjO/agZzam0wGCz5qVs5u7/MTJj21ISODWv4
1IrbLq+P6ii1X1i+cjXcQxLdo8NdbcE8XIqAEE6FTSEk9gqeGWnc/kyQEqGeCocucc5N7+ngGzBq
cNMf5sJ3QTUQWpUHS8CkeYpAGqlx9qBqrE2Csl7eOCXer2bQJ2Mn0qfcAAzNNcWPyhl0uadNllJ9
Dm8gOJrAR8932XVY0vuw1CPr6F5flCAs4+5DFQClzDF/cBiGHwHGJjQpxQhFmtgJIKqasuIWdhxK
rGkFhbRzCfQ6gbyg6S4tNvR/rVFVcKBNCyfZ6BjCknT6pPXwwFyZH2VMHCtVuy9O17DpFagqTOnG
IisxeDX2hkdYHNhJxBbltGXz2+hsKY6cxJ4VMlxvuXIrhAJkq5/pZDxV9UTv10Lb4ouIXaClXyw5
eu50ItgdV7rMr6IfPyokDU2cQE+VzYw+Ck8mutfdL9VtjrJPdL8n/IUvfPdktvTiQPqi1qRHpXUw
CcqMxkHRM8qHd0JIiihQfpuWItm0CoxkDudJ9n3nXgmDW2bNj7LO9CYVqxsuVDLg8XhYULsXpWmo
wt2sHrGgHiXTzLbIDP70uJGOg+O8XYL0cbcGybvMBzTE2ykEmGdplwo+mOStVx1PY1XNB1e5JeVB
oI4vRbi7fUjaUDIf8szKQzRmSWK0uR5Z0CeWSx0dXe/TJkB/YUM8OLkEUCQv9pLSDvVCm+ngc+I2
BJHSfgyLIUlqEI4V37wx6qM/+slYcxktLIIGHIzzpuYANEYwzRCFobS0XmsGa56la1nZhz1w7Iuo
wYrwaNIqreZONsLZUd+BamzIogFFDGu7xqjG+Ji4RNvLdt8zz/2CKRnfCJNipAYkPTDj6IbuloL/
KRefL3TXmbN2H4tNWoqscW5L0FJoy67bIk/tC00DAE6NLkwDzysQPOcEo2Qct9/8VR2gLgqlCcgS
IwoQC6aeOsUY5nzQWf0r9EvvTIDY0+OMDKCrkLGq01rUYy4eeXesSoQ3M8h4VXzC3OOh3eqpZ8H0
71aQ7DX59CPkDAfAxGhbz7Sh21i4kBaJutWpevzC4WhCBI7dxaIF4aQfWPLnFnRGE4UzmRpbnVio
4keWGZAJdgSLx+PTd7kT47uvFPeDkpfhVwlr5S6KLaB8z7z0gTXhm5f3gNhRxB8cIsPC9Nbfvd5/
ReRAFOR2JDDYpbZ5r8atudu9up7pdoc/gjp4Y5si1c1UQmbTUo+UzKl01u1RNE7eE2fehUSe/FMM
DmLRXTLKOH/7HDxs9Qfp0fU88a4S1C4eSC6DJvM2JbqyolaH8c+Mgv7gS+QNfUIb4Cmv1+fyoBbE
1eO101dSo6hm3JvqQBu8qQI7SDbI+YIjfSXwP6YIgRHMC4IAil9nx9p1+J2/wHlRd1sYOZbDrDZV
MQjyakWssVVV7t/jc1/Y/Jtv3yrpkGvzl9FxqcEBWtsoZ3q5NbTmm66RhdeQOgCzQSQn+Wtg+hJT
xhpmRDTKDMM/Sru54gMDqdxxn/mS/35K43KJ6q27+SSwDo+lnSf72vBkNcDNGVwWbUxxiMVNCvGq
MzktPtKNhM68fzJLHDlZI1ymaUHUk0rJ8Ew2xYXPSrzGfVfvFz0GPhXHxNN0AbWlqFjoq/ii71cU
qy1xTHZCnLAFG7x2kbcv2ZN/Y3rCr3pi/PRmUrARPLpO6ydeUhh/h1A3qVV3cXtBeHqF+rWpOieA
9Dux4ZC9TKMLquEvFIHRGrWdOxo+OsnHaXGUvJFw4zSwGBY7Lshn3DKE1IXNUmdMqQuvAoT2ghQ9
IKLGraK/SV4AASa9yEc+NfG7BnNshDFY2yFhnCeOZmBgvLHcrwg1V7Oz2MCOSgSOqr4Zih1XjFN6
GcmR4M+4jzR+bn7fY43f1WVLwARdfhNce+oJohfBENVslFzmqcT6YN0FWdxH9GrLK1pLNtkzSDJ6
rOwUJH2uVQ3886bcdtinXhf/9mtao8qU6mjXjM2C/lhLTTrY5VS1XBmRSjsrXSfNKveK1cUXSaGy
EQghm9dNStZ9aE6yUZqwKVFwoEyAQDGXBMGOA3/gvnaJLk9Ttb2O7+yHp3uwu/hal7O69u8D7q/u
p66jj3yx9YoQLHeG64Gu9NznXfR6sp8iTh6S4BwU2rhAAGaDzlmwuEPcNjE6ZqwxdnIpbAizT8t9
FUK+U7AKfTnTfxoqtaCdCoFYQOLlp8AP8UA57hW2gN9IERdiZ5mUGAygd3Svzrn9IgBRfT8nUNwF
Ab3YZyAYctP3NqhZFOmyVRRzSyVFvESpxKqBwCx9Iu47DPgqbeQ0D+Ch4oPm4dL3G6V43B0HAczf
gGz0seoxRyt9Mn9Yi3GQqjUfDqbh+VJG2xnqdCeA7dzp19c3zVq6zOOZyY6lfOQl85rCSWtAGzcD
ae7rSkzqtEm5vJ1rNDp9lbjj1eNNQPZjiw+nPJ61j6jKip0GJwiLiuwCNbppUyATzuxUp+15aV/S
/dj6grb6mjwau/Rb4NgEGCJRnNHJSWx/YNWjITm9oFOMfRmVSdpUN3yTbqwHGcAWHsaUUnXb9Ilq
rKhxyHjxD9zGbAbcDcanw7x4rlyPIi1wV9GEcfCUm0K0D/2YpiPYGrDhZ2k1TIRrpWbf6UZOIaj0
Obc0JUfYcwtrK2G5RUBC2791tA/zlvUNJFzts8ibErMiwE98CbBrvudogw4WADdQhSF96x0qlREA
x5YoFwtuNLx32IMgY3I8c7JepU2cO6XEhctOlVftZjOHF6sYgT5HAgidQt/FYOSPBVGeOsAXPctY
CdIQ4gWlgNCZHcJBKjXePZEfrH7UEMGublIDtlu5C3L/6ni9EGixMeDf7aJjr0sm7mieTnNcgGER
0mm4UCRppDfDAsAEsBAT4ceXUF78MJ/j6tqLFTW17v0gcm96Yv0lq4UTXQnJ4/fADSD1ChuxxkP7
wOrs3YTsFuwyJWu/VHr5LOgPmSCj9wgmjQv95+Ro6z5syAejnBUR26qm7bb8fqnDqc+ZCVijh0Ke
2wmj5WbV7S+F9ofUehyoeYv5eGFbfD+ILbdbvlbwpOxKUOtUxdYspTKM5+GigWKF99firu0gez7p
c470esnUDkIpnDphtuk/3FkCDJVyZoqFhjLYlCBHNUozL25H0vhxJmRKEEE3h0MFqdxwd/PvnqMq
JIFXB8Aa0EeIyzi+4wNSv3KxL713IRnxAEvJ0KA67qC8f3Mr8ekL7HQFe5JRlGCebZefiF/CWxjx
ZppHSDvW3fyI65KmKYLVQRq/2AITd7ulJrESgDHTBJMba8bU49Bt0T+vWsT1jrITUDk6Xq+GWrYq
QBN7SK6IjZbDMHQeaiSkVVWxsKQhQMwATv9nHm32uVwY8KVTB3Y/YlTGvvWOL/2Zqn5auKHMi9xr
zOnxzae/Fb/3CQPBodXN8KtbiVFON8Vhe98U5a7GCoGHjniB10mvYsyWg1gNNK7L/J0SouhiXIe4
vdZN0cMjeBFwysohEiRc2IQpujoGZbex5/AtbhA7tud0juxgA/1F8GSoYs8nVaEn28t9LjkPoXVH
ejWlSwmm2WuXwAIykm78wnSGNX1jm7Zz/c3vw/KOq7uygUkWq9gj/PMX1DZD2D3GCuxvU3MKHe3a
H3IB4doXuitNcgweMUuOwlsIEN+18gsERxs0QyKLcGXeGaBR2/9GLhh7vedPZLPzbtzqU7HsyShM
G/ihR+g16Feg/LHJzcYgVVLwdd+Xcfn/RdgnOpw8wdeDjeVT41S3AMbGaubB4ueqh80O2bR+R6go
tKkXQqfq9jdDDzcsvdUAUH04pc7D6eh0XUcefyVFDiTsD/zV7VUoP+76m9u7QipxAf2cDTSvE6v6
Z8Z6p86d7VIbbIQ3V8Hrp+nCyYfDlp76VYhZdtehb3dVNkbv7mxy799sbMFabZN22uQ5ydUeUiKC
84HFLY2MfQIN/hTaIm2Tjk5T4o7Nsw8eKiF/aDuR3AE/egCPJ9ccHQm//skS1oLG3/xpiax3G4U4
sc7mVye69zmAucmXCjTvxo4DeH3i5ytgKlJB2a6kXNTdxF11spSAQpK9U0+4ijfwhw/DdkvH2IfW
I+2QX+b5XzYUxqh6pkzvfC8gmIEbRq4TllLWu4Ru+Ecn1SnnqChllmtZlok+zJxddkNfHwjaaM4L
uZh7Bw7Mwo3PxzgUSb/Fk+8ar2OahPCmJMhCbwiIgE7yCl++QCXC7IS0J2w20hpZwGBvhpIgP9O4
u8shcqAy369gMI+bhfKmVCYYzvavAscW3/Tqb/RxulQkJ9nPZw6MGVTzgBcQD9A0GHQw4qqlZCaQ
hDJM2AKslN5Y7Gll+kS1pfyf1s3Ww6xO35v1fnoQdqElpetRKSgRrPp422yWrl4MUBbSw6vxVGyJ
jMM9dAD6KSGAGq0ELT8lGxhcyg1avb+hdYhaNjl9zl5PjWl9RxKeHi0ua1pT4YCuZnkRYOdg9XAe
g13Vau1F54P6uxrL6FAVfX/tQAdDK40ONEjCafBZmQFSlUlRXAdq59xOJ5PnsvkHhBGjgRKVIUlS
Fm5godO7pq9Lkr46eezqAMQ1kdrGnHrccOSqzisu2VjhIKxqWVzghePend9LfWsLeACNbjIHhVNw
RWq98oBvQbE6vSYNfghTkPmyG/lJt9JirPy5U6HLzvlaDeujxz8p/StQZf3p0WRlkpQQ8BUwwwOO
DygABySGaqtJlU/s64PQzaqVqRdXeQ3CbXKbmC3U+fIU+a0hzQZvLH9Eds4Zbh9FEm3yCokOcsiJ
fZpqL2E6fXYZWDGTOfODnnmXk19GySZzdlpnMs0V8+vlcB8UZ475l2CRp+wKaPlidlQU1Ux2VEF2
zLr1kDmgvvyYtXOWkeaj9UsLyHOS6mEI9v7byiJeowWjs7uARKyU6PfeOx7vsyTBrHWkqKHUdHBd
CbB1R0IKer9Q5c+pcTw2m5q9JZ8DUzK5Wd1jrPcTixAsmcMBMq5R0stEgPX8ACavL4/3PVXWZ8gs
PbzLSqzJ1NsQF3X3am95UrzY30Ro+CcScZNo6+3siBy7+Z1Mk1SOJ8NxRPdEFf9qb/MYMbQKEI0Y
LKP1z+qbp8526P6RPTLInht+8ny0/c2XQQdFs+dU2XLyx8B2vestwAi+2yq4Ibzr8m7w0Y0G3wrl
nG3jju8luiYecPDOehPeaKDf06dSt7GzyT93Qow8ds4BL5n1TdeDZJDQGUvQNZG4bVjMEJwf32aI
eBFyImcILeetftC3ZTyphdqcYfiJXjOIMtCgFoC22LIwVk0caSS88fMs1k5Fo/ALpG3s8ikij2ys
5YITjv7vywKUyft2fcF4qWSq8oSWWrc0FqZ6kyo5B8YTPEtoh7r6BYH6AL2rt7tm3RwhdyAI+hvU
QNs+/5uW4KWbrFhlQhgNesgm5y9VwTr6CBYEdLuTa/bDUNqimnBdSAi0PKyMujQWfmQC+ead1rJL
h430SfdVoLOOeRi226nK8TSs9c0k0ey2wyvKiGkDBHnxAtKgAlPdFbqEOJJEd8Bx/mUYhbfmwvRw
zufrRCY8Ygdq5kt5/Y2I3fs+wQaFkWiXhzzgG92ikU1Gpm9ZZu7Gc+JPhVGQxITY4lUSPg7eE7S6
QUwaeuuYCs4nxE0iIOUZ8xzyYzcjmTCwBAsp+JpryGQWfZ/SCa1l+aoHe5Fj19r69jTOEGIAHGFd
mxKfHXtw6hiOcVWXfLySxirNVGnnH0gzDDH4clpiGpdhOlLXJ4RFJzoDiUqebzN5LiwuuzByfs0R
AD5+9I5VR6+tbrjwdS2OmXFx2eEXWY5PwaflUhS229rL8+Rx7WUpd+ledO8tf1HQaEkxDKTUaRP/
yRI7BGQCgC2gNo7j1n3lGhcPlsKs60zzhsSY32/ns6fKzJawlI2dD4WURBID0oI44CQnws68byxT
nTX9nSPsPM6aPrSVApjRjI6NaED7SbbPv5nGSRQNRfYeID2nUkwi8C1Z9iR9o1tl85r5AnNq30YB
dWCSFjzhFZkwaQnx0eG6R2gmBSDv0VR1ZDfTYpUMqLYiBOWWjwMMO8McgbTRON3kfuK6Uv2pUER0
NpH9my5fzq5D0jmgHkHTQipmQ/WtDeU2wvZK0qjLDEg1vnaYh9O0vft5iAu39FyVk3hSDF/qCllt
p53NrvckG5iYp+nZo2zhLtXycQy0zEmxZGtrnVGSyKcOi0/ieGQ+Yun/WfITUqAuK+cYBTI6uidW
UOwSCqzwuYl4mMe/cYXLQTEat6CJAIkCSVWuLhcYCc2ICpldOlhyerpGOJ7qxTTmYxrGbLxALhi6
CfTRJH+qBzdUVbISHTq9ECGkSxE9ixTCbKy3c18jOL9um2AgETWVS+ps9z9nrmSK2TZ+rT2bbiok
chUn6qoT/3l7733gsMVE4mCbNfxhkorsBqcNvXTCC1mxTPV79PNgRrC9UiqsKX/Qt5qWryKspCBH
X2k3DRvdNdxYYWd+jah6/u6WeNpdyXs64OasJy5Q3P1lTh2/7PvDuAcZov+46CkXeOI3rPJRZTtq
r+JEVm18ycdyvGPButC8JlpH+oJqc62v/VUmsyEKxcXppWB/gJhWd9IEl3Dr/JT5B+JZ66nB5CXC
CwgchHMS39VdOBWhdTOCD7zoHdu5VoJTLzn2dEgHAmvnK3UII5QgWrzoHf37GDNc/l5eL8m4oYRe
d+/YdpVKlmpkvXT+h3ems91pKDRSf9nChDXx+kY0WlSNig5Eo/rRZi1yM+2t4IK/IcLjr2E5ULYH
wkJcHuyFVmg7JFQ3yBnnGJngZk0p7Rw9CQb6oGxvZ9DRFsRL0k3O+IJP1Ix8UDIcDgnVL5BIwoQi
sIyWu3OckZVk8QeaLtz/4fP0dBlXiYU0Bu0i+VGhhlx4y/6MfM85tZLi1THwdTf7+yFBKMZkPeFp
/1obsWmVgktGm/ejEAd3N4d0T+G8pHCL+kutPadOiT4FUqzt+tiF9S7damwH8TZne+e23Alb6Ctl
iIZFqrPkWHh7bRkO0UUYDkabO5Xa6lUgJ6x4y5ZVMbhAPujX6+NDWA9WZinyABiRxocHQvqiKobi
iLXwduofOxmkkcsbjRk3odkYxBumz2JNtthSFHMrsn1PYb8SqYmxaKmWkmdJ/o0mzebeqDNQp+H5
ytcxhInGAClG3YS4QbgyBh5IwbTC6Son1qwjMD9LJkNM4h+Dy88TrueI4jUrdOFdiMlR0J8g4KY6
JhAaDRVNR1pWjWiBZlRCJjCTfFma2xH2UWdC5taBpYmO9rF9XCy5BxF/0qaQU4QaMNiHkEPNAtXg
7vqTKI8IrinIX/55NeKLmxJqqC4CP1B9gZEvzlvEE+sdpVXA8d65WVacR51Nvk4x5fTcpm7U2jzo
cBsk6U9tQPrLP5igOQeQE0yAh5HXCEEPV8iesyV15xuf276sDmoSBANfWRUC5lZIqFW6UoFkuWdJ
O4jeoPagvz/LuU7m64Tj3T+g7mc0fhxZkZLqJxzI7iRWL304OOpY2WmebC8pLNR/n+lL2kZ41ScW
jmnklgqTB1N1/NmuKs2dAKTBeJJ6dvm4vsOLHOOu67Vm/cFtvP/FP+fSHn36uJtKL3DDhco4GZBT
xJDZKXFoXGCf1mpqhOwDmkbo7x8Cmg8vV16tKG2Jvrf/wc9XfVej1ghgGNLaiiSKNNxHAXLtp0KI
pP4Z0rUE0ugEEHFVeoTujYvOS343Y69juV3lvsZQKiMpoSRN0HoKnKO6haKIimdG7fTuP2umqNKT
uT04q7eWmn+e6P7hKnLBoRepAY3Kaa9j90/R8BXvZoqKxEuj9+yqLaBCK7qigfcWqFNb20VJMlCL
YvVCmrf0VYDz/fMOY0qtneaBMyRf8YioSxxqzMTQGujPVjnYOYxOxkPwvNyWV+xipFceZuzunyTi
JVYii8n15mDCKBJHNpjmVrFsCkE3NNaYrnvmJQwDfEU7xDLbEp0Qy/p0m6AoCGc5Y0mPKN5u8cxP
vAhew/rQfQoavH/+9zvOYDzcdqtkQZu47b2Jo+0XAorfhY8rKcrJzTrQBPMt7Z6GUvOmDnmxyNRB
Jk0rEWJJ2fNLxWPYcVPZuMLpog4skvjCJFBDPvmH07EApq+oanOhsizaGN6OEJeWh6xt57AR5LIx
H6QWHL6nAhr1qtGTk078sQ5jTfaHeHiBTHmcRyqmbXjavQ1ASj8K2cCRsesxZeyL4riEnw13nRgc
NMB03rgVHIabhAE5QBdYEY74gKMCXogtWYvrvsj7mz/QJufBVEX3SPfuKBMHH1xEfoGg1MM8ZYVM
ynzXqD5xbSQNruzRTb+APEiSHduFF9Kd2Aldj4Dp0Mu/qW3zD3GgSgZA3OuIcQY0xo0bcJ0aFRjk
Hw2oChqoaOn1AjXizilKZoldtLo+f7qG2aFhrj2Yr2UWsDJcJ27M7oBYww4ll8yC880REtVH3Lm7
doEuDKMUQaT+9o+5dDvffS7obfaOj8M/1lygXpPb5TFoxPL5G/f/pMZ9cQ4QKVfFG+urLBTA6dZp
buuf23XatOkMdWO+s1sRotDk4uEfnfMvQx5+xFHUgiLCjARj27WG3YPF36NeMSBdpq8COtXeZ93p
X6WRsTfQNiP3ymIVNRh9jwvmvKOnLhkuGMGoYjIPbAJkQVCuwRv0q0uBEIMS4pUzTQv/+nc2B5k3
4ZnXdb1TLTwz7s0i6BMvU5v+dVdnG0JEQ/UpjOsMIUvlDjF88oiRYGqHoJsE0F5vyugvHE9TnRvS
a6CmejBriE2nROWNMbMN7vf03C45AzQ7QxrpdrT4mQpdjAlf9cqCUfkEY+qGi1R7X4zg8DcM/0Gr
kfmEP4hum4Nu1C0Xkqb7aZhcl8mEIIk0O46sdLcEPMSdXpZlWxnGI+0B0ruCjGb+ie8+viAQFXyB
ozKL5MwTRDGsKajZ300wVURDbQgn0VM7PXs/COZdT9QDJCUDm8Yg8sjZFsGe5PWrLtrEL/oc+tqq
PxxBYKRGUn9zve7bruMhzH6p13ZkZTfflNt9zHlmxRsXFX3LeCB6OrBHAvq0lbYKZb2laSWyLaVq
fgdvGlN5Wna2knS670mIhgI2SwPGNL+hwcUfUlPZKsCv36v9XiU/1omJ17MP8MmzglMy3H+fWMrW
7ACPNvdmJxQqPXppmEVTSCq21Sb8f5DGavnLHrFkLPZ6ZLRA62QZK96qj8IXMtVG7yawMb+VDrZO
Cb4cJdhNjQzUqbTz3l4R1RFwbbDNi3tVERTp+vLPPVozKThHEctaFvlVHyDNUGZ1BCulHG4zQdMB
8duifPt/QzOHb6BvCsTSdP2vydJgmMtDlbQBsApge+KVZnF/Tdts0U9xMpznJoAAJkD8c3Ohb/LK
EeRYm/RC3ii6zKcsfDUJhukVC3yGlp5GdmZkhoLolWP8X+TH7vKWSze2UF7v+IqmK9C2S3bJGTQl
MUtb99FVBSHTqFLMdvwluJ2sD0Ub2OfhGSu55v3qOrbrEx4OANNPjBFcO9aRPfXhK0+R1ODjlpCN
jjZmaUNH+Xe61RpvInYGW4lGlp6BXvH3j+2bz7EDk1cv6+jIPEpWik7EUNEUGlCAYSgUKsfWc9gs
NyFJ+LTWbcBuTYotB6NZNUemos8bRzMTsxl2fmxx7A6dQAYmyfm+YJkJ7zwTDPBxP076XwUgiX6r
iVtrKXUMHc4z5gXk/CB0nU5xPHnybjxDHeDPjneZMGWBqVwfi52Bz+ywhSwJljtHd++iA6NHZ5Au
CgKiIaPgFrdCj6o/ahwJ4spTyTXubIpW3jRw2P9qKiDWsS2l1eSWCq80MBpBsSRzBYUe/+Kx5dRz
KFiqV+H4VAR06AaZRKBX4E8Yu/f9b1WQg5FzzrGLIbioy1F+TJ0CJX0IwfDPiP1khX7G1ZCDQXZi
gnsZAG60Ly6tkDQQn3QCRr18QzIAPx9n/2aNQvwU3ReIGe7VRLZx5C4gSNI2bYW/B67XnB8Lwtep
Sk/RIxw2tD1tJW2asHJXMZoCSMg1nDmc4mYcuecGio6RrPcqJOQq5mUogkMq+FnhdS4dmRB9O9aU
t47SYrHd9olcP3DjflUQgDnYYffDMlGAEhRc8DXQNiLb0rF9yqhMpbi4Z5aLAxYegvX+G8t4OXhp
IzgphzzClXA63WdzvrHa6nthyU38VAAyMSkgU8yPmancdebQRTGoxRuB39WuTW038TImAII54Pxl
V3dLmr6ZPtdBUpD8VvkmiQkQ/MmZ1i0YkFg9r4M5PnpIs7IrD+WPpfzfoHNRFAuxo8NVqTjjBO7S
jE9wPzWiuBp1Dxd8MKHtmhDbqXQDPytQDdMMn2IfkAqqrJEHaz/rq9aTlIUkkz+6KmvDJew/RK8l
xvDJ+194mGZgZ+Ma+OMxIfSpF6OStyF5KmRNQ2kT+utqwnEi2g8ZcmANGLc7wrk6JSAg7OsP3mlt
AKFnYiWCSwcNwuBSdAApySmFozKV6qVykvlnE0WbSolqr1MQrhtxW4mW/ONmRMCXoSINtXnR3278
rz3guuDqHobaK22ebyBYl1/7f5ItrT/xexRt2Yd3MdxsrVrNL+syRetIaZWY3UV22H6NQfKKLe29
Ppc4A+MubPnAlOmTCW8cZfR4Ld03ffTwqinn2An5dXVOawgZRtX91iyChJ9PoBSxMMNRm/rxm3xn
EGcGdOfXq/xff+0Vj/HS2XXkmSFKiQURMhMzWlMD5kdic5AiV3uRa1GXeUa6LZzIvj0Svtk8QPzX
HyzWdNql0e4NWhn53vNfHdLAO2Oc2r1Qvxpbgq8ZHKuaDeGo7FDHIvvgEemEUn98G0iJ2U5j7eo4
lk21w2BWC4T0F/IhmZMprowzxvUUOzDX/78kBNy3ju5f7Tk1FogjBXTvf0G+NXoFbasJ8FtD1Fb7
qn+wvvbxUcxjxGB076hIF7/Jjpk0e1aQHBw8cRfSaF+b4eJMdtZk7jJFnIRKGysvvjJoJuT5yc6u
LSpr2vyM05G5sE1LJL83j3bXnzRy+YaspmPWZW2HRRkyzFQK3puE4fmdaY9uYbKEZMOm56Bz7nzV
vxPYE1yaGkx8ybctD5JUIAZ+bbkNXB5FxO5hLW35nGRQao6KMkBBluE/YIK49a2QkiRbbaG2UGhc
UwQ4VRHfAEi7oDtBYf971z1ocwHlcRtgvz9ccx21zW36nnWIz7FQttd4V05Iu1qUAsLlmP2Kg4kC
X3tvoLvomlddmfNjOulwRi7uRNlxc5KpMpW1QP/qhuf3HNtSchBXXf7/bmgbqz+hnunI5zcTfVgm
QD3UxbycTA10GshnEKOwosHUvpwmX0ib22ozmQHbFkPSYt+72MwYk+/Trffs97j1KCZ34ldmIc18
nEZ8F4cz4yY01yzom/fjdP+X4d6JgAmGcFx+mZ4IXtkUwIHRMRUkwzlj5Ada71zBQj0JhG8pmSeM
xpiHLNdCjyOdwBoiUAWt/2acC5hsj7cVbDs0oLW28gasjkCf8LcU4lfPm8OgsWuNANcTkB5dtPov
hssnCYPRqyHr3QsM6/hV4j6C+nMGVlv3xaggQoFvL35UX8fj1XFu/syVfgIjlQz9SWATDgKQis0r
Q1eqvgau2ry30+72UHyQt+rPYPtkiBDAa5JywHY6+z/IEGtdKHqaa0xy+a5tNL7xzhcrpKvc4/UP
jnnqExE4GLK1igQvKOZBLq0WQ28V3LnsT9jypJzfI6BTHlSmHoItNo23OK+/hejR7rJ0TsMgtzUS
hDADGLi/hUppaoNkQbgIHHjuYXKj/GWHmfDGg1bOJO3JWg515RTLqvEULehcpf9YJg3MLKnkzlQv
NKhO9ep9zAS06dA8La12UhxF+AJIbw6E86Ee3qGwL0RTZ8TatMVb6QD95H536lvoLWCiCofVt9bE
QpsShQFpw+5OV59pcHjIMz1VR2dh0FQaQ4geENLcgOpoBzKuGCD2yF3z49IFwyrG5ICznPXj3EGX
mnFXHKb8X/SlFa+uVXzbroYmCEffoIaCbFb9UXgPSoFMPZYCqnWmP+Ofv4PwsXIAzl44kXhdjxeA
EzNM0D4IklxBxuOISxjSsa5lsDrgRBChkIdkn1OHWfQNuHFLvALZgy+fucpC3aqZzAcsTVxWNeua
17SF2nd8zMlK7//awqhm6S+uuJw/wwDc/PR6d3jBe3njX6VCrc7JFfJr7ugN/u/Ycrctl9dyfEbg
cwJRrxwU+uNyRw6mbYJ7PK8I/E78dposePdX9bknWRko4xJztiGyT2hE7ayiJfdTIw+YtpsXfXNL
YuFSkqtDCUtZbYfnTWYoVioygcXAO30MckGJq6w7pqJniaxFkdP7EJAXDoNUEPytMeu54Wgb7Kr4
PBr9UfK/Obvd2+AVyMHf0Kta1lm2ZRjdJ1RkuD7Wg2FtLJl2YclGS68CpqQrriQx4SbP9Kod+cx9
z8jQu3uvQCf8COi1xhQx2qCnrRu/x1ybdRrUvzRV9aEVZsefNKmgrZHTnd1kmtdrGae2AJVdLqsy
Z6JhNTQExAX4GR9Ze+eW2SXLQb8rhd7X2yH7BeI00MmeRz/0H5N4wQbjYVkmKqVP711PggOebCHT
mJ5RxITnRm1v94EY9iDLkIekAt0SbZYcxJlXfOTSkyoiTxcGSgmEjNCmS/uStLrIRl9xo1gdSLly
HiRIqwLagKo3/kZsSBj5m58CLis9DYVmp8Jkhnzl4Yq9+5ceZsCrxlWKLc/XZ+AqE9zYYFF8cSjB
/FaEHIPxB+AEHWEiRCi9hnvQHIPa92e2+WLowHHQFUXzKNtbmf64wCEryTTzXuEMEIxrrdkNRQvQ
zXpLW6cXtpOyoBHRIYpdq0W1z1BQw5gZROFNVar6N24GBJbvXzMP8F+I++G4Qzr/hhqiGESXdUVK
yFWXD+Ne4M0/Xz7ikcpwWdANQct6cquY/q/jFVBOr/ezWjqjqrZeHMztjSl4/zA2B823BNPJFO6Y
2VoeQUUTGnynaLauxIgrs0GfIrwknyzH8/65F946Dm1BTwhuCK0mgH5eC965IaGfqdSY7u4noVg3
HQyL3nhb89ismG1CaADt4mE5bxZCJECnzisr2rEAgPelQry6pDx5RSiCgPqU67s3zwI+Fdvozz0M
n5+dwHO3Tc9NCYc4GG7sGbUsSDEeeN8eKTm23N9F3J3Y3c9vcjbvDtyxzh/RyNW3ozLe4k0nx1TZ
PSTZ2lsQtS+TdSQ0jwzpEelw9em0W39knnYW75T4zhw2OZkZQIVlLGcBLZHpImlJSGyADtb8hw6d
oLoluHWb6CaEmvaPycryKPBRL7dhL22Lq4gN1Ge+5bn7eE4bImVEI/ec6DvPAktBagSEclSRPNRM
gnyY3hTjL4lip/4WYPfIbJb1BEQGseEwWpmG+ns3Y58Ve1sV1aL15DwGJRGzwNi5IqcpnYfELKJu
YPz3z0ecf4KCWgAI2uuRcKkPv/7eRbBaZZ+/+cz9JiH+o2koHHQXZxowu9y0vYDl2jYOcX6CjGtI
visA0rzLi749MTd8FLgHxNehCV0EnWsERWftCdonscVZxLcQwYbhRFKXkj93wKqIan/v9K5jKyh3
O8FHsoPF3wGMi3uoqHxFE2F7EcF91BxxrsA0YNxNLrY91UMqnCs7+5/8/v933KAtOYqosKg11uPl
WW0bQgQgahkHro0V0cf33V4vyv6oYc4gmeJDILNDyQecVhNB5PtmUYgxoRIFT7AEhZsYyEQ+YHYO
2sIr2uIXu31RcIMQ/27Y45ZHM1te51ZvEX4sc0hnRmmeFB3NLN3XUn0Hn8ANHQnpoPePAa77B9UF
a4ho9Piw7MKBwYybQNnM3pHUfw6of4IHWNRjQm+PzX5gCdLCipUBG970ZQ1qCvBsSk6xlhHb8UNZ
4IJUqDYxy0LFJcGHteYN/PPSw4BNxwYgFSuO/PJ4J9ZQVIYRm07SxNF7vxtGurulgjWyKEFz3oJ/
3vvmt6SwKdtvYha1KBfKjAYr5oozjaexVLd+iGabLdS0JKrNvEj7udooFi/btL1z1bmYCsGYYny/
NMDTjAbkw2puYQ36URcXRb34TQkkjly2+aftDKsg9W/EijEn5kFDYLSQvfRTXhFXg8CUbqRaNj3e
IerN9K18rnmlm2rsa6qPBu/Lgs2M7itmiqcCJ7bB6MYpZ5cShIBxJxNS+gO+9ihXS4ejKay96wJz
3fk0TNIFs6y9sVAXBQ58fZTUOtb8d9Gtzw8TjHmiMvKMTRFARVCDPriPliSYIZYgiW2IAHewfILX
6/79mtikgbbgt+Iqw6Xfau2CzHxo9IPyqOkgnYb6Den+YTI/XyO08/8o7NRtPKfhyhJzu41L11pl
QqEsq1zqdo3N7Q4JuEbFCMtaCQuYIKO3e2ZF7IundpN7t3byGbGbcJD//aTuVO/y5JqkczZOC96Q
y611XgxAD7Pj+C3S0Ow9YWaeApaj6woicu4/u1y8JMGGMlwGY8DavVVuFjc0NrgTLv/FS4mUhNIo
Dc08X2oVtuiX2XkHFGKutJdtpmnGI3DcGD89zPJdHiUDI4WhYzkzY4LDWU9EYp+daOwA5ny37PkO
Cy1uFzZlLm3SSE53l+xvN0UluuiWHCzFfUs/TYK0x3VTZy5ptbkrYYSHscTYr/DQewEC7p6FQmfF
y+ScRqpsJjHAdQ829wGi1jKGWJt/M6OV9G7AT7+tXkltSUivW74fVqq7+qoCnYaCrnbwEZaoPadz
4S4pRDJP8lX1SPXmzIWAk0Xl7Q0lQrgRGXY8EHdiAmD3BkEjqgBWob3k2Tit7ilctmQ+u+HULCdv
wGKv4EzWkAGPF7aXE/v0iLfhuAU2JD3qTH0gctdnyNvNKCPxx+tnC/7vb3Vt2C2gJPEGT/UcHxrJ
kCSWFGeuRFJx2wEoTz7OM7tM6ZVBtL7+PzTc0vBpuLv0ppUklBbRBXz7Ws17BpDF6r0Xazd+WQdC
MtKsA8kro/V0lTbcpQ+nD5dUb1tPM6oK/tSW37CebDgpfHzn993ZjCMpEvOYnpZz32T2HpQIJBE6
8qEj9KyY1TxB0f4W1KhsyejZNHkcuk/5JAFkhOtmspc+Z6qnmTXdQjrDPBld9g+XEMtuYHadQvK4
WI4JZr6eTgr9SiU2oYJNbKAu1/k7KFPdMYT+uIHRm1Zso5bMeyR9hm83sdf34PWkISqDswRJo+tK
Qtqy0dyjUjSh8+Is+vwbFMVYZxF5nOr0uDVNLlGEN3Kmqd7tQq1uVFMZxtFHuNdB8wANiXXip87z
ibpiitWrvRfNBhBFtwuGpVwsvisGaaiiiltMxI0ZDLcOyd7Mr2KFOeHYjELbXxZ1mJVblVGWP6e2
OPk3oG34+VZfsclrduI4xhHwi9ggtJ9UaYIkj4+3GXv7PUGzjpIFTQZQycb/pn7097B1oiwTegar
KVFO99y5r2ztr2z5MlLdN+kDRKbytNniA8U8BOX2DCsgvQT0NK6XZKRAj/oOBRhADyezMDmPMOoM
ZSrxlO9aeP3zzsAJJkfAo+u5pTZjGAdmOS1uCUSNnic9+kuz5oQHc410+6hh+pDEMKCMy3PxKasN
9cqY+EA5s/69oJ5AL2XBHC14TEb7dkRwW35DefVtfmo4e/VXdop996v4yG/QCaI2TdTj9l91x6Mz
mzov6RiSwxRKkHaWUQ2Ob+rRBbFURDypWK/HcneEjR4vEyVXPjyhWq7L0iwbLkV+yVaBLJ6TnF6y
t02hXqFZ04mr4Wtte7QE0SIXlN7KMbA5yEiPzelkPN4D1Va178WX+ZTP6p2LHhEfSNfT+RlxGSIG
7mqM+gkCTn6BIsJjd+t9lgxHRTH7uUcDZx68Rk4SGo8VZ5JeDgwJ81U3/0ZQ+MJ2pQnEOC0zjUD6
92NIPC2AmnMMSYyctZpRKy8+NttQZofBylgTxga8NJdoeikHSDXXkW0WiqKiN5yfae8+QHaiOq+C
pcmlpbe+4UgPG0sT2/bwqNum75tNhWpQLLBDHW8cXv1llqdKuvagqT/zvN9h/GdwUPWkEOS53vJw
ZEU3hNVduekBIfLWgKHbrAWHaU6Wduy5OHJXJinZw/u2zz/gUgh+SIUcbVnsfjbG7jtO8jJ6v0fj
TIFpdrmZGix7RL3yqb5xNdpY14F/d3E1iqX7KwV8F0OTEVQD5aKu9MR9VG00g3hIiPGDCOmyqSxY
Jzq9NCnN8n3gLpDLK0o4tPyzB0E/9ZTOi3Y9Wcohb6iLfkccO0N20o6BqInGWdGtS1pBLqcn9V14
EtwEU6+TZqRrlP/QUEkEKiPjLpY9KvnRJxqEewZGRgIZr2OjqcpoV8onKu6E4NkLp3BrHCvQ11xb
Z4QUXJDkQ9gCuJbs3ntCtTfCq+HvBITxwCz+Mawz3baecEdgJZ4SY6Neo5HHTe923A0/dDngqDxU
UM+Bf6efyZnHLs9TCBdiRZehsDBkLEF2Ms4hGhPiDD+flMey4gO+S+FGpCADmHrURtkcNsvykoaO
PsNiZakzpE/qEWTsGC2IUOVO8NauBeZrlyruICZ3zpS3id5E6zN7hPiIOyw6jHBbk0n+hBgxE9Gj
UcqJ7joOVB1jdkkgCPCEmheceshqXncDqM2hGn0/bRnZKpX9IpgQxcPoYnyi1lu7wqZL+rVClMP3
U5mh1m/4SpLfIJoVaW9oQDA03retmLIPnX8LlPRhkDbkSwBhtFDn0YjbbLzO606CgL6Np9meLaNS
zINk9L3Jco9Orkp3zHUlIYqnp6jdhcNujx+pnGLq8tk4jOgh/fK3hbnoB4HpRAM9sUoqXvrQhqiT
pGcHBvXukvCCGZ2lkSherLwLd9MqO9HqJ1RVDZFLW6JOoM56O6xFfqMmkEvTF0F0DM6Fbhsyt4in
eY9zdPQE7c1wcTNR3JWzyCGn7UVxE29UxeGvcgDXXWE+VGYBXaGn4G/ZGFJ3TQPb+2SiGHTDQw0w
ddAb/YGNop3hnfdsHS1QUz4XGu6m1SSGoK6nSVwr2nWEPhJhZVeHaVGOg2V5qIjUIIWzm0kJb8AJ
XY6+9LFXjHADg7H+xlDh5ELg2j4vCFAZL/fIimO6RaiU3+J4NN50KIUg8D0RErnSPMLVt4xEW4sJ
+b/AjWDl1SWSCdVeH5lHprPgUsgUSaknHXMIkEg2yImvTap7eeYoaVvfS1QFS8OhmiX6QuZ3+VAQ
VhwNbQkG+8qKoQUfhjRRF9VaOmv3OGtKQQwCetrlveCqmwb0x/BGGfQt206WxcxEqaHJO/+QgyCw
2VqJHsfz0sr70kghS+AMv/iNP+jG8Ub4+PnMjjapRJch1TXj9j2v7DFW1Ja/NTyr7S9JvnQmHcuu
evw2YECh5ufHS5jLb/mMIBxVICMwfSKnsoCyJg8LJifC/xQHYsGbgBpeCsGrwK/DSkuLu6DfI6Vl
PD3AYI1csPnqzqxIXFns/0fL4VKf7PuPKsx1j6M0PkFdE0g/wBlgCDp7U9GG1tERQPZXSlvJuXl/
qD7u6k43Rb0RZbRBkDXBOsue7pVG5yc0kJmABswiuGwYRx/vSUOxzvp9LVzSX0fhmJv7+ERBkXO4
iSiQP017EuJpFPBnVrcYZTYq7C0V6QhNiPUcHiYcsyGoRxrJa7cZ0eajStsJDbmqax5VlxAq2pzx
56I3x4ozMxPEvBeMTvr2Ram7Y1Ex0U/rULjIOEws4bIVuNOAaLeT0YUUl7F+TmJey3P5qT/nvNG6
KRQLhIkKTYyxMDA+N67T+/fF0SxfI0mx4MjWilb1WzTvLs3OZeUTG/KE/mtkmbP0z1/aDEQRfA3L
P29h+8dgmlr8P2MmzZ2m0Yqhccs6aZIXe1h91cFyZLi+8vSYzFt2tJcvZtmf5rrj5241MlLcQbEi
agbGVVk0v5JIqO9bmOWNjV66EEI3bDpdy1rD3z7L5WcpRafXsIyczn4tdUJb+MaF0Kj7IE6cv7Ei
BdryqYatRqfKuFCJr92+dasmU1p+yAkAvfJ0SnIu0DQejVtsIbArEGlBoTTS/8hwrcFv3EPu2/sQ
z17KgvoPqFmZOcWKCCvdnO7ifsXzqLuDFCPmFC99uvkqPNSuClCjsEeCef+JXnhsPoQNdFEkjx4r
BRDiNDxVinZ92QbmkogzYO2eUHWzwPbnb+efrfcgZX9mEh7TZrqA3cR4Fa58OwwIxswf0X/FqQNf
7OP0XrXnrXDjnJlLO3QgscfsaT2GV4l+zcH2n+q+o4hcAuS2xeYR40zQL6lcxDrII6S3YbpyYp0M
c4zrONkwfYMwVkHVvCWDMziOaWd5qXCB+BCeMmqqTBXuUafLuOhPTgpO7/MV5ty/TFGGaUWLnR0W
w0nxEvbcH6OfvB8Q5K2yZ9gdL6TRMkepIB+Ag7rkSMNiEHu2k7fgfs5K7f/GTjjjmzncgxYxD2YG
Wx2NHsQ7kuaVXu3Ghsv7CdgrIGzMpUav+9/zFWUbSYMYrKHcqkRa7Zge7Ty8VTdxL4PW11wKexmZ
IaGER0lVMGxFTZwQt34wi+vTrSZVV/wCbTdJ9Re2QfPABnU/R6E4DVBFzPopG+KLnpocDo/PhPma
zbqBQtOHjHHobhAfGZOdzSACPcCwA8ZTReM2n+xVySM3PxgvaszsxwY74cSge26LcsFgJRg1+TmL
0/70TkXb8gI/15DbbFoCXzqztFrRjLOqWVnmgeK9HkR3bBlnaCBqS8wkYNLipiCe3vTjJ1T+xoiB
bs9s3nKKbEpfUWh1OJ1V5E3AfoulZPZWDshDoEHTDcIuvnZ3dLkKA5Ehf3o4LSnsQk1jJv1hIKQV
O4RxTTPsCHPvexjjDV5YhxbLXid7vgyN/8/a0gmQ5RtjXuMNsZa1SBFg7UNuU6BqUAE8SolVnkX5
bAbUOuf6H/jv/3HmmsL4kPfjXk2OY5Dxgd9qjVQoAVtkIp8xiBPpbdbg8QsLl+i5+vEX+yyvmZ15
Ke1EBrGiHGyjRRKxVpZEjQm6Cz5zSg5brc67z4iSw3Qc0lZsmXarS0OXvfr+NMqwwf1YSSzlUcIX
TzkV6WhhzZvjZZCN5YPx8xS0ZmxfdfBzt0jwka2RfiTjsd6VeBTPeRoEEwN3oQYifIBiPoj9EO97
F++4yeO3kxRgqbQcAp3OaueXXur5wRKOxxClpAkhWUvStb3/ZTMsBKpSOgav68H34/1iVVHblv+6
bDPDRiatZYpCgc6ZFlVttq7O9vtqc1geFM5pvYPlN05Xexs5nPb7arJsYDYgTe2AaGq5so7RiRvZ
4G4vNgnSSOwuHxD9cEj6PtSbtbQMIDV8wJOZzSlA+/G/HMrn5S6OL0n3uoEMi7m4FzN6DTvvQckN
P5xtrJJz7QQq9fS4Ij57jl26one5NZtS+KYtcfeT05HXKUXvb+DFQDjs/OjD2OBGLu3VwY4J/r3J
sm4LdRcRkcX0VSSY1rJul/CzFbpJxrloa8QIzcfoZnsu8GxCZLWSKh0Nwq9fkGpHeOWp0B6ZsF/U
rgothwD/NiCLotwddy1ZUpWjhOQ7JUuX09PJJhl7pVPJAa4FxaDwMQ+MsaMtRoTT6VqtAEwBJngt
gpJTxMTzPZ1NAK4h7lmn6LumWOigbPk1+LWCZAINMfuYXw8XU1XaOFTfO5zSxcBX8C9QNfPu9yq/
Dud8Ryv29dvle3Pa0VzlhsLYa1DF4ilffNBU6rkfrsFxTIdt5kCVrCK3W8q32SVL1VpLeoe2mMCH
zQy8iSWfWS9+sdDnSq7P1rWuHgTkmiyav4cHrundgqdN5gRonMUm4JFt954NXLzSgnKbuuEKB5qP
qmoE/ovg7lt05xtfGVrenGrb5675lT2gQ4Onnf9Stv0CM+tWSwxw0US5eBTcEZr7gmZjK7h1+Y8W
Df879WFy2+ScZjQJCFECJB7iNaPcQGEMkG0U7T+4xyEjwgNkYnzQ36g6s9Fmp9AnLfiqGhFKgK25
Xk97ttFGOxr7v4j7p/lyWukAqh1A5nMHnfJASZH1LVweq/DvfFI5E6W87cPZPTsCxaMzKGLVm25X
t3swju7CJ97QEY7HjtUjJwENgEyx5wCnpSnMHe5KseaWpLQWcE2j/2nsgIJbuGLIkgI3/u3471sD
X8CbLi5OaSnwweCFMdtHVY0Qf2j31JqJG7bIltujup8oTvxO8kDprMXFCFWxQy2vgGrSIzsQQRtq
JuMdYhvvopTnVerwqmEKQSDH+N8wdCUBNFEq/wUxXkRixUiTfN/J6XERYpLeQviMLylzPrsQdHAZ
AJMbZppBiisR6S6lvjXewlxQpzzat71nkkuFnTfzaWvByDSagwUcYMFMgyAfIbS8/GAwAcDpP2OS
uU0WuarHZHSadCXWAyB5NvlUI1uBISWrfen5/9Cm0O17hCQrVHT93xHUtSpbG6hXQF7m5Eig5FyE
Ji2FkuHb998QtrnO+mnzxs0/TyiXhjpfn1MOIkwzj+vpgjiBhiZNAOwye29XqFgTiDpo3bLEo6v4
F/zZ4QJtY8fMISRfA74f5efPNCmv1RTWiVIF6E8c1LTvTM+idfwT7gUfklNpOBT/Hl7cHGVj5OSd
lvthTNqDyE4HFe9e70G6OSNFVlcMzlOzO7sTbnpwlQIfYH271Kd++B3rNv0Rxt+UyCUT0gVcZtfk
C4jIaK4CG7gW370CS63KnKjuJX/AIVhp+rWI00bLlCoQGbHuFLairaN1P0zeeHAcJfB1/hWgRbSq
jNvjmYJfBjS5Gd+hsfBNm+lbbF1kfky90mDV+sC2kf4NKfjChPzEOuDcaU/Kg7l8NZRhpq+Awahz
jbIbjWpuBJ3l6XBXr1ZGYPpyLPueras7w2YlZ3Fptt0td04cibW/jNdk8lv3YvDgDKtySaD8VENe
IRcZ0MScQbL7gL28+9CDv7z4VeJWT9GgaksOmCz68LhJC70rgh1P3+COLkPrRHUD7iV9CSGdEUqZ
CxfPfQZD7VJoQKjGmUiXx6Z5tJgAm5sxOaRE67xCpiccMeHE7rgDfdd/00mWWCZcpr4J86zMOsPq
omBsVwKE/LdxBuVYSZubgPmkedENNHddkZN12eFVeKToaf3SOJ2PqhfxQIgIizNPbMxr+TdXSMQI
MCOt51PGveTfW8vtWeDWfhBLU51FHYW3thXDGs7FCELRBTczOAKNVwL/tDw1PqVuQNx+gXl1LFBM
NJN800DUrpQHggzMwfD004J7UYt/gXjzuuL5z+1pnccr2QshYj+YyYwrs3NU+lur7Jv5KEdgImqJ
Y+CqAFol7kqXkwg+ElcHcvUHa3ENmylru6Qqm2DBIffUyBd1lBTg/V0iuH9kYYWd1I3ZaKh3h5EK
DFSzUInZCGnA1pejYxKsyYD5RaICPgXARBb5DRaidVAWEdbvD5Wyp8r9jpSOSNdBVjQvaCQqmGw3
FU8375OUDTKRUrEC4Wv2Lii4noqxhXJxfosSSFVFyP4ZWBhzMvoFR3WRoXG5WwIlfoC1G5SMX6V8
8Ra5dCp6kB1vb3GOmBQJy8wurNcMG88aLZ5ScTIlel7Aw74UyLP5tg0mgqzU8UgOTE8z+zIgsDum
X4i5+0cFx6ih2CZDoX3L/HoMUIwjNBDM9IG01yCGo501/TjEX86bcY04MUGDP/e7KDb/1RvRyOct
qqj+p4a2ugPAPhJUA8pTtGQvaOVx7C/379u7qjDCUqolfVlpw71JRUpBhasAhixVUT4pvKrXcjEP
toBT0j6mJk79hMKMquknb4zKFGK2ov45jpcchatWZhbXmFPkZhn2WwI4DTdcqhimKArCPK/85Bdw
KemoTEe+JyXN4ddyIFaLHqSkA94Y3y1SxB2ynwFF3YTHgdwVNzi9wsTQ62ELlcEtHKJNovKyUjAV
QnsXTcc1b6j8Y3JeWgBjyVa+mkRIZY9UpZivkhjFiwl4mKiTCDuqqYO4Lnqpd2EOztUF5WYTD978
yOCYbMoWvm34WslDJaqqvtDXivV8jcdiZfbFWI30LCrHdpjKDLD3GXwB3fpfqotlyKLHL7akfC+d
EL0en/5iOwFAowtlDybYKLHXEbgKMxai5a8fCOhCV/GDFL0J0Pb7rNlpfXg+OT//85Cz8NGAOt2X
gyglkTjex0WeH5yuMny8dZaSQ1T5Gn2PxkCOTYASiEApskSEJQWfEbOUyF3mb+4jpyOpjkxqRs6q
nZwLssbjiTHtkvqqoFLrxeuupaVM31AlS34zImoo1VBH5kHlkeX7obHsS4B2Kfxn32LWQsiJW0vN
p04NH86Rbt76rjeXxVRqimNs3NZa/FEAxYxqQuSD+Vx+BNbQ+dC5f3vJUiQrtABY9YsIzdQwByUd
NH+A7YciciTyDyF99DV2+Ii0Hn8E+DO+ca67jRswQ4z5g9oKsF/dbfVPQiUMNpDo2RsPVBuS+sx3
AWprg/sdTtkvwK5gik9chZ4QpXPwRoqST1zDoXyrcgcfSzc5+yV+bT4yI34cMVZ8EgxPVewCc0lo
4FLSWUilJlVdoiqOIrRDc8NXjFgfiJKHBHo3cHkos1WI7spOi0/9d1zHoJYK8NVFRD6JVnsAEroq
C9cUAPowpRRpseo7AYk/mBjZAK/Wn/SJYaV0uHSDmBJAXXXi+8pApz03y8xw8J3pjoLlfvEQGK03
JSQsOxJpI23IJBBa641a2iF8nLRinC9INJwgf3ksoElwhQbQPzYyAQrGvWxkVYfCbgm3eNXhYnBy
k3avwLruTjaAHabTxJcvXCNveq4qDmfa7Jh/aeHYkOOq4Xve/T0B9ri+r0K73HSSXgIMxKP2yS9c
LExVXUUE1rK+4er8ePEVyCKq53f382blVHY8ob+aCK+3BKRvf+wjhYzm2QvnVWr69qIdwdPw+0dV
BIY+hBY4+Ixh0gjG1PU0gDEUEIfHasVS8aV5rMAtie14EdCqabli/qJr2/G3UOHjji4U6biFiy7F
yu/Ug1kPAgnY4k8fS2OHVgiyEgTRngx4qkQBzVjBARqZqR/P2Z9S/g6UpSLZZl31Q1/Meh+0oygP
IjOzEc5ya78drZyNoJhzzbTWrlywAwfMbhB2+JTA9I3XgOXThPv/hPS7roCuTp/K6kjX49c66SkX
NQL5WZ02MiNhqImpGSYIU6kx5/rqGScBnpc5zmgEPzJF8kw/eCZPdB+Y620J5LSwxxOQm/EfVW+3
d68QQlVx9vnrR51iG7seHawoG54a2ZUvEAX7Wd4ShcR99wpDCYminlw82oluF7H2XljM6RofsuL3
NfejP/T9CjI+7NYlWP07wvTzk9x13/lKXcUfoe04P7ISjNYk2wcBO+mGTR2oVXRFxTPI09FwiqR+
HWHSY2ladpb5QRiC0Iv1YwwIUL0mmIHaySl52EC4rHlrcWkgOx7msXOSL6jme+Ri6x81ptybYNNy
6kzsOFI+Qw2ze+K6VBnH0Ov5VybS06dQl3+El3SFjNgeiyOnpDl3zEnU5F8/1I+s+1YLCZfqvRWi
+IfPJp+vcl+dQy2y88hSnXkdRi3HiQuq26WizDkmz0dsc3dDZivOfpNp8kSdmOCxSHbwAspGJzeK
PuYm60TQCXXbfwLBLFS/nve5M3yxplb6i4hQqHQ6sfh++BRT70dxE55eUDp4Vs4pz2YWllByJPiT
3zqUz04afAkFiMQ2pkrEvtHQDn4+tLpq1tlIf22wCIDzlGjmG5hmfLn8nbzn3g/4E8VTkzTd5rC4
LttYvkRCh0YEPcFaKBuSknkBnd61aa1uHAjv3c0MmwPUE2L9gAc/2MwzV4WrqhLTSpQ6Mb1S3dz4
5zlfO9BQ1kLsMYb552J7Lz2ZqxgRHfHLnTNNcmeHY1GCGg4P2dYCa4jEH2g4eMUXN2r6yxoxHcSY
T+cNvi7gtOGTGF/ahBoRikhJoYKry+6JBDuUxxnIGmxwQ8v310HoQuN94HIwSRawCdaRsKSZ2dN3
0QE0kIYcUkttHn2B9W0st1fuy8KoL4c2uWAhPfv6pYnNa/qZuVTLwQ+cHMWl03AmgzZqTOEiKRQI
RIp2i9CXX0Vqd58RuHvxsoxyeUnKMWx80flNo078btrUlF+WGbBH/QM2RPPKMTl9jXa1Nr/bymiQ
PbCmqMoxTl4GnwqCMbzSPAWrKMKjVa83b0zCKFi/7VSMS/yQFoCxK2g1pJMWye7UZa82zxj9ccSj
HO+KfZuLa9QJhI+t7ltHCv6Pcp+p45c/58Zy7GuZfF46W1dDVQN1QiFRjrZs7f7acgFZv6R6vo5d
5jlJpZdk2zN6HF5pDCJsf06IHCpabmzBlNcwZMI1O2HLiIbchswB4SsBsVW1gtAR+08E3FzUNoUO
NdCiIi+KmqYjfnALBH7CuJwsARXnEuGkL+n2Qd+eHeamahAry9lKtBfTMmQZXgHJSbPRae636NMX
ecKSf5yfjzA4wbiIf5vaIjsU0HDbNgN5Zqw4y9lPOiscOxoDXt927Y4RmXlvPEcIqXGhSEoAM/LE
dzttUDMsP6SYUQhK/s7ZoIkMnc3sd0IX5BbVVXHVFpWHtX6lT/EabBHSk2E4tVF2Jn+iyLgkJl0c
MsZOV2emhK/HBTkUfDKHTb5o4gTjTPllbpczllspta+gM4ycPUoZGQdeLauoqATCqEtDahRYr/4j
noFcqrrZQb0YW8UWJUXh9EqxpGU5gzXifjp2l6nQb7+3XWZzkWWewTrcscqnLWQl4/5UU9Fqzm9q
JL6Cp4rbANFjD12GeDDxIlXL65AXeC2ijFUfxZq0VA+CYI0nAyV66H8IbyShDqxoLpicqa5sPkVA
TnGqQ1re7JanakXH1UwZxWmlV5zcGO6c076EVGDpaw3zeDKpHvYCd6V73tSncozqr/bzQFFld90y
p3eAVzDF5oIDFw6zRb6Uxvuke0Sg5BbrI+qBLrb5gqMKWuK/4tS0Jb89ZWzBKrXE8Q7oHISlZyIP
V/DG85Np9BoPAxt4U95hDEwfyjlFtj+lyLaXABHWBhXXGetwibafmM48ATXYzwdOWcPBbUFt5/LW
/qGIewtGaUNd6bCe2oy+/dM34YfHCNnwFG1DOZnwqiB6ijSAYMyQ2h8RQfzEX/8MfO0cCLZUCxoH
DyFiXTqu/NnGpPxYf7uaAgxACOBO+rCq41x4x6COvycbEbC+K0nZStS7HP/6JnQTGX01ewS9mu7h
sG3p0jHWV47Wij46epTnZPHQVGrXgXhNIZArblccIsJOVObQN5iYtBDtXmJE5UsgvOikpR2KSUwV
KbXZ59ugB2n73o7a9/TkhJRsez5fK8c5WdsEQSCrdwENll8wYvxUemOT/xG683S66HbUf/plcdwk
c/UtdpnTAHxF7IzHLwZs3smiJ2vFPoWKMA/g6LdgIR5iXzcKQ/tR93IO04YPYkfsMWRHzmrhAi7O
TIav5laDyEO7NnkNA1c9rTmlg7PEXhmhnrLsZETzgFISca/7eQ/ayG1C8Hp0ArMXd3b2kB1Mh5rr
MP/1Atscc48L9+PvIG2R3M8777f7yNpJBpJow7svv1qGj0avQGbkWQpw8DBCVTMD4s5djb81FECg
NlBXMrI1itAIrwSXvaOdJGb2rsojY6CAU5CEXm3/M9isT8HVuYSmHpkbK00XTCzEW+b6fNU42w7H
IdwQSQZ+bErqd0lHb1sj/DS+8WumE7RBtTssVoblskFcBfoFPsrXCXE861UNE+1D7FoLB9sAhpvS
2s2A84TrQQQpW4CJHhoixw8XFm52/d2yiPUSyCQoTWTTnNBc9jz4n2WjReUmP8Q1g/G/j3QZwTL8
fksUmwnL3VBoq+e4n4gDFK70UeJnDXaeQT+NOf3YeSEFFAe/wN/y51WtQ9vyzqzMxwLN5AAKw/U9
IkrcWM7srEXmmGYdgZSAkK+9/yN4mNab5nOu6klVk24e00qvTfDZvX1EHy+VsSoRDscaq9ZKGrcM
OLsnOpUhyI7OwV6D/JUGSEVSCv7JJRWcwg2bY8J54zjoEsL8x4ZpTMf16c4KXYqeGongnih3Ac0f
hB6W7tVUpUoEz3f1Q3MD+E7PmRsR+Fu42I2eaTbVR8P5R21/cJNX7fCTEQszEkhfjfEP27W+6jus
ZGgnhy6wi4DuQ3oTSRx15E/q/937iWb1PHdXnhoakQ4HQbVthxXSo2ED3kFzJJcasDic/RdHnDXQ
iW77U/mqdbfeVzRQfggFnEPq91BCKj77zcQd3D7Ar+B/kAJziF7CbL1Bbuw//YCU/V4RIkLhCkog
J6P9L9t/3itPoYFQya2U4obcmD8SgEtFV842gXJVMSmzII7jKtb2Xw19KqHXD690wffbPeXwcE3Z
z0Awk+bJEEwi7N3jWyXSwc7anWBEDYvRmmlc88ZUT2FkE/K77nChveK/0w9G77YHGFkk9J8j88wg
fxdtQjOQfZQobMVIVElCSGB6oARpdjkZLpjrq3NRrjz8egtUMmauliXRK3ZyHKeyZXK0L4CfgjO3
lFPyJIMqOS/omALDuLbnX4e16gq5pIQ5XHdoMRLcGHMBF0sH1ZGbyqBPATyur3+BnjR0L/uWp+ks
eE7Qo68ohtGpeP9tbdpYV7toG7X3YezgWzjZajWo3+bD7YNWRwFJIGRyrBPXbgV0bD3VTya8a6kK
btaFTTqrBt8w7xZfCcTd+B+gttKOPtB4h0inzpOe24dd9/ZlKC8dv7caIab24b/OrWwE2VgwWWdQ
BVCC/B48RWqv1Bbrryz0BB8MJlMX1En+xhnCYB+WZD98sd9yoD3PJEF4JLKNXeqErrZhPpNQ/9Ms
Ow+txsbSIeasa3HeTJCaM7cB3kOQSDiFr5JFTMij0Ew06mckyVC+Qhg5P2NkzGNkHPf6urO7/4g4
cAJ+PSRjvNpaTo9+IszJ++NZQzzjZbXN6ohkZABSNuTfTbqw7l3A+t7XTA3zemvoKwGNJsu/8LVY
GH7iGSO8XjHCesgS/b6+irdkdDm6W1hu345jcJyp83GBbSEecWWgPSdAbPkIQLPKdqXCz8vV+wxJ
Yuyos73TkauztdMsKJlWPqf4ktdFEGesKnYOymSScLgT4onDGw6IkPqpVr5UphOt2LCsIB8IiCor
cCA3M2KVTfkukoyEr3oJZKrpyk7zqzXiqVk/xWQje9e18QaEbK0MwqULeYzYfY8YPEH2P56ohPdW
rCmDMDWA3OS1W5+8r4C4LYdLMoSjoA/2XVlCKrJpKahYyoW5b0ipCFMqGIKD4tniqH4UJuBR2KP9
Z93RUvlaftFbcxP3sYLq2/guYBFudtJ0qFdk6oEmT1aDAyr8cYc87xunxSNIebI4L4Xo3aoAZVt6
zfQmRZrV91lambDYqd1UUlD8pTRSmhEkUIjruEgS0EUu+FIjun9P8MEPeoYntg1kyM+CAqR3Qi2H
2qGVJvSj1D9+p1Fr9MfgRsdkktMZwHtZ7lIq6HkXRj8yJzKhjfPAOxyP9+xaQSPb1t26EwOADS2q
FiWe53WVahL+zLJAD4hIkOyw2QgAStdJzIUXB9xlvSAcvUq+IzGhbRMJpc5CixghHcE6SALw4XrQ
1YZyCG6cWU2kWu/cRmJn1hQQBcjP5cU6DQH07k8+m1Cq2iCill6iioBgMb0P82PJY7pfyxzRE8O7
GGk2QQo4jH3Wo48733wxvDaSWeHoFO/XdUeWBaaOSXsnoyT0gthcpcewDB1HkR7rrTJ2EOxQSNAU
Uzn7KqErYivRZib/4ENYjtIsm2zO9ycHC8a8MdaCMHzIlyZ6IcK48KKoepDQmaFWCT+nCeXiqQhy
Zy9BGUGb2FIzmrRw2IH7/72yWYjmcjoKLaOrkV6jnLUrVupctdicoCYqnyu9t31Fy2jZsQuc6ro8
HTOWuxxxQ7kEWQ98H5m3FV0vksNk9W3OPw8sVO2JLfAoc3rMbMrCre5ZjRhazdR9Tb+Y48SGB0L2
fr2n00c1ClL3H0nImBLxkyDKP7U1PEL44bPRTWDSvlsPSXXnMoLXaw8QPYsvjccsXXk6GGgzgUYZ
jESoip8Q4okx8YRDNQxoG+HWOf9jp/tLDZuJO5UyfNkv5Ic4h2DOTp5f19DgzGsHys/vd0SlGE5F
4JvvzEj9BmBnGrB4d6VRNrMo+pxxUTXmvcIl59mB6Aghgnp7tf2qJZdBdcKubO983Pe+JV1HZr11
e30vaNXBLFu44P2//G4KwjqX6O98uWwTjWd6hQSc8Ov1jh/wykljyHQ3qFebhUZelzzJCW6nwx+n
jZ/Ib8B+VS5IVGghGFjTxUou4jJdEFrIwr4B88f2jUDVmuuM0xvMIPy0cdabdeW6Q0OKZiLJ3Pu8
qdcmu1rovagx3wVlWPENx2wvTKtcp3a9aSfmrOgIxWLWPgsSm2maXuCYsgrUp6YiTd7c2FxNQvcQ
2JYOXg8xnbBVX1t1HZMP2q3Mq56dORbxijsiDkiwYSZLhYue3Jm3WV6fEXYCiM3HdCWua5pqbtZE
kaDzjhEQy5NXS+wgsGs9TqSRLHuImNdb75ESiLwBVOzE7sYskghaabOR16wlQHhBM86Fa9BVRqJ/
ggQ41bO6o3IMgWQEpcfj/9yUqkfYcWO6XQ9w2OEo7GC0PvW64ZrUbPGNanc0F0lPSQcTNexvgWiV
+E0w8dQd5VJD7pJ7fqELme6XWIHcpUXGnZD9pGUVmh2nCBCxMDasdAsrOO0JtcxYqJj0fvvcmPYN
v7p+Yszv8VmR+c9KEfxj9dAe2r5cWgI+gos7/0QJnOP9kZnYX4q419Rv5ek4Q3iBx02/x2m/LNwh
ixjCIe0EJ7IEtmhAC0NsxFAtLZ4ToxhzDls2wHpt6TsnCsPYBFzHEO1NPP/vYi8dfQg37ija9uxz
YiSUQsIB/l312u9nCrIWiQ0TTYYe/rB72UFxqwxc7uQEOAWO2varFvKUBCJnd0oNEANIIDsKv9cJ
MwmA7avHDpro9naLfWf29YnAf234ljtK/S7IuOekyFQ/5QcjJ9uuHkFMWhCsRVNgMuJQeucwsD9N
oX7tjp7nMGwFtwhyLknqj8xFwSAEPr99Uc9BCoh5fWBRDKvlLOErFM7ixloiShG9bNVBlu3oT+Sc
bJbwfi+YGYrR/B0JdVmZ0xdguPmoprCOuYBm2j0v6BWp7gQlg+/OsgSVY7w75DDd7bp99jHmjOEC
zGrZ3Y69LRxi9r5SzkhZOW+F6vwsXjrvdh49yzD6aMaXDZBi8LLwAvWqHkZEuV3OhXU8HVuZ6Kzk
DUDMOhU8SL0AZjHMsGz8p3Ci9ib0U3LqyZhbcDVIZKoXgahFmyXGQuVPo3CamknadLycn7ew4AWn
NfHUjAds3Ez9UEWKg5d1Svjn79Jc7bQeNNPOZCztcau7QEQcLwkImyE0+K0wbuxVENud1VPnLuir
7J3gNpb8+6HFcOddf0Tdn2R5MdYRAeQx2uCwfSxN/xpEhZK58SAj0Riz5TLbOFRj2YT//KAqcbP0
djNbO2yRl9oSVUFbyOZaGVZJrx4Dbxhr7OJzA4sIdZupPcbjUC1D+0l/hkrAy1uH7yM2jcGYiGMa
q5W83YlSCkbY4csPInTYnQ+sv5RA3Magjep0nnq1nt97owC/qE6A5k3j+ze0GycF9EhhSBesfhBe
KyjXSydT0WGw2898BWOkReKyJgQmnRiS7AP6csLbnzLr6Y5M3SmHCoibzaJVOtoOpR7JMND5KoD1
pBT5Mfx3qpK4Zs0F7yfvnsde9h847YmB9ol2EVtmLE0jO7eCkAxI/8CctxVVOXjQTsMiNE+jj1HF
lMRwzTvNAKguAZnOxarT6EO4ccTmeerlPQn8MI5ztgmqZPTolrDsgOvDABeclJRVo7s11WOkbn/n
6fHeBGzIk2ANDmirv6Xcd//YH7X1Ab892W5FHT83HCroaqOxroBjx+rhceKbk3d7aGig+RoGDl3d
AZTN2MoWfN5DpL6S87fa4qolW/RDCeNZ86dDqBTZjqoRCTiWInUInjpObnTRRmNJ/1SRtWOXBASV
VR4wM9cVGNSK+J/GmlsED2GOv33wEEBL3SwkblCmHBy/OxiA45iN3KVGgjPT68HR4MHldVvGubMT
fp+ZbOi3IguTWln9zHIEs/MfySDSvY7u0fLNgqmGmk2ZQ2w5FJoOKFHWx9HFV+VZrOlwh0edHTmw
6k8Tx/ztvfpL7WfswcDFW9bvAQUe+eN/vVj9ZnImonLqZQtX+SbX+LKUlXbUEu1/e0N9OlqBqV1f
CHR6Jn/zUmpC2D6mVaonmkwlGZsPfG9MHrgcwpkuZulJT/7eIWZnQI0CISWVsDcoDy3xARlN5/n5
ImBGxypcVbSSP+hHKwM7xO3SpDbAWxO4BDtxImiWEy8D64ePOXYVe4eZ/RVKtLfMMqejHTJXD3zA
iEc+Dlfs51GaPl5AoNTodANc/mEu0tqMTmDQKoj6jKVq30wG+PZWeUVgBARd2Bp8yX+n4PF9jUZ+
a8ZSrUebjOB86wAoUAy/kkiRqvzEg/FvefvQOCoebR8VH1SSirq/jbdtnj8lmlF/fm7H/FNfZdlA
DJ8xdmQuugHcnOOLiz4zRvEqg7OB6FIvEEAHcvDz5egeJm4nhZOegzaTMb2+nllf/kGhUa1fGGyE
JR5d2ld8OQUq4jEatiuxeoknbKPLq8gTwD76h4IvaFSPURWyAzDtUOml5kpnoDSMzEOrgsN6zWGl
7gG4L3mrYKnnHQT1EqDjShDqj0XQ4pMQiflW5Ksf080GJOz1ntCBsgrr4nX3LI/l11pgUMGAJZKf
n3Wra0kYJJQOmk1DfOfYDt96oxC7LP+2N/c5yTxnC07bFBNvTm7b9LgsRKymxbDlRfjh4Dwxu7N+
/pc9QRFZaEMP05oq31aHEFqpanIJw0b3w5Os+irqa+KN5Hrb1POKTskE9suH81jq+Jz6PlrD5Xgb
G89qnacVQsnNK9ROR6n0tQFRdYOrEmjgOtbl+49k5ELVpByQrvF577Hr0ZlNAxGNeVjuantOq2t7
7y1HabP6e4+S00hcag0IyxjA9DoOgpFowhAdDr1JnsXaBbeLOImHpOzUXJyVpEklvtTOUMO9dQwg
5dR3mkgTp48oSqsPIq/tq2cKref+TUurV2ydfqqlCg+fXvy5PnTlRfnirY0wuGi9GiB3FQGf2Z6m
CCebFsJ8RpsvzII+BjDPQyU8XWOKqpo14PMq/xpPZIWHKoA1ovDHskJ6CT0GD/fHOLy+TyJQPyE8
5YsGRLGNZJ/sqDgANdPMtYJteuVwBFaSDJb2FkN5rLCbF/5aDIN97LQk038LRRoTF+KNVOk1bV3W
fupW86ZLivorOquCr/LC+/Cms62K7yObzQmWS75hESpofYsie6OYMsDp+6N6gv4fBdZI5qXIga8R
9VTGp+4F2Cge35J2PAsUjRMfOC5hdo6zahOx/slomFpaMGxOnhpoYXo1XM8DARFrEE8E/oeNl/VH
/x6Z495ffCr+shIW4xSphiLdQwMl75LusYAz2ZDiTDWFqvNcY9gHN4aCIFbMrswkZ+qyFCFwlgVV
vjDgYBtwJxOneVNFRhvp0DPdF/xrx2kb+7cs4f8Q+sRo8IUVjKq/tDxaG5FQaA4YVDY2IewTbk1W
amEG3wGdheewfU5TQxaXO2SJ118JGmcYBh9fh+GD2fxE2N/hA8oZwmP2JFHC88Q4cGyZPmCRGaL8
V6lNeZXvOXa8HrF+TTr8pyWFT912xin2t0fA0iYWtWiWDkiHhRIJSWNFU9zk2EeqN3O1YJUOj/kP
M+TPicG0GAjMejEfxo8Tw/x2wAvhrwg2CzXBOIy/clTyklT85VPVxw7DiNIohX2Z+GWR3xy7dwTn
wxdCVjsG+njdq8zgtPALKQs4Z+UoPya6NcnxFj1y53O1D/8XTaqpV3csDK/R1tiJW5BSJYUzec24
HZMyxEOrDsDuf+woF1NxDLf4KO4s5XF3xvv2EdSyN2nt10ygwwJIO0/yKE3gAphPyUvqp25EdlfD
Jvn8xEPFJ9f+J3Q4Gc4c26lhbIYriiES/DGOyFst5AqOfP/9+nFaQCng6AesVOX8ZKA8JUjCx9pK
3BrWB8CB1Nb1UoJlQ6L7UJRtRFjKWOapunitI0NuDFu9volanRzuzOUYSgOJOgs785B8BQmRHIbi
jhPwOW+AQ53P0WaspPDGBqavy1ak8uChHmHo4ALL7/mJ1KYDuol2xpDpW5yiJHPU9/Ib7dNPhZ5Y
TtSJZyN//v1pbs/bSH66TKWgz0ynFsZ3qdsLvc+GS4W8sQiCuWXD1gmcF3NTaRKhUR5IEIPED9Cv
0z+wzwHr
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_init is
  port (
    cplllock : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    reset : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pma_reset : in STD_LOGIC;
    gtxe2_i_2 : in STD_LOGIC;
    gtxe2_i_3 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_init is
  signal \^cplllock\ : STD_LOGIC;
  signal gt0_cpllrefclklost_i : STD_LOGIC;
  signal gt0_cpllreset_t : STD_LOGIC;
  signal gt0_gtrxreset_in1_out : STD_LOGIC;
  signal gt0_gttxreset_in0_out : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal gt0_rx_cdrlock_counter_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal gt0_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlocked_i_2_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlocked_i_3_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt0_rxuserrdy_t : STD_LOGIC;
  signal gt0_txuserrdy_t : STD_LOGIC;
  signal gtwizard_i_n_5 : STD_LOGIC;
  signal gtwizard_i_n_7 : STD_LOGIC;
  signal \NLW_gt0_rx_cdrlock_counter_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gt0_rx_cdrlock_counter_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[8]_i_1\ : label is 11;
begin
  cplllock <= \^cplllock\;
\gt0_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[0]_i_3_n_0\,
      I1 => \gt0_rx_cdrlock_counter[0]_i_4_n_0\,
      I2 => gt0_rx_cdrlock_counter_reg(1),
      I3 => gt0_rx_cdrlock_counter_reg(0),
      O => \gt0_rx_cdrlock_counter[0]_i_1_n_0\
    );
\gt0_rx_cdrlock_counter[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter_reg(13),
      I1 => gt0_rx_cdrlock_counter_reg(12),
      I2 => gt0_rx_cdrlock_counter_reg(10),
      I3 => gt0_rx_cdrlock_counter_reg(11),
      I4 => gt0_rx_cdrlock_counter_reg(9),
      I5 => gt0_rx_cdrlock_counter_reg(8),
      O => \gt0_rx_cdrlock_counter[0]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter_reg(6),
      I1 => gt0_rx_cdrlock_counter_reg(7),
      I2 => gt0_rx_cdrlock_counter_reg(4),
      I3 => gt0_rx_cdrlock_counter_reg(5),
      I4 => gt0_rx_cdrlock_counter_reg(3),
      I5 => gt0_rx_cdrlock_counter_reg(2),
      O => \gt0_rx_cdrlock_counter[0]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter_reg(0),
      O => \gt0_rx_cdrlock_counter[0]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_7\,
      Q => gt0_rx_cdrlock_counter_reg(0),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_4\,
      O(2) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_5\,
      O(1) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => gt0_rx_cdrlock_counter_reg(3 downto 1),
      S(0) => \gt0_rx_cdrlock_counter[0]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_5\,
      Q => gt0_rx_cdrlock_counter_reg(10),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_4\,
      Q => gt0_rx_cdrlock_counter_reg(11),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[12]_i_1_n_7\,
      Q => gt0_rx_cdrlock_counter_reg(12),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gt0_rx_cdrlock_counter_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gt0_rx_cdrlock_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_gt0_rx_cdrlock_counter_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \gt0_rx_cdrlock_counter_reg[12]_i_1_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[12]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => gt0_rx_cdrlock_counter_reg(13 downto 12)
    );
\gt0_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[12]_i_1_n_6\,
      Q => gt0_rx_cdrlock_counter_reg(13),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_6\,
      Q => gt0_rx_cdrlock_counter_reg(1),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_5\,
      Q => gt0_rx_cdrlock_counter_reg(2),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_4\,
      Q => gt0_rx_cdrlock_counter_reg(3),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_7\,
      Q => gt0_rx_cdrlock_counter_reg(4),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[0]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_4\,
      O(2) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_5\,
      O(1) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => gt0_rx_cdrlock_counter_reg(7 downto 4)
    );
\gt0_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_6\,
      Q => gt0_rx_cdrlock_counter_reg(5),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_5\,
      Q => gt0_rx_cdrlock_counter_reg(6),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_4\,
      Q => gt0_rx_cdrlock_counter_reg(7),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_7\,
      Q => gt0_rx_cdrlock_counter_reg(8),
      R => gt0_gtrxreset_in1_out
    );
\gt0_rx_cdrlock_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[4]_i_1_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_4\,
      O(2) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_5\,
      O(1) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => gt0_rx_cdrlock_counter_reg(11 downto 8)
    );
\gt0_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \gt0_rx_cdrlock_counter[0]_i_1_n_0\,
      D => \gt0_rx_cdrlock_counter_reg[8]_i_1_n_6\,
      Q => gt0_rx_cdrlock_counter_reg(9),
      R => gt0_gtrxreset_in1_out
    );
gt0_rx_cdrlocked_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEAAAA"
    )
        port map (
      I0 => gt0_rx_cdrlocked_reg_n_0,
      I1 => gt0_rx_cdrlocked_i_2_n_0,
      I2 => gt0_rx_cdrlock_counter_reg(0),
      I3 => gt0_rx_cdrlock_counter_reg(1),
      I4 => gt0_rx_cdrlocked_i_3_n_0,
      I5 => gt0_gtrxreset_in1_out,
      O => gt0_rx_cdrlocked_i_1_n_0
    );
gt0_rx_cdrlocked_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter_reg(10),
      I1 => gt0_rx_cdrlock_counter_reg(11),
      I2 => gt0_rx_cdrlock_counter_reg(8),
      I3 => gt0_rx_cdrlock_counter_reg(9),
      I4 => gt0_rx_cdrlock_counter_reg(12),
      I5 => gt0_rx_cdrlock_counter_reg(13),
      O => gt0_rx_cdrlocked_i_2_n_0
    );
gt0_rx_cdrlocked_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter_reg(4),
      I1 => gt0_rx_cdrlock_counter_reg(5),
      I2 => gt0_rx_cdrlock_counter_reg(2),
      I3 => gt0_rx_cdrlock_counter_reg(3),
      I4 => gt0_rx_cdrlock_counter_reg(7),
      I5 => gt0_rx_cdrlock_counter_reg(6),
      O => gt0_rx_cdrlocked_i_3_n_0
    );
gt0_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlocked_i_1_n_0,
      Q => gt0_rx_cdrlocked_reg_n_0,
      R => '0'
    );
gt0_rxresetfsm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_RX_STARTUP_FSM
     port map (
      \FSM_sequential_rx_state_reg[0]_0\ => gt0_rx_cdrlocked_reg_n_0,
      cplllock => \^cplllock\,
      data_in => rx_fsm_reset_done_int_reg,
      data_out => data_out,
      data_sync_reg1 => gtwizard_i_n_5,
      gt0_gtrxreset_in1_out => gt0_gtrxreset_in1_out,
      gt0_rxuserrdy_t => gt0_rxuserrdy_t,
      gtxe2_i => gtxe2_i_3,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      pma_reset => pma_reset,
      rxuserclk => rxuserclk
    );
gt0_txresetfsm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_TX_STARTUP_FSM
     port map (
      cplllock => \^cplllock\,
      data_in => data_in,
      data_sync_reg1 => gtwizard_i_n_7,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_t => gt0_cpllreset_t,
      gt0_gttxreset_in0_out => gt0_gttxreset_in0_out,
      gt0_txuserrdy_t => gt0_txuserrdy_t,
      gtxe2_i => gtxe2_i_2,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      userclk => userclk
    );
gtwizard_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_multi_gt
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      cplllock => \^cplllock\,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_t => gt0_cpllreset_t,
      gt0_gtrxreset_in1_out => gt0_gtrxreset_in1_out,
      gt0_gttxreset_in0_out => gt0_gttxreset_in0_out,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxuserrdy_t => gt0_rxuserrdy_t,
      gt0_txuserrdy_t => gt0_txuserrdy_t,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i => gtwizard_i_n_5,
      gtxe2_i_0 => gtwizard_i_n_7,
      gtxe2_i_1(1 downto 0) => gtxe2_i(1 downto 0),
      gtxe2_i_2(1 downto 0) => gtxe2_i_0(1 downto 0),
      gtxe2_i_3(1 downto 0) => gtxe2_i_1(1 downto 0),
      independent_clock_bufg => independent_clock_bufg,
      reset => reset,
      reset_out => reset_out,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sgmii_adapt is
  port (
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg : out STD_LOGIC;
    gmii_rx_dv_out_reg : out STD_LOGIC;
    gmii_rx_er_out_reg : out STD_LOGIC;
    gmii_tx_en : out STD_LOGIC;
    gmii_tx_er : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    gmii_rx_dv : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC;
    gmii_tx_en_out_reg : in STD_LOGIC;
    gmii_tx_er_out_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sgmii_adapt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sgmii_adapt is
  signal \^sgmii_clk_en_reg\ : STD_LOGIC;
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
  signal sync_reset : STD_LOGIC;
begin
  sgmii_clk_en_reg <= \^sgmii_clk_en_reg\;
clock_generation: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_clk_gen
     port map (
      data_out => speed_is_100_resync,
      reset_out => sync_reset,
      sgmii_clk_en_reg_0 => \^sgmii_clk_en_reg\,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      speed_is_10_100_fall_reg_0 => speed_is_10_100_resync,
      userclk2 => userclk2
    );
gen_sync_reset: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_30
     port map (
      SR(0) => SR(0),
      reset_out => sync_reset,
      userclk2 => userclk2
    );
receiver: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_rx_rate_adapt
     port map (
      D(7 downto 0) => D(7 downto 0),
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_dv_out_reg_0 => gmii_rx_dv_out_reg,
      gmii_rx_er => gmii_rx_er,
      gmii_rx_er_out_reg_0 => gmii_rx_er_out_reg,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      reset_out => sync_reset,
      rx_er_aligned_reg_0 => \^sgmii_clk_en_reg\,
      userclk2 => userclk2
    );
resync_speed_100: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_31
     port map (
      data_out => speed_is_100_resync,
      speed_is_100 => speed_is_100,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block_32
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100 => speed_is_10_100,
      userclk2 => userclk2
    );
transmitter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_tx_rate_adapt
     port map (
      E(0) => \^sgmii_clk_en_reg\,
      Q(7 downto 0) => Q(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_en_out_reg_0 => gmii_tx_en_out_reg,
      gmii_tx_er => gmii_tx_er,
      gmii_tx_er_out_reg_0 => gmii_tx_er_out_reg,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      reset_out => sync_reset,
      userclk2 => userclk2
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JxZW79a+1dkW0qGTC4J4k6zcwv4nuXc0kO2WXhw7AuUlaKtuzg37aQwJnE9h5pX8k2hGi7Qvprir
3GYS4JRFvvlYqkQ+j/qBsfCSxawKHbwAYO/pNfD7A0jTaAGUks2lgK0Uti0SoAnfVzT1EPzGGBOW
fuMoV6X7zHZT8q0zQto=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G4idh8B6//k+RYHvTO61vdaHOwMo1maG3NmRdu0py5KnF0o3Th1DCF3B1/ANOncjZrNRk9oA4DAe
gEK6ryr2OUOP1iyUCl2DW0CdJ8GnX+gMPwYsUv8q9QV3wSMyuY4ThVBybwX5wuPFp52CMkHvGej+
wSTbFDbU0Z04XqrUpi8vL123VLpDgP4tHOoeV1XbICHPjWvj/p3E36+4mrzMYtRv1A55AEZnS+8m
/aEvBgiyxYoEbZu0ryP0Cgxj0Xutbq74VqZ6XqKC+Lo4sW0NRsLXJ8W4F0PjbAVatYAEtEJMPydw
hT/cRiXN0g+G/3qOyhVxaIXmvMdoZDblx8HPXw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Huw8aOCaW7iSZG69HEWmyvFNJvBUWnAERD26KdkWIfm0nq96TxR/D9hBnKvP/6IUMM/CayB8eo0e
Fu3KgEPF68xVBA1uQ0AjpXkCMnEFZdCZFVxlryfaVTpIM6Ymw+dBtct7wR16Gp7Q5qHvx2juWSlT
RhBtQd2hXAeC6LftkNU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EBIXO6UZav9DhR9H5M3wktjahDa8pbKNrg/NqcieIGKdaFyehlxAzC/KjYw1fBmEXeFe3fycDjCo
EOIMc6EeMZ+PZ/lbSwd2DRrhlLhGF6cgCrsD0xaAyMlr1mxoU47ywng8JTHxqWe84hONRpZubbit
2eplBfzSxchIyWhNLfBCWXo3ZIUqeJx1FDtixt6nZOasZUB2f1ianrefGIRU9XL7beiT8jU5K273
Vk5zkgC3WjouJo+JpIuZEXmwASZLCrtDMl48pOJlz3rXr9RLR83XqnY3Uza8803/0J9C0rntIwvL
aV8Dvx7D2iD8JBIHAc3L1awh5kcMKfNsRmJ3Mg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QzfaCOZgDL2MNVtPzMljg6Fn0vnHabqnfk91lUbUPiQKLBvv/FZeq9K9OngS1fURBK3c2BzHIjw/
UjOPiL6+IbPLHvcZtvAWHNKCIqMswiffPN6MSlxkDtGQJnsdTHkVN1wfNdO0c2HtRtUjPNfRrieB
YM7C8UX1r3S3Znv6i05CQ92US1cACfblCh0ZsF3qQ8xOEGAD+AHzEkz313UxlfRjPHjV1J0E7Eab
hDhURIisY3mdC7SSEFW7auXaPYyT3x/Th89ld484mhEsNNmQlt6lL7W8U4tMMFygM5+Dr9ImAjIW
ZBp0ca3Hl1YI7N604eia6flvpYRVhLg7Dd8Tiw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A2Ibv3+wfHHqZHKdncCkfbKQhoLICK4EMBMqj8jArPqpMG9WGDotMhVpLU+24OVs+YQectLMt4cS
Hdsm9C/BgFHD/D/PZ9K99PPGrvRGU90Um2b568/kYD1wndmmrSuROH3jiyBxXE76wrr3iebbMBmm
Lh8Ge3PsydmeEApngPVx9DXjgmdJvPZH0BO5oDet7zk2bDlYfVWsqo0tdP9Sx5LvE9OCAuWn+ngL
AGylwDmGFPdEeYRadFnbRBuMYyrV4ZMwtdmyffTM5gwaGuz6f6bcu958Gz5KwK+8WOU0vBrxYN20
Hn3OSE3SEMScIunBAGzZVcxkRyQov5pGue8rwg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YyIRqgrCwUyWcybWSLxdexXkajPmvpOwIiGuzJgGbf76zkp1yoR9+Mt7N9I5lJNCJ3+JxGPDnbcq
TSXiUvL5qskkbAZvnzG/hWuOwdz7mwr+UnZa7j/qcFiW4ycflo9KUTqAlW11La8VVAqBeOQOJGbo
pF01ZIJgCVaG2DE5HO+fBdZIUgxrKq+3u6N/hpvaC0s4tEoO8R7G2HnEhrM06SsBUyxJgAgnC//0
Wyp5wpqBz+wYbnX1DPc77dmQoU4AP8Q2qJlcK9AkmWOk68/5EXIJtVuwR1e+P+PmYP/lkTs2S8r5
A5PodZsgZcGxgQjsSxyESD+Rw77STHscmZGthA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
uehk6NpeHGF0sZesAMxNv4IQmI7M0WTZMns7IAv9lmq/W2WiqCIPXnCeyZ959iVqcjGXLUQ6ifru
NVOEwhZrxFj8e9o2Xm3Aje7+u9r7h9FRgI0xCJ0QIT3pSavkcEsPvspA5ONHa873A/okINcW7fFq
HN4jsz3/fLH+p2BcvJcfn+LgL/K+vXvItE8XVKXJmgzuN+7UPlmE/GfTREqv06pkLXtzhxIlU/yy
6L3e2J5Yf8IJ1QwcJZxDNG+PZ7/12mpz1qUumti8mUa1bdimunR6LkfVwbGxdHqGGUF0ucb6c4Z3
OkUu3JL91SOZfpnkc7PVAiakNayaaBkBsAI2WDAZHKCnlBtb8vHU4YtW2GyNDNKN/nHULLZcnM74
aepTAcudXh65TvOZwYU8kVKoxf4LxKRh0MmNuzltwMszIv3531/FvMToczxnUzVG8ofy6HS9ndzd
VnNXZ21pZzAOsxyFiBtM7FpRhza6FvSskOYx4it7mQkcM7zLvBldf7dJ

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Y7gRwj9TP5ZoSmGqdgFVI9zaQ/L/yp6LgngCSq8Z2WH2eyR1mWVOasP6sXWadVlG3JIzpd3C7Itw
RKYz7zOI1nu/XYwe6vM/bCXCB1MmHtm9r2lciz3npMtse4U53vmFKjEjZPChNmB93kG70uzNd2Xl
qQB60vAj19Pb8o7zioRZ0Ii6URemEHlPuAqOloQK6Qt4Wz+OdYvgSZy463+D0fpKuP1FZr2bKSQp
ShPVrD7EHf+zULoWpbNPzZyFm/IL7312un4XVVEFSMkWOK6py438j4Fm5mGnqjAPipkJIOB5FKxN
OM6PXAuHwNU7agATb+ELwg5TH3VoXO4SmXft9A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 18048)
`protect data_block
/B0yWZ2IFDUN8SjmIv+6eJGQJvKmFmDETEaSJcL6ZCvwpMNU7MD2al0aYsZB5fR1ekEAfLO5LKap
X4k1F//M9qxizKmqDeNeRxNiSslwV5nhgRuQiOH/3HfhuoZi5oIHQJSrrbfnqW8YsL1TKN8SPz/3
nlFvRj6mKpPJxSYhWnmyZByF7xsq+r6kl4vX4ibRzZwhyTJAW0EH7fjhs8nGgvVM5kEB8haQgyEG
6yzIdgXbWTZf9nTMlxat4LU0uBH+doAsX9GywmPBd+wpsp3SdX4XkQbYinV9PnYzBn1ba1htqjR2
C1o1pgYjG8qVy6ll0to0IyRsvdflWK+PdG2H+hTd/9Sx32inEENx/irimGnWRva8yRkZE6HbdNJj
rxH0RDyumNHFQRjYUVndbD9jZLyWcAq1AMZbmifLc/FenASJ4khUA6LJXwY/bhq5bFfgcjbW5FbZ
AKjgFe+/aTmJL/rQ0lRXH2xqf7N2/MV518w5blWypSUY5njqTDNwhX2NnFxguUm6Zu0rmk82YH3t
uYwZG4I+WTJ0GunXV8fHwE5M/3LYdZTrCnowkEwavQhw5lb8frFkHig7tb0qQDycbpoqnxVFXlnY
90/Nw67aL8lSsTMkZ3mopj2xImpKy9E2FIqnTA2H/RIlv2t4d6IDnJsplw2AWWYjO0/n04QaVJI3
5kq9ZOcmn9eyfagj8xpu10Sdjdc+JQRumMOPdoJmjF2ZySvRnE6ju4A9WBByBKbVFSkwS7IxfQUq
5lfuu55OjpSkzMV/0C0NdpxhB1rhaarmAardGFvw0JBMPxjsLSiO6w5JDusv59osFxFaFJa059Q9
1GcXveK3DO6ZV6z+4/QvPWS3rYZUxnjVCCGtuNRKZUACbURmQqidrji9A2u+jQ8LjNfZ7LUIeWHA
rWVRNELHi0YCcOHr1Ns1iI1jcqxZwRMLQnDpg8gjFTiDNQqevNT5LQsl+ila7sN/VkFWA/EmAbEI
uBqiE3a18zR9gTbmCzdWci2SAI2Cv+uH9fuj67rILE21QWx8In2yiwWaCoEisY8fN8HxdHIGTfQa
FMVu0Yzuo5tdG79Q584dQf8QeSbjOBNO4xRKmiopOFdV8gu3BJcR84f1TRWFWVCvGjdsJLzKSNsP
mTtvfBGRqdrce6Z+TIUoLYqOFdE5gaqcS+R4VOOVvDhCd5Q2oD11QcccYxRI7ILm6gc8V8errtTF
Jblzk7MqxuN5WbDhET92QT73fKgY6tG+j3a9wymLEYtnsFeZBbkvz/Nuj/r4ZdVFKA9hw0TIRkxB
P4gSRPYpgwhpvGF4KqkJU5jNJLzSRzYiucLy0gu1LHNZWZkZVp1TQU0dzzkFWsgVLzvAtFzczzOo
aZjQZWmIv/M5MApo2XTVB9JDqy1w92/hCGu9H48NO1xYdpOWGRQ59vfboEf9jXMpjQLkik8Y2u2K
ptSbwKRELihAolT6B4YLIfYte+XeivXoyoodHYNwsRPFbR8HL9dvBoPF+QJgjKgTpZoWkgWMLCEG
GmQR5XQQABMm3tbpr/lVhe2wzLHTfxS6aYYYAftadGiZS25Mb6/gFttqFXIjhrCIodkoBGVLam15
qIowwO1qAQAO1RJ5Ge3fjHABVLED8Fpm26k77Gdn4hJ4uaTN1CGI4D7bqcLhIdEf9Jhy8J5DhSaI
cHLemq4gSIgcV+e4u0GszuLUhQEkrT8UTK7skUgJr7bzw8TIuwd43VKfvFfxw7qreoskIum4GdhD
J+7MPgIq48GbbCklaJQiXyzHDfzSgmGVYaP1cRz5q54n0JdT/NkifY7MD1mJz7N7u7Skb4Gf79g4
4n/eSAC/iXr3QEhxJj2szD909Wnd5WmlYOhUyPVWQl9whqMVuiFyKCpTwwIEWlqxTGIgrdIE5lUX
ljwFuXVq99kmICgPC+qoK08pxV/imtlSpZzsieKUzMZcYZFoIP7L/HimLidS2Fn+tWbSZyAh4jEz
x3wPJdmgW2ZTeaz6NeZDg7zpIpWOdFjVRm0r9SqviaCtXtzDRineY0fd29xnJKlIOUZnccrCIsUp
DdnDiWu2eIA/iByybAo5JTmfWWj0cXD4TzbDUh6YoE9gAor5xZkrTtUEug+1OMiso8IBwlAYdkr9
ZMFuCPTHOTrSnEMhPpS2FAvqHOWFOOA98UgVqxMtDkiqnbVfXZ4S5zvR+yMjVoDC7b3fPBCrKbGF
61A96AL+yUaiBAaJUSBywRLUUWKBE9fOfFQGgOFonYOZ7WkcWd4oepn3w0I6wnXe38Ibhyv+WDhD
tlkPOYDPztHxbEvL7aY9Dmdm7iV+XnMkp4VjfkrM+TY9O1dyJGc5ZJS0Ryj9WWEWrvmxy2/ki8KF
cWceG/p4oGvQM++40nitxvGy1oRBdH7dxib83oKtWD07VVTKltuiMJzktikTMo5tu3+zUVYTQ2kg
oFmzCilTV0oJl5vlhf7O5vbcWUBoU9gljjAPAvKgFwqsS8btOYuX/GTGdJq8IbdHJMr3gYiJD14F
AmOt8soYxoG84eP/LqWh0p13VJfUDA8VDV+9Sp4lKJmQToE5h0GE4AEpdvNaUg4G+K1z4J8Yg58M
nUIXIdwe9w1otj4ItbNDzjDh++Nsecs1McH9C2eLujg0z8CS+9C7U4ecCAPQryLWbYSCggFWVzzK
p8tN4A7XjC8WvSAureWqgFX2yJeV+Sb68OYQ+0JHjBRZD/ALPcDM9Sn4JckqWvWXs+4V3PUAzswB
ObgC6hlL5K8y0rTYYw3RbwUjRl+DeMBRuH5TUr8cR4lxtOYnNW84ODDKc/zydnWQPilJMoHx10cE
6l9uc0+J3ZwOYeie4jac2yGvh81nQonC1jWZYDQAhApeXtb55h6Brq6N5C01/Z5KtWzCg1kVFw6n
laZR+ynyYhoNvG34/FsBiTQK3mC0EZF3TOIUV9YpM7N6yG349xdpRWEkwQxPdxGVy52dECd/yBEk
nc4G644GcK7Zir+eY1RgyyzgbRmU0LEhdsQmGtok/jYSEk/zIMpkEvojYCPPU4sYKQ4rHQt73//a
q9TEcmrfD56d9eNWotaUhnTbtzn6drlkVWFpcpfVgiCyr+hZuFXA7IvI4eJUkaGlzvv4FvAC3qMT
dbcqTikbO5uhhRdqXX4RbpAEZ4HGkho6/XUGQC4lE9adE1EWMe+AnWnz6/xbr57xKlEasHCFlYxd
qQqTT/4t2uLKxPia2qok29Uxa40j/Mjhr8Y4UjZ6ksnbtXC9PuRoi6rQzB9Q8KP1UK33dcTOXv2s
kcULNEmytK1naQYUfMj4PMsjW7azguWN01x/L8esfMdZDeW2Jo1Un9iWdyXc0cR2rQVWdS8teH/N
xZBxZyBtpkZciQTXTsS1gr1o0nE8Bdgv7Hk/Tw5G6FIFuLDRFxbabYPpjcpmbFLEkZnNW4Y67xb5
ACKl30Sc6HPJKeiuzHGHAo7LCyfWn7FhcIrUQvTTsRJF4QiIejL9FyCROl0zY6UT0Bvyg9BvfAeG
mLqoYgo7i8s2KAWxFYKM+C49/Za1t88wJoQqq285otnNM+/xCOW0OzDyhIAE3XR5hNwz5qWmpgdH
nj+u/VrgdXzUJ1xRLni7vGVVRU6OTimiatbRh7Aa4jk36u7EOU/QPLB0P+32d0SXZJUZJ856GRfN
lUkHQggAUz5ANTm9Orp4KJ4RpdwiWUQXaYzVKBTcCkzduVwiru9CtT9kOpiVEikJ9XivvxTEczEe
44wU7E9BqVM9P4jVvaB1ziKAscvmpfCCvo3flzbs7K7UZvBW8TeF5sbWnLC3NCUWQcRRkqNMcGdo
/YiyK36eSpYH4uW4wxoYCaY+ajNlAVyBwsHPDE6VMkuMB2UEJ+2TBF5wz9Yo7xvHZ7xig9dw6pzN
KQA6XkCTjoK8CVgVwPdzApV7pnCKayNle2QaRgR5OuIsaaNkPE/eFci3XUU2IFKkM7jh4SU6g+kQ
cVXYxOhC7t0F1tbE1fwwgA8rWRwm+upktkGFANAricCx7awmpU7/OB02nyxUXY53AfM8K0xo4aBL
czSby8K1YNM5EIMXEoRVdlwGagi526+mB6ei199+gMI0YXSUGj3va1W6Uoar174ObYcVeInximGY
RlEIhac6ewhugcRucSfRniPEf/eBte9vHxxvo0Xdp9kpXcBcvYfkNxMjMrtLb+9cXBTMXVKdVGMM
OLSDHSu1kVL8wbvrpNmfN2KldsC0iavLIlXQPoN7MocKzE1gpNDKLz16owKM5WPmofvDif6JuQOB
nlOR0RDFmNnM/5r5QRNRCslBWDEAXnBRVpt4l00uB9Ih8D5CemC2cIuTk3Wc8Zk4oi2qXkkOcbWP
wyqGvdnSXfQmX8ZLODZUOx8RtAOmAhAirgSuthCLPZeN9Hj0rhQtt2OAH/Nrz+PNE5eN5FXwiToG
dkXimjm63CyrtHHPm1bFkCLuPXfnac8+m95ZJTZriFkuBssCkTU8HfZbHwibDbCXqx6srnvwW89A
jY9yWRc+idCGJucrxQ+lxRX5ByIe6gXNPRQVi5PFt5JBK6fQt0F5Z6GFv5aKNas43/f7o5BquJCo
2kaJOiGUn5MMjMQV0hO5kwCLRpGr0hSNTEH9HTZSQDdNrIkw99BV3r/tosGg2dSzKzrD1lFbdnYx
07zSNwgQJoOOxmKr224YvvOV1ixnMaQBGppTyMbe3rH255fAVaGUhdh4VfjYzQy1fq+iQ/gJ5BLd
qZ87jEcFYR7ZW6D7Lb/OVQMYpIN7kDE7Ytu+N5jGcs2mcvhoYjQItQ8zgP3v6HybMaiQkltQnJU1
JGLzV/ttSQSVyp6pGa1YEGJYduh85sFRFZ2NsUyUHMl9X08LpLUBG38ggR6lWg2rCSo3ZJHhwdrs
jIYfpjTbCyb3PvNiMyAT9xxtZgcn+H+L3+X7cZwPsYHaAH8DEpEqwqa1oFx2SVCYGQJKwCsT/4BW
gnL1gFW8eRPPyWuYI1MxlaSAbBEiAdeYczB1bIFPLh/W0XNvDI8FeuG/y+dVsTF+WEKkEKSl+ltV
Qg3KZ6p5x1UxZkBCE6U+XJEHJ28c1is3LqBdm53SFSb75HL8hUxFSPontcIJEw0cvlGc0YtJc79f
p9EgsMqp5Ut5KjLwCRXpuMNNOfh1W/23zmVG/29961/z0NFQxwAaWgQwMlNzonPcI/X+Xj4Ur98Z
udeiWZpofIAOwrlQB7IPxk1cCo3X2xto/Dq+iJ5EwYYbl8LebLYrR/TnVxFbpcbJhySEWQSc2G0S
QESGdW3CSmR4nJfN+hxocTbeJLXZOfl5wbpWNiPEj8qEsAYDnmlMDWXV2mPL2XWNucqLK0xUIFf7
ReFskH7f0TlAu6d4eU207BJuLNtoOeIvvQiwylR7apofEHdEfHpi4xG9uLXQwEdTs/S4HsydZbCW
5CkC1yN/bGf9e8y7lM89a0TSlLCsTT77A222vWkgnDEas/ez04NJ4Pt9MR/AOpGa8a1+m7zJ4dof
Tw1OnzwI3KKPQIwFXstwhyJRvNpY2DozBINX7y5HCuWGg3tNg4P/0psFqFfgZDPBMUEObHoVNp3A
J8/w14SKVVwytfUrS5lhN9O1PhGNZbECGALmoEtj0RquGlPRL0v8wTt/TXHFHqChsNbUL8EQn5R8
/Z4EDTy6VsnERaPCPtzGh1fcI9nk3fY8PupZFQSuwNq4tKa2I/lLtju1/mYZiVvWvymACZo3ezIW
hSwhkcgpcS5xV710g48hiHxyltHBqcaDzrAVOK3gIfdLMOlj/SBvJ0T/NbdH84bwJcXdQNtngwW2
a2MwRapFy/QEo0QBncvpr3403EjS1u9uYMUOk973zQgY9nMJUwmkOfdm67xgtBwDKXN4oXdMT8se
PhsCSW5nl8s2sRS9hJF2moJJZX0axxxWvGIXN8QxOmJrEYKheuwk99+2N4CFDJgC9XhPWFPnEAk1
dTg8jyPnUZno6ECue0SNgiCmYPGdLpYSZ+xCFmrfmMLCq2D0cuHnxN++atHwjGdCAHczuT2iyIAk
2o3QEcH+ZKucMAIke9/ELBn0/2GuT66MjojiKNQfdfHZ8DlxBc/a4cZ4Ea25BPAGBZdMPXjGUfJ3
QtI4Cooy4AJ1inLNAKL7gyksqclLmdpaE5rIN5Xhk+U8dZtqkJH3e6BlrqHuqGeY28EbV7MpLdZK
kGHRcSYU6Eq0dSG0t/n7mdwwhSxL24MOGg8lpT3rjxs4F0W9CGVLGKqSiCbbHrKaKK0q7BYcx/yE
214ADf9Ow23UVnHxtfF8iVNwBDlMCS2m99/g8ZUrl8dVGt1R1JcyvbPHS2ZI6pzslBMYyIWkvv0n
+k5reaTNX0dY4YFhNdJuJjZcG/CtyWSiyfkCi1Q+Mq8WiW86RtpLF/qLSrAe0S2aMUxZWYn9o7xm
vIS0VVJaQzWgTiRpFvJ3uuWFlI8v+DUQx3r/0kdCxfGXajOVyA6GlkZYyheekcq0sdLuf7he78ba
//24ee46vnotZNz3+9xUJIiFSdfBrndvYvl7xIRTsDdp9uwnIcGfe40S7RRaLHebkD1Xqan9BDQG
ySAeW5zvBTOpiEUCQDW5x3ovDbRvJkDZcrVD+lysmmcywhYgLZATVXMPdvJpWPtlLaTPMtdVQdyI
Cvbnm7Vb1P4ORzG6UKuF1l97JWsA1f8Uy0Nh5NMc7zpWi5kEHgb7rReqgMKQABfrJw3uixWYzsSi
cMJmz8dHXQmZuwdayki0zAlAyeqFux2Krkeal23xh5lOsRuPwVQRHgF/KaUqtl5w2YX5Qxhk2FI/
pcYHymsxEdgFweS9maQ7PcUVmAS4elY9M7dKkPIfOaVGljtmuhzDonKV+FTbP+zzzP0++R4BzTa+
WUDXjri99shD00gROSI1wWuhNFt9nw7DkEI2G/i9wFFsa6OvoWqjm2T94V4RKar/UqhgGDuk9DIV
mh/l1KyDR1X0UcA1y2X1uYu2QfA7kdTE4zW0RoKzYVR8w4Cx2cq4P8lA2DBwfI2ctBgy4z4k7LsE
n2+YNSIox2rW6Kzqd2jCNpCk71VQywNzSGmZSSmTn6luytW+YVZwK95Xe1brRdRZcM6lZjk+oiqR
Djw4KsOGDsuxi9ma7OpZSGIfsqWoi6iuD/BavgdW5VHDzRASVz9axclmZFzYfceqjmgEy6PxF9EV
dLhLsQ2X1/Wt0HulrXyhm0Nu6LP7uJO68TfqV6JSbpfUAPgZ0RHiMb/SleT4UuCIks/zqq5O46KY
MsCfM9k5CqIqWBrv5uchbNDx5uCsfhPY0Z+eONxHBkdY/DVR3+yYkA8/Q1ejroldZmsFS1mcyKtK
bRRdqg0unD4zm7Fcy1G6l+F0C6ytLfWeqrn1ArdJ1JnIMlsdrEM29tEodfhmgDk8IPEcnTq8wzBM
P9waXttXx7lICU320TNr8RJzFpJimZSpOHFKx1P/xLIc8Is8ufN6wt/onukA/3hPPF3KlNRMPPqp
GdSzicbSJdPcJrU5NzhCSSGCmQaDmFGq1g1G/n0YMqiEhw5/8BJREoN7OLEpWV6IkAkBUUxcS83f
oeOGfBYHcu7XHiJNNLE3Krc1fhDBVQhpWPLpGpUjclg01gC7f/UaSEbbbD7zLhpCdFNEIecDtRhF
ZGD2eZoQg+me8kGvviXo4EcDq9mla9PKgYLyJjdwZ2iLrQGOscWfcmJKCtrOnT86kDw25MIkW2sR
jt/5+iFrPic/pTSLR4aJT3ipgwOlcutLPVTybP7E428ErL4tgASQyNK5DVMlSX3POKZx45Dw6Pxz
9wpm02YqcunaYznmbdgZLk+LOhckQD5iNV8aSG50nZfyEL4aefH5qSnpE0tGCePY/6Eydow9vt7K
4Blm7VgvGOfzER7IF+S7dORiquqtj8PmQHT1PeAR/ePSltPoSUqbhBgJek4QqXQU3ds62kX3isD/
EHkvPaY6IyUVPG7sPzmro67Z5x2NjVB4/4PQOYhzySsr/4UZVFZI+fnW/TGbIU2bjA6qizB0pmHC
wHCileqdlGjK6W9b4yHGxj+7vn92YJuMnyRgEqU7NZ4//o16gAw5EvK+aRh2DSPooZRgPkeXppi7
eNdAuMVS2SoIm4nIfKbixEzxza4p3ZfVy9sDh9gC50xX+J8Ai5s4EgFYBPdv2kBwms9oIQvqW1h9
y4vwdyRqgx6s1LUvhDwT+JlVryl97qjoUi47HhJc1V/nqz29/O3u1N6wmiX+W8AIbE+rq5AHHCkN
h6Yf8uVmjw2rnXxKMMtrCM0hxpSHTYnzOY6C1YQmuA5WdNlWZBNmLsWlfShTl8/TE8YRXpV65AZm
YTmNoMcwVcKYSHrflQWcPAzp8Oo16W3j7IcUffUVldRE8GTN3m9Hn2me4zXdabjJllp0ZOyxmHkK
u/DwvMfuGyHCO0rn9Fq1FTM8Tlof8Z3MoSUhfXQNTH5rUbXaYrh50qcKrmZPB4sZMPuTPgmL7tw5
qGgxCD6N42AwL/8j7PcvR0urUs9fXklMUnfCIIXxfHcA063plTdd94+JfGChMUVA7AQAUsB1/f10
3ExyMW65UdwCxEfFtvmliarOCnutUyjcgfuOfzhDW4aZd6S4u2uGn5DywQmB7678eQ2KLaHmMXl0
0FNskl64EWHNkp5mpV/NKptmQ8CY3DMLaBxoaVFykYmwTicE/y63PM+R7UvRbankzyCgfXOmv3mW
SnSAKt0h5vYaZo/0HTolAmo8RJGElKJ9JG86PawMQNdSCwhpI/25a/PkGOi5T8yzNKZcdxpllvmd
NwLc0AYuo4JehIqnzLR3L0VQg8/9PvqWZT1gwO/L1gNeq7VoNNhGHlrXufQPHWolgi7kH222yJHD
5ZylSK2IYX0feu1aJwXpYDGBOYiryrVNaru0Wh/f9/+DTvLRpxrHrSuWJMeDo4UlKkXJkLwzZUG8
+y20hOUtbUA1Kt0c8+alpoVZ0gb+htctmo2u2gpBrcl0lqf/o715oAXg5f28Ln+V5vR/YCcw8HCs
d5jpPz+m+11yUGJBcL5ZT1PFXhrEQBjPlGRfgiYjm9KD4sJ8oegMFLcAoAaQOIcNTHyQBqYGRoWf
ZFq4wwTi/QlK7QK+RO4vC0nT59kSW/VIpv1qutHkRKyZMt75Fom+R5I1HnyaICpECbgyqHcPezQM
CddRPkgA+p2yk6d0q5u10ZWBSaQc9Rp+UP2+wMnlnIlmwwdeDKs0QbMVeUc+gv6LGJ7wj9dzeVgy
aApAMOKLJ0niAe5gums6IHG3Z5xxCwjwVkqbnlCu52rZV9Wu/j9WNE9F7Vj6hhpdzhUHkSqqDAGS
dENA8qZMq0qe6R+2dq455os16wGeSo9KlzOvMZf03N7JARFbUCZ+xIXJc2h9J6REwQSsDCwslQho
L1CGnFZkXVo18xvJyXpKudCw09ttM7u4/9F3SNRuR83LBLEno0GFoRKKS5p4u+i3ZhDp9FooiuyM
jy3fxQxM0T9QActdRYwB9vSh/xzRH2Rsj1Bpvi12auiFBDM452AFhL0tX5OFPyt7Emi4gSDPEILy
kpjjhL72tTi8al2Y6dmvnvZ4GrQ1C1G3NiOQ1Yhv6P2rLymf5ZMlTXhgMTgRiUUiLeBYhU9dijsw
cRU8rpnLnIfnKgMRN6qha1IoS5COeNQxloqFtPKKbS62E8Sy1JBGTIHaNCZFCuJCDLl1qauUuZKj
3662eMlN219JfVFq2M6DnsmD00YQq948XyoSMtEbAAl7qc7Cm0YdJd9wJUz818sPVvLCyvEjCsdJ
THEXGUsg1T/cKtnjDh0T/8CmwHsStWDeIaG+Yb00rFnEukXkcFkR7OkI6FaPztFQla9O4rn7zmkk
ERDdOAsbkk9pgPuCoPKTAW2ve/GGr6ottUId5EKupdpVaGAOMUmkU2k4ZGDUriSr5g7TUE6KIqUg
Bdg2KdI9aGBOwW6nveG4G7F03zmOVfCsZeQ6aMkX/aQKpMQ+7r1rnSDdhlmPChwELSI8h3ZilFFn
tlU5mGpPEisQy3Q8riaFD1OfC4vDjDDY8YycMvu+uYzBu7TOtKyMbq7ODyxbgfrD0yHNy4IWj7Bf
w+yQjOcAAK+w5Ap4E3Cd1g7G4kTQI5Ts31EVG2B/bES+WWPPPGrU29kxLxkY1hKR+MZAfn4Mrh8l
a9kRQ1ISWqtYZXr67nYIJoH0przZ3iWhK0gVL2PQe1Hd8MYkW39Pb+vkBUOWw3Rh7i4RJQJdN1z3
1B57eRpYD8jYwf51tBg/wu17LUlT4zhvNW1q8bnWuL19lDW2tUZwoq7tEnRZdZyO+L7vo2VrBn5R
6/F9wzNsNCHriNDDwFRnklGy67Jk3m5wSFLKSRBdzJbvdZHiyx5FZcU20udxeEAoVK2x1nJgDdDd
h0pFIZ0GmTHfn64weisq+Vvqo7OKhI14FlaY6Ks6cb/OqWg70jfLmLvUVPKT0IsscNYq2c1inNTG
TNOmOfT9LCEPwibFpVrKHWQsdZ/EJtv5da+ztuCE8fGUY2SmCaLg3ZKAMrrfBBoG9fXnU1nfwnSr
hQXaNTwU1uYQ7N/RrSUzi1vSIWQjRbUvfHojeSlSqUpTEERHsW1EfMfJhtWvHZbcspjV0EyMWGM+
w8uwv9FrgC3ImT7tF09/PpRdRC6zw0oytatOWzxsS0RnOYzf/Wsr0t6h3b8Yj3rdonFY+GTy5gwK
HD/MMOwITXePJfURCdX7j9ZFxG8bUQcU//fYB7mu081S/mLOhsxCOvBYt4o7RvSvhwQHyrNiQHdz
IAU1u7Igp6DwD0kYM4AqmoSPFHEkFG6LUvDHJSJzhwePxkdigUjemP+4HLZTX1TuaBwRTDzplk2r
ylHG3yE8c/B/E/9eAqtnTkJB3I9mmUo3M+CeDpj5JYzlx03qxTUtfG9d8RU90Pxgq7Kibz4ZwhWH
0cOzf7fNY38jzZT8XCe0yhkpRLOGGQyLWljqhEUBZuegjNEW4o8MfVKo3atnn+aQe9F6zQ49UdeC
qJWfXDIkGvt/SjgoBtyx1yKTFt1PCRuga0ZIjHVV2eflg8PVzwD26CXf5kPH6kRmdpEbGmAOwe0b
4MrrNf6ALbaASaaOYK7isXSNzm80SuqCyMI2xBVUscMDxz86puXOV5lsl+L/zn6l4RDZr3ARbB34
/CyH/zl1cbG56YNmjCHfdyiDbk4GWBE8jM/0rCQ8wWnTXOO5shn1O/2TN4azAY/PFHso0WO0Apk+
a3ulimmD7v1vYdS/4VscdJMLCI8qUFHX0RfV5cKQ5XCWuzluE4kb1/ngKMB+RogfuOnYsBd0kkdI
hS8/k3/Em1ItUBrgzI+ON0NAUmel0sJhA27xyoxG7qCrrM6kj8/yxQ6Omi1+kL00mF5127/eq52W
5o9/7SaS3RIrvND2PP/oqqThbj4y/i09Wy4Wo0m4iREpkTfkV5zFfQKIcdEuB3xZk4aXrkVapasK
kE/rOMBN4O3vTkdm0okyZlaI+evxHldfxQiAMpyvmKEejHq1U/hG7vvpOb5ArgGdSEjn4ax8J03Q
KQ/b79dFggf46fvwcZx0LNn3WYw3bIEuXsXcP3bXSqql5oFZx57q17y4NnIvwcetN9Mx+zVMU9xR
LjNC7PRysWOdZtXZx93fTLAiBGqnFndI1yhAIIoCldXtlGkOOlieRm2qqsskaP2OT8TZARGuZXAI
W7TrX25Bq6fOynzcP+mdz4Q8Zb6k3NWB2O/72HYKCLkDS1hGj2o28ToDH1csaoag6BJSc8ECyrjB
jQ+CVt48jGgRZ54UWEjIK8nDybWx+pkDeNr3iZiBIjJMFTSJKfTD1orhVgs4r9g0uPfsWzv+qgvZ
3uHi8nZhgPj8B77eEbDF4Q9omd8YpICLDyFyiLCqkm31cDNbyyxe0zsBiqz5o/1JbDknNCu0Dscr
tLdw7tdoNrPn+7popyFg6GAhniH0hIrNpE7w+BLInK+N91/wePiQ6BP5ACSVhjRTUhpozwPQJenE
clr27CjqdnYRsImb53rqSErc2mYzraNaFzAjpqKbTCgq7AOkAgcMLjz7e1eM7zyF8T++fAvvhvj6
FD5It77HuWYXAJ43qIgkGqr4NDjtymT3LW6LWee1mk0KJ4v8f8xf/cGynIv/iZsVQUoJpAV6X4Z7
dTWzfihmP3twKsvQNfgVvpnB8wwoXDVoPK9Oo3Map8WnYUtwatH3BJ+kJv9dbnUCNWoURmuIf1rH
c1oIEToesSFpqDweZvp9Ha4AmfbIv0V5xOUGVxksEPV39av6EEh43GsvMIpWJ1TpsO1S0Mgv3JXe
21LJnAq/rqdofd5s3ODxLfs5dYt/GUfTjKcSDdeVBjVn+WqDqwt5dvGSUeCMhSO0gv/YnRlBZfdh
tk5ptqoG1hq8n+gOOpC0uYmSNbGNAJByJzJ2rG7fJUIPgoQqCnW3+ItfDPfe/RxKGdr9v5D7impU
M98ZZ4oCXFr85fEp9DpwUgSCpMOKhyha21406nXcmt1BCSx5fXF6lFhn3HdglKkoTG+2gmtUl07U
PKeM6xrEFFZk1aeC6VSThTKHZOOLiDJsXVOVT0j/8i8XNwgyQf/zrtoRLLPmp5mBvZtZQGZ0n4dV
LqCUXSl7BwOYHrreXr+eOnhgZrDkz37J/+J2q3hRYCOP03PniBw11v9BxJYQN7zF0lG9qFirEUjx
Q/gEDt1PsUtwCnqt3o/giD5Scm370DGl/SCEZQ8mzf8HHh5vzAPphY5KZK7rqVx5LJmyp+D5V7rH
8Cxjt5h4SWL/5WDNqruShZPz7OpMeEI7DwmnFWc4jHCoYRvujU45bn21O8Vp24xj+vjS0LUeF3rL
8QH9Vk99npejHj0m6fBLDHWPjnuXdm4SOHXatQTyPC060D5PSb/kHSel2d2DPF4LwxIemcaYZ67M
52edLMRUNCQJcAO/XZUelvIXU/ngtZdCcqRKbHEu/V6X//+q/Ut5wAzr0n9tZ8Jj/zx+vx5gDqC5
7blhC5VHjjWPiQklfFQtdOK5pbhBaP50CwCuxGFRwr+qGpbIdwQhdnptCrW9pO8gQubryfUpMoKq
RBydMoDoHlkY15xjk4CNDkZj3SBxKUZCm3npWZkLEH0EouyTFy1gE0buX3ss4WEGMINo8AzBA3ZP
LjzLWHgKJTp1/849zQcQrE4dko1jOXcZGlIp2scplu0MYLwwpGd/VYpKxTb8Vu5L2DH2cfRCWuAo
RTK0/AYUJ/5x1ao4+nHzsBMyongnq/R8KP2/xgQfj7YVuZmje4KWnNu+7qhdVF5lYGL1qtAjC5GU
cmRQUcnv+X7v7EYR1z5M1xIJmhTaYQluOhOTlQxIXw3uLQC1DnYJs25t2tkRXXPH7f+3wK4Fwfzg
3+1ee5MoE0uHWyCJSwhcYrUzrUMiJkY201m5ItLOT1AfUYIw06JGQCoCS4WNsIsz42WK8yn3UM4j
dhvVFTg0BaxoURdLbPDKY+eknaQBhifij0oShRW88bM132TQ/QfVbReG0Ul1ZpKKQo1qPBlIbFPU
CI4QOwZ9PsN/425ENkbcbsswQfQ2upZOLEsJ/KuVfCqx63wxdLxfehF8bV1qlAE3hF1v3YPlpqg6
5AQaEl2M4w3H9/dN+xVlLjD5Siga7x2kDyKKEKsGFZsOPREm7hkw8t5eRyBo31ni4+hLUt17EpKf
xHu1m780ruXwjzl3exPW7TGsHkRkN8yUdYhEcOqtq/c0rlUrYmdLbDy3n4DyD0bQOnVwBHB0skby
qRey+sV3SCUHWTZNpRzbgXrWs1dNR+mnnOWbAy+EVz7lg6PHXUjgfDqqbRqVdQTkym5hLyQ5awIO
DvNBId160GGIzdwB9GbVq9IX8vtmrNCXHJmtVsVlM4XTr4B63PhFaAJ/piXVudWhKli5aKCN33Ct
dJpoJ9+l348GcOyRNrBwUuXvogQsZ48KR2igznqlOLmhVswowZ40BLAeQrrpg4Yd1NlUDx4eOMqF
1QyaY19F2sU09kO0vPPHdhbyvsgoT9gjVzic7wlVB/azQfW3txkHQIitQb0OVgtOk8i40BLgFKUL
U24f6HNwyaJ/BSU3FIwd9guuHrM6C5SXUv8sAyEv/pxjakhviWs+tnzLrXETO+C+ukinAEbuUJhZ
YH1aEsezqoZITdR1ucP/MW3EIql62kZYGT2PBs5hP5pmgDpYl3uXDajwd5uqTvrp0c5BTzUd+pMw
TAEwykPWC4Mf2TEjsmYkswf0C5HxmelnRFPe4S9VeXTRW1XqLpGoIchTgIrF/HSBnMpWoonthQ1G
6Y8MfoD1JTljEA3kfhrfvrzjgLN0k20KbrMyWzVCxIGXia+Qaep38+PJ0ACMFBFXKtbqxaTJCS6l
h0gNj7U2SlPODp6Ex4wyJmc4xbb2v8WZwLRnnGp9Kuwzuti9lEEW+iyzWjlkog0a1m3DsMQfgy6M
4ZRHtcmIVUOIjjP0j2bAKizFWVRVvuoRA3AbQjy09uFUZGtCFwCOt+Hd6uMiDVKA8cWo5QjkmHFw
hmbXzBB0gvJlAf5NriXGD0E+QDJ4UPgto0SQomQjeB5jkZ1WpSz10AVwcYg1ijN0QRxNKjGLfPOC
d4OoxbjVdZyAsxe/uWal947/1AslBAlnTCTxsgLghTyzeeSRYXX/ndkOX6yc/wVMSDmUgxkO7luC
W52epw/KhcHiWKC6YuTOoEhcKQRDX+FCpxilAciG/YPEsTMm1797KvZxm6+dMKthXsOPCViRJAK9
5G8cxtRifGLsJQQOZOlTzzLjHkoPg3Rwyk8/VO0xIXPiJa/qLYW5TYMVSWi2/eTh1ufHMzgymqX3
7xgGJMywI8gpl1ZDht0IFBeUzztkdbng1hJopPtvXENFNAvwO3hGdlB7TR41pTM68bAp5yPw9Mfg
uz7RbdbzEvLN1/KKrppvsQVRYnlN2bsZdW10+9/y8nTEN9U1sXw8JuYBvlRfMDyYb0Bw8cyMoscC
gyYFOift3p2KiesIjWkE73di3C9YywmtMW1+VmA2n2zW4zhAknyRKZQfGzb5dC+92jb83SWJfAxo
t9jNJTEPmvghhVMYJBAf6/QChs4a3DstyVuLVdfHJsfh905KVmAyAlJZKmpgkgjEWFq9PaIh0JyD
uQqTNeA1k2gaqEecBaNTwsRmd5K+uHrPpdsyDNic6L0AGG5aSalA7+RbUiYo5j9jkpBhcrUG0wUw
HLSgELvNaLTGHRMgPfCwJVQx2GLuokmrAJ3COdF747Ixt6BxP26iz7e67tr8Z2bwesFEQFZrb0eq
CzUIZ0B6zJ582SU+nVLvJH9W8SreO58b7Ib+Tt1Xb9YRngB4GVAedd2wVQh9Q4+AtlCT0g86yaop
MXXCmKYQrg3zpsMPGvDH7/tKE+BnrH7h2V18GxaQufyIxYZKFHwyWQw5QifD9ips9mu2ga4dXHGD
MK+LcbDdi/+KPseZPqPYATMo5jVZUVArAI6fQJAzNsBs7BGJMfi8/hLHan5QRecxyUXEzoroKDYv
joE/0DEmUXhIHDorYEfvZLED4iliPHmkTLqGs1VxxOtt+zpowu3bvb8+Ctav8izscNOFGsHYMz6y
0OPPzXJlV13AR5POkCVAdz1DVsyQenXYlxAfa/asWh3BZYbT/bvu3pQsEv4xNQuYovxm5s9AsSXe
J80ZSl0Ljcz4qmyGbegwRIcJjdt/aMPt3y33xh8s2G5gKSiQg89gduvOU9Df2IxucH00VfHIQG5x
mbvJZDyooi80NIxWazeBqhj7WNap7VV4MyX8tIZXMEtnKl0WveEa/BKSiMug9uc0d009YeGyRbG4
39gIgVSIMvdT/iNKEr2yEueoumS67LdXT+bG33zw3z1YWK4bNhGZos8bBhd6GspwtsVomZcWAdZr
mQRfy7LKZnMkjezoIOFdMraQwCJ0Pz8a4VRmo/QeJIbK715zqkhyfR1cplrK57zKnFZqOAmuq+ob
tX58UT8h1hT4f/+Si5bdZv1vuJA2MsdcsHRZ1f3aL3jsMXlaFQgp239z8u+kUkgrPnKVCeJxDSNn
19/2ieJ7jjwNdpyMs/7TJ2/24Pg9gkxJ/cnPMPS+9gdE1ssaNUErxoz2T0+/FVRU+LfuqbWf+FFU
uQos93ImXaiw5AF0YlpHJW8eSprQVjlYODgFLINyqU71DpX8Hx+QJoYnlUSg+HJ6zRfDFuUsf9L2
JCIXnzZqPsNZ9vQRN9+rAeMjrYaJ3TD3tpab5FbibjRvPq5xPXxOKbhtotSVjnUIt01x3AAM89nc
zR5vfQp2DySLjj9j/rh9AtryFHFRyGRIQra2kAxgjAkgXkRsfUG2aqGCxekMCvf1PPz5zcFJ3MAg
4Wd5v+/BSAtYWnmRM3xeKVcmDWCX2vqgE+ZCTkxUcywfPHng+P0vuH2e+YnJ7esfftnigRCfhbyn
OkJ3vTtyr3xNoqwscl+nrmz06n7/OXkGoZV1AjytiHKWuv9l4roDho35k0u3uUvaXFE4s4bvNni4
G7ia4Sad0VjEi6kCrwjMXQdDDq6mmYbtEdJaTJyPd9huC2sIkbKEI5rk0v0O1BOyCNJ22fVv33MW
u23oxPLiRSLwfBtAovs8WOu489Z0wNKIGB9/YqkHlq5eZH7quxC/w7im6bS+Fl0t1GKylo2G5GUw
6cEspCRauWCQET7wjjPGXBwXiWVPEDCKBPyuzV8hvfrm5VFRxd61jrRIx0301XRLHui5z2s5FRAC
lVZdBaGBEcE2Ny7ojb6iCzKPyFxfkn8ijnaBjdCGrGyqnKM5aJ0iPnp7mt9tDicT8FtLlNL0fxSl
NgZo2pW75avHo72vZJfChCAVj27uzvTI+k47hCcb64+FTb5ls4WU4YYW7nPzOHpUFo7nfRpAWA+l
Ng+Wg783YrTr7jVoiIdMpnL91nUKWyC4SMVithSewHDp4IrDKXOblNHZ8yGhCyCRdHpgFPN75Ofk
hYB0vgRT1l0iPOSiGJ3sqt3JWUz7kMAkvm/v7MwZkJo20pe+/oN3X2LtuX+yhkybaXBRwFnhAQdi
vSrsDGTR/tsu9ff1/OXDgaadyvoRgcwBNsr9kGJC7JvCdi3wIG10obkht1RTRkKX0hJAmAnQ96mv
nlf/RePTzAkdWFCxuFFN265Ia26XeFmX16XK29m9aKa1HAnkuLVO9VlQKWBrEcx4bjS2BbBsr04c
R3QGJLk/pubOlVybPiQhUSGcY5JKpuw3m2Z4O4PciGxHWxRdCJfw5PpQDoVtpNeqdDd8rqpHUrNd
mTBxzpWZk0geK1A+oTN0W3SuebWdLzQ0frR8myX/EAJzA9IOjR+dPRDH5uVfr5Ixu16VicCmMDvB
2PjjeA0VbITZFxaDjXRKsiz2nRlYdhXaiT2LDcIp76224tOwxT4wNxNBm/igAcowG0pKZAX0lrG0
UCVJJ1I2Wy5y4OnEJZ8YpbhHlQM7qeNYpvpkCDjORHOPmVOd9SPl7bcaPkndZpGyQ6F8yZPbEkeN
BpJvwhenCb4m8/D3EDaoA1P3AKfl0az2DGKuH7MXZqcsATD1bSk6pbjPH6nbh66elvvcfYr8o6dF
BhQHVM2fGYQ+hC0UanAbdYKfLjJsewMZ+HYgPqTFIQ9CPnt3+f7+ZOpMwxGBGK/Bw8A+fhypN0SA
2nrXTZDcUOSoQHa954/qsbDFqZ3Ndxn8UCDJxmiKRDn/gC7OW04GH6Tewwq+sipXU/W/Q0LaDG66
bU3KAcNm/+yubQ7vT/ANZvn5Kx7Afojv2yeteTxzpIth7cPD35qvSn6p6F8/egIYJ5OHaiSA1Qbz
Csf2hXtEsA8PAugZhb8NKukgs2zoAfZjzJ2TQxl1Oxnpf6CRHSNlgjnNRkIflBoP609+zR7UWjYM
YPjOmap1WII/FSzIPKMW7Lo8Fdw59jVmcJ7vTFlYjhRLN5hQCjz4IUgE7A9Be3hrNZf0Y58TKMGa
ZdHWtHK7XWzJ69A+VzojcKa4a22D7wXEoJ5PYmI7MCS8U+sh3LUZ38dngYU33kJxkiyx7XJkjwvK
370x07gcOuqyqX4IpSrIzCv9+PLqXAPJ5sowSGgTEPZRZCzUK6c7stYVR7fgeSjS1QlKQks9BdfP
HQC/97P2I9PzrU9bkfWAFgKAHE/B/uUI3/RQS6h7K6hoMPeQAcpYBzws69GVhSxWAlV448t7PXPK
5dBz2Q3xyd4OQosr4+dxux6S9/obJkDPsTDBamP1m4ceLLGzXdoYu0z+6bsm6ZXWsYizIIkwrpBK
NXGV65T2xw7jrloLK7/eBJw4QAWXsx6gFpb1gJOW3tS1F14rUow+edsacNsz1fbX6CX9+AWNT9pr
iAmOBE1IiDnyU1N+oqrcWS/jHSOhL4szuUySzRI5OEZESkaL6AJCNJyc0ni5U4+xF31uxo6O9EQ5
61RKJQb8XjXyUZQIkQbYOG+cNpRgWdMSuTtkDW9F3sOMHqhQeRJ988dr4/gZDMXeAx6ZwFJUodFG
LrrIZpsv+k994G4t+fdxmsNC9I7j2qhISmWLU3avwtwrapz+UTOit6kgt3EmM/J6TTV/k3XJRcJe
DfV/heohzyM57fteENndg+fSClllD7PYSukLq49emTCzfpjbpLQVZagyxXgmyNevn+BGIb6UB3zT
kCgOIQFcb5lGC9a+shd30+Mor8AzZX/U1VXduLyApQQBQKGoZ2qy5VYau1KDgFfzQ4S5sQzpzv5J
qUle5eh45+ymLuoPICfb2XvU0AwlUSxW0xH9ZNtLIG9TyOjwmGjYFwqedpV+bGv3fUbqNKXwSlGO
O95rkga1aK4e/SvlzP31rZuCG7TK7wSIVaVx66PB239b1Zx+bxxVfRpz+e+z7tAIab+LO26M4gJb
762SVNo7QQPpgphygYn1eUtfFdETQwvnPjn9kWBdoBC2a7a0IeNzqvhrfYLg9bSzHHJugA3oDVKh
5gppuhyJIGGK9XlLQHrpAH9Xg7SFeIGDfWntWBIYLHVSqeSbXNaRQzz8cuiYwLwow2wpglw8VNuv
InsO7uAeS81a+4/fZRI5umz8H4rCdgOeugAvt0+u5ON4zKeGJhv7CrjCJrNdu/5dgVNxgDblnvjC
uTGzihi65BHpgb5W6NO6CVzqd4ze04AqNFk6C0VcVJenrR/89Osh59lyvKJtmJFqE6LyeXjIw54x
ba135YKqxlLky+kHFnU4/pMqjJ3JRJWTQzcGr6ylGGJa1fu2ZRfpJu7AymljCcXBH7deffLJATxv
jmXlfN/X/d0gfhzWymelOzjsop0N9HFDrPo+8itYqTTrL4tsDVj1k/iy+JZvE0DxqS5XkOZ4jCFd
U7c/vCw875pROd7qCNZziIMfnyeiOU5+q1t20S7dW1BWoZlt0RzQ3csM3pzE93TJQ4KXUd2z9/fM
GFtp2vrmivOFb+ujlHsA+TCN8jlgYMWlNwelhS/WaqO2cUwLkD1f19oDe81IUN0zQtGVftm1Lm9M
uZhLk41UBk0fTXjlWhu6kRm29OIgNQvQc9c7MuM5n3Dx85siJb/hN9/Gru/df51eoQVudZtOtdjG
G1GjrVipQGpG1YN5f2+SKhkfJvDFXnoDq4hnzyr/jpCC8pfwG2ldX/KTfD1NyQX/8euCwXNoJjyA
2wp/f20sy6KkAxQklun9X9d3IOBeQ/XekuML9Q+/ZV6X2155q8b7WM7zFkamypMEzSV0RlDu8lOZ
rgAfb7IiWsFXhpI8s655BfQg/9klpqqRlcqmB+M67SziZXqEW8M7BgxBk5rUnTU3Ghz3d30JQmpD
DMrUjn+CtZRuaiut1BsLoWD8Tvul7WaPr7hVUzJg+kZpum0d7+adapg6Hm4bI/LlHifdQNEUSUQK
kGldDWn3WHJI4WrGnKnXqhVxkkLyPMICsMtlbr2C/PC1VafTfLubrNvefufaKOLdesW55R6sti1S
fu/SW0Zv7pKjpHxfQvTHT9YR3gt6l/6jw2dMrRMfY0txxPR0hkkYQvqLQHgHYGbDQIU2AI3yaicP
APpf99biiq4yQtq330eBrRA3RvpqXA/83qFObGlEICAotnu/5plZzxQSdnLlontKKBsi33R6TM+C
DprlTI/M6GTfoODQyl4Gobq22bgpO0n2GflvadQpCoAhSb1vqynqxoYfREd7sG5CKtpe+Jx3ZNIB
2Ap2/fWFEkDRtfVTSP5bQ0ZBfNdQNIcc+AGExO+0dy5E7GOkqakNd1S9KUL7J0mshoykRQuQU1Km
5XND/9DAqp5/JnJ8Mnq8t2njv0REURsQg96/OSJjch3BbOLVgoaNm4Ju04Ab2nQajsVOZvPIT1+b
zwEhTitAUtwCDPq2LIqBiNahgYgFifS1gqsCyuOGDhWFez2HyVbsdZsoLniyK0pW+XxX6X/RiZcS
mxyV0TArh7XsB5YWbAo/anaqgtpYIV6F5S7mIzvxNyyVhZAs44dn+YAA6D7gb6sK4FBiaAmbbRwn
qCg/kK8qZfcLitWmPVsyREea8insxc25bAO0wPK/M5Dfo2G7tjH4fghcfokkDK6ASlYxheF5sfpA
5fpPPwM9V8wZP8mKxBSni+qCrm+8waZpCXpZZqmkykJML1/x1zStTdlzLe8098E3idIHXb4eR2L/
97rXPi5IXDic/YrKxwCiDwPGXaFLynt0+Fh2+A48ZMMu62Tic6TxXCA5JW8COOqz6viJbq9xQjg1
T2jArDPGlqaZaVo0fKOUPtkYurT6XRj8iR2fbkaSdielZXj721CkR9n8gG4/FYVuy5IB24ujcpl+
GzQJGpB4Rd4n9ftbU3mBXXtiQaTYsTyKzVHZwPlpEMWWZHbYL0MX5JejnJISNAg/7gtM9cFyr7uH
4hB6i7BoaP2PQMvaUkbIdC9/Ad3rKpzb3dNMyn9y/ADgDNCQVR93fgWnC6WOzyGh8bAY9yioHl6p
MX1M2b3EgBxLWmZ2UtXGvHwb4LiQOh+qPWP29G+PnUWmwPcY+pbQPj6b9bXI3s3ZmOfjfrK7ANeK
Sd7FiHEv/haMCkVkEAlHWIX/MwqgTGDe4m119n+IqA0DlSCxqHQFelLcFG0D9U0sVGUV1uX2Z31I
AXVbr2rSXY3UJ64+KcQd3Fs+ovgzjA5VUqrc55D/tGQU5OMmB8joNwhtt8MHotNFncrVwCqeH6xB
+Z2YwBk0CHEjyb12Rng+g8722LSiP4NmqqMmerRTuml5Sa7o42DQNJVFPjm/IE3mIvhjvKjyQaUz
U067tOHZF3UwIZUQJPix1MYFdnKYaRndblNxGyQpwDHina6mOQy7ZWMjbKrFG4vwdxqT8mxIEQTp
xgOgI4CopdH2vEvNJ29vq3GkxkaISJ1S2HJTx9Yfn0zZoB9KkMmpWPnh7p286aNOffmyFs+Xm4ZS
6gc6TFcCBIJEkymaKHCewG+GMOQiY79VdUat73sjovN/9aSIQsAVjzt8/QwcM6ipozT+aZWYUxle
ScXTskLdbAsix6MxnqhOS1Gm/Uv8LVCDyF8RnBYbUy9NqL01K75h69xOBfARB968vcJRTodFOVWC
/StCmmOjf3dK0hcsU3de8WzrzvkY/q1Zln6FFdZTCsj9rIkHKAlOI7m7GHN0wI1u+X25hepwyXnY
naTbtOytRjuu2hUinOMZf1eDplLAFef0hT95S6xS4dFvoeUYOQPsPIynzbPqU6CqjonbGsm7ewX1
Pgtb1Mp8lyv1MoDZCIXFSdnbWdG0+SDSDPxNaRQqDjhyi+Gn9qSaKprm9hxu/SGnStAGnVUnbpzG
Y5efO7E2HgzDSGbUQOW7P66oc/xdnd5nFEri1Am+l7ueaLdjwSX52JGy2XM8Xk1N2tLjfwnwkwIc
8YT30eZRKCRryH2fJu3TS9TS1xFsR61z8AlM6JGOfUxS/3XcOU0jG/p7yfjEio9yZOWbWHeU+MhK
glLiaanBNwz/oISk5QIZEbYkUh8qnw3iOGOKM/PoWAegP9u9ddBKaKeAbTMIGxv7/UMMyC17EJ9I
Vt/2bl1nlWZZS7xYOrSPtZEknPNRc0aeHxfH4uj7Owp/WRopLq1T7LyR8lzDCoDo4Awm8OKHdNU+
hQUWv/vlfgwXzorvkYFsk/VlWm37ZAtdh3JpXKdlXQK4TVeIb3JrpfwDFuomkzaJIPz1GH5TY9Do
XsDM957FNvllaPRGPO/Qwwtl3GO2uJUzVBV+1rGXAeSMz3JM8uFHXlYa8CC3+Np0WI92Nke8rgX8
R3sgjPKUmFQlac7UmUej2K+NnytdbwBsus5bD6lr3iWbO1JWzeokEn7GVxvL7yr+EQejJAmWDXin
WxHflU7umXFaQaFJ0t67OesZSn0t5cLTfNamtUrKbk18vzXd4fjioA7Sp+3IL1Q/UM22J4mt6WeN
pNVi6jyh+qMITEIv0g9ueFyPV2i39zv4jqEUtAyMVZyRBLzzjopAeH6DYkx8mgL5eBLRJ4Zhg59d
YdVMm5QjaScTnfusmyZEQh9hnKDWQiJJsUaNPz691SaqzUQqThkYZEQdF9qhBZLuSYfTvHWZFel9
3NtuxCDh72nyfl+OTcLY22SvuXx46azZqvxm375Q3nD4GRBcNM7XsEPpzFoBnF5Dh5ADPAQc0F62
nQrRJ6q4dNXMMRGCnahMzjoVo/0ezqz0dk+Z3eC+h024aK14xf450bafW0K6bVXHQUuR60KdK2fK
44ZmVKlm5ctxXUEMZhRHaMsk07bRlJcXcBGTkrXIlLdIvri0zCdK5Z1pVgEfbBZB87cdmErLClQD
XCwyNLM9K3hTDdwyPhEi3vMMcfSFwzaqRnzZTUr2ntJgVXK0iJ47IaiT0JDO+5Ob3d11bLLMPUor
cflL/INmTtk9nrBqyLsrkC+woe8J5XUqyyXhL9t8YL6yYoJwZYgH+yb0IFVAeRc7MEkzOvbyzfAP
NvuWRpmcCPFltk5Mu7IRYQwCkEtjMnNClqCETG2+6vXEnq1OEkFzLOtRonULAUiv+qjebrTn9FfS
HFMHLRacHQQOa0JYXStodo3sE4/02BFe+qNBAhKGwAijVN664H9+kdav4MQi+boWBVJ0CDTbIlTl
Zl1BrouhyMZLyFc4xHFgGL+bAk8r+U8dZvZav1eDwAMUeEeoKfv3vky6yhrBMRazxxZggVJ7l6oe
9QgpsWKRKRAgp7TbnH9BD6ImRYrMaOqWSnyWeULlSwimLyx127olPhy7dHw6EtYGb4co+4mFjufM
Td66ubkBFA5qVUQxV0IUyyOvNNUzTGchGoHkV6wXVqX5CbvaJG1sup7EOlQGK2YWdNs1H6rN3Oql
n+XbeWha59VMvps2Gk0Pph7XOA6wVlphktTqdHPKQ2sUYIHRIyasJ0F183rh+e7pP1sI6hUgcE5M
5nt5zCcAjQAKdWvqIF0RqB5mZarhNoVRs8VUcJAUvGlV5asvqaD7hyc/mvqDYgWz8NUd2XouamvY
HVJGHPEApx8GaBymVUyraI3M5b4cStWwg9Sd7Pa43LOJc3KHNzICJMZHt4z/bzBD2QrzNphcq6M7
w0RSQHQlZYPEynEM5/wTXnn9lZAIjQOnJZvNLfdcRafI+6v+iGArNA23xhZvMXaQfZVWd1Fl/63F
qMdCHSgziBZdRKhvABQEN4Mi0aNOP/YiOWtjz1CJkm+WJLIincYBDrEEWZw0uTNrwzNQEFMUKoMw
3pEdn/7ddLnmI5h3CotFqSSSrqQEaxVGJWaVCAvtnd3ii8Pkm3nemvwewZihbKDEKYNx8piT+e5l
tsdJCEKf2xi+prgaDXDXflyYDdOG8K5YD3kPiKSV/WCJgIDF3//fLkP5GivGKZBYT1R6tLtNAc49
ZHRSfGGZt1HiowX6ZavR0eKI1Ph4E8+f/6D7jSWW3DbsHCx2hWWDGrcy0HqSayhT2RUbc1qxoe2u
TmIkIJlZ/sm3iG6n+gEPCeXv/pyqtspSc9x/FY7D1G3fQCAImPY2X7VKUSA6IEEBc5qeNtL0tDzY
vegfqDgsCFZC1CbZe1ZZ93kRPXoUH2oLt88t6HRhDBDVDE4Blqys13p0zCJLzA+ifpJZ5jfbSyT9
xJ8jTvbNwiwQJbZIGHMo28aZwUYaCn7dZ/Tg28gJU4xVBUg25sUKpfIJHMShScRhSwWOaqtJiZnu
zFXb7lDPKPOoopYyq4JC45kSOwrjPA1y7Dgq0vNgq/m0YLYb
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD is
  port (
    cplllock : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    reset : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pma_reset : in STD_LOGIC;
    gtxe2_i_2 : in STD_LOGIC;
    gtxe2_i_3 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD is
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD_init
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      cplllock => cplllock,
      data_in => data_in,
      data_out => data_out,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i(1 downto 0) => gtxe2_i(1 downto 0),
      gtxe2_i_0(1 downto 0) => gtxe2_i_0(1 downto 0),
      gtxe2_i_1(1 downto 0) => gtxe2_i_1(1 downto 0),
      gtxe2_i_2 => gtxe2_i_2,
      gtxe2_i_3 => gtxe2_i_3,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      reset => reset,
      reset_out => reset_out,
      rx_fsm_reset_done_int_reg => rx_fsm_reset_done_int_reg,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_transceiver is
  port (
    cplllock : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbuferr : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    powerdown : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    txchardispval_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcharisk_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pma_reset : in STD_LOGIC;
    status_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    enablealign : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    \txdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_transceiver;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_transceiver is
  signal data_valid_reg2 : STD_LOGIC;
  signal encommaalign_rec : STD_LOGIC;
  signal gtwizard_inst_n_5 : STD_LOGIC;
  signal initialize_ram0 : STD_LOGIC;
  signal initialize_ram_complete : STD_LOGIC;
  signal initialize_ram_complete_pulse : STD_LOGIC;
  signal reclock_rxreset_n_3 : STD_LOGIC;
  signal reset : STD_LOGIC;
  signal rxchariscomma_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdata_rec : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdisperr_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxreset_int : STD_LOGIC;
  signal rxreset_rec : STD_LOGIC;
  signal start : STD_LOGIC;
  signal toggle : STD_LOGIC;
  signal toggle_i_1_n_0 : STD_LOGIC;
  signal txbufstatus_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal txchardispmode_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_reg : STD_LOGIC;
  signal txchardispval_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_reg : STD_LOGIC;
  signal txcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_reg : STD_LOGIC;
  signal txdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpowerdown : STD_LOGIC;
  signal txpowerdown_double : STD_LOGIC;
  signal \txpowerdown_reg__0\ : STD_LOGIC;
  signal txreset_int : STD_LOGIC;
  signal wr_data1 : STD_LOGIC;
begin
gtwizard_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_GTWIZARD
     port map (
      D(23) => rxchariscomma_rec(0),
      D(22) => rxcharisk_rec(0),
      D(21) => rxdisperr_rec(0),
      D(20) => rxnotintable_rec(0),
      D(19 downto 12) => rxdata_rec(7 downto 0),
      D(11) => rxchariscomma_rec(1),
      D(10) => rxcharisk_rec(1),
      D(9) => rxdisperr_rec(1),
      D(8) => rxnotintable_rec(1),
      D(7 downto 0) => rxdata_rec(15 downto 8),
      Q(15 downto 0) => txdata_int(15 downto 0),
      RXPD(0) => \txpowerdown_reg__0\,
      TXBUFSTATUS(0) => gtwizard_inst_n_5,
      TXPD(0) => txpowerdown,
      cplllock => cplllock,
      data_in => data_in,
      data_out => data_valid_reg2,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i(1 downto 0) => txchardispmode_int(1 downto 0),
      gtxe2_i_0(1 downto 0) => txchardispval_int(1 downto 0),
      gtxe2_i_1(1 downto 0) => txcharisk_int(1 downto 0),
      gtxe2_i_2 => txreset_int,
      gtxe2_i_3 => rxreset_int,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      reset => reset,
      reset_out => encommaalign_rec,
      rx_fsm_reset_done_int_reg => rx_fsm_reset_done_int_reg,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
reclock_encommaalign: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync
     port map (
      enablealign => enablealign,
      reset_out => encommaalign_rec,
      rxuserclk2 => rxuserclk2
    );
reclock_rxreset: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_1
     port map (
      SR(0) => initialize_ram0,
      initialize_ram_complete => initialize_ram_complete,
      initialize_ram_complete_pulse => initialize_ram_complete_pulse,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_rec,
      reset_sync6_0(0) => wr_data1,
      reset_sync6_1(0) => reclock_rxreset_n_3,
      rxuserclk2 => rxuserclk2,
      start => start
    );
reclock_rxreset_ind_clk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_2
     port map (
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_int
    );
reclock_txreset: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_sync_3
     port map (
      SR(0) => SR(0),
      reset_out => txreset_int,
      userclk => userclk
    );
reset_wtd_timer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_reset_wtd_timer
     port map (
      data_out => data_valid_reg2,
      independent_clock_bufg => independent_clock_bufg,
      reset => reset
    );
rx_elastic_buffer_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_rx_elastic_buffer
     port map (
      D(23) => rxchariscomma_rec(0),
      D(22) => rxcharisk_rec(0),
      D(21) => rxdisperr_rec(0),
      D(20) => rxnotintable_rec(0),
      D(19 downto 12) => rxdata_rec(7 downto 0),
      D(11) => rxchariscomma_rec(1),
      D(10) => rxcharisk_rec(1),
      D(9) => rxdisperr_rec(1),
      D(8) => rxnotintable_rec(1),
      D(7 downto 0) => rxdata_rec(15 downto 8),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => initialize_ram0,
      initialize_ram_complete => initialize_ram_complete,
      initialize_ram_complete_pulse => initialize_ram_complete_pulse,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_rec,
      rxbufstatus(0) => rxbufstatus(0),
      rxchariscomma(0) => rxchariscomma(0),
      rxcharisk(0) => rxcharisk(0),
      rxclkcorcnt(1 downto 0) => rxclkcorcnt(1 downto 0),
      rxdisperr(0) => rxdisperr(0),
      rxnotintable(0) => rxnotintable(0),
      rxuserclk2 => rxuserclk2,
      start => start,
      userclk2 => userclk2,
      \wr_addr_plus1_reg[0]_0\(0) => reclock_rxreset_n_3,
      \wr_data_reg_reg[0]_0\(0) => wr_data1
    );
sync_block_data_valid: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_4\
     port map (
      data_out => data_valid_reg2,
      independent_clock_bufg => independent_clock_bufg,
      status_vector(0) => status_vector(0)
    );
toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => toggle,
      O => toggle_i_1_n_0
    );
toggle_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => toggle_i_1_n_0,
      Q => toggle,
      R => SR(0)
    );
txbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txbufstatus_reg(1),
      Q => txbuferr,
      R => '0'
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gtwizard_inst_n_5,
      Q => txbufstatus_reg(1),
      R => '0'
    );
\txchardispmode_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg,
      Q => txchardispmode_double(0),
      R => SR(0)
    );
\txchardispmode_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => D(0),
      Q => txchardispmode_double(1),
      R => SR(0)
    );
\txchardispmode_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispmode_double(0),
      Q => txchardispmode_int(0),
      R => '0'
    );
\txchardispmode_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispmode_double(1),
      Q => txchardispmode_int(1),
      R => '0'
    );
txchardispmode_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => D(0),
      Q => txchardispmode_reg,
      R => SR(0)
    );
\txchardispval_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg,
      Q => txchardispval_double(0),
      R => SR(0)
    );
\txchardispval_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg_reg_0(0),
      Q => txchardispval_double(1),
      R => SR(0)
    );
\txchardispval_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispval_double(0),
      Q => txchardispval_int(0),
      R => '0'
    );
\txchardispval_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispval_double(1),
      Q => txchardispval_int(1),
      R => '0'
    );
txchardispval_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txchardispval_reg_reg_0(0),
      Q => txchardispval_reg,
      R => SR(0)
    );
\txcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg,
      Q => txcharisk_double(0),
      R => SR(0)
    );
\txcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_double(1),
      R => SR(0)
    );
\txcharisk_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txcharisk_double(0),
      Q => txcharisk_int(0),
      R => '0'
    );
\txcharisk_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txcharisk_double(1),
      Q => txcharisk_int(1),
      R => '0'
    );
txcharisk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_reg,
      R => SR(0)
    );
\txdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(0),
      Q => txdata_double(0),
      R => SR(0)
    );
\txdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_double(10),
      R => SR(0)
    );
\txdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_double(11),
      R => SR(0)
    );
\txdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_double(12),
      R => SR(0)
    );
\txdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_double(13),
      R => SR(0)
    );
\txdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_double(14),
      R => SR(0)
    );
\txdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_double(15),
      R => SR(0)
    );
\txdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(1),
      Q => txdata_double(1),
      R => SR(0)
    );
\txdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(2),
      Q => txdata_double(2),
      R => SR(0)
    );
\txdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(3),
      Q => txdata_double(3),
      R => SR(0)
    );
\txdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(4),
      Q => txdata_double(4),
      R => SR(0)
    );
\txdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(5),
      Q => txdata_double(5),
      R => SR(0)
    );
\txdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(6),
      Q => txdata_double(6),
      R => SR(0)
    );
\txdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(7),
      Q => txdata_double(7),
      R => SR(0)
    );
\txdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_double(8),
      R => SR(0)
    );
\txdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_double(9),
      R => SR(0)
    );
\txdata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(0),
      Q => txdata_int(0),
      R => '0'
    );
\txdata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(10),
      Q => txdata_int(10),
      R => '0'
    );
\txdata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(11),
      Q => txdata_int(11),
      R => '0'
    );
\txdata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(12),
      Q => txdata_int(12),
      R => '0'
    );
\txdata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(13),
      Q => txdata_int(13),
      R => '0'
    );
\txdata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(14),
      Q => txdata_int(14),
      R => '0'
    );
\txdata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(15),
      Q => txdata_int(15),
      R => '0'
    );
\txdata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(1),
      Q => txdata_int(1),
      R => '0'
    );
\txdata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(2),
      Q => txdata_int(2),
      R => '0'
    );
\txdata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(3),
      Q => txdata_int(3),
      R => '0'
    );
\txdata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(4),
      Q => txdata_int(4),
      R => '0'
    );
\txdata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(5),
      Q => txdata_int(5),
      R => '0'
    );
\txdata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(6),
      Q => txdata_int(6),
      R => '0'
    );
\txdata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(7),
      Q => txdata_int(7),
      R => '0'
    );
\txdata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(8),
      Q => txdata_int(8),
      R => '0'
    );
\txdata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(9),
      Q => txdata_int(9),
      R => '0'
    );
\txdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_reg(0),
      R => SR(0)
    );
\txdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_reg(1),
      R => SR(0)
    );
\txdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_reg(2),
      R => SR(0)
    );
\txdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_reg(3),
      R => SR(0)
    );
\txdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_reg(4),
      R => SR(0)
    );
\txdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_reg(5),
      R => SR(0)
    );
\txdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_reg(6),
      R => SR(0)
    );
\txdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_reg(7),
      R => SR(0)
    );
txpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => \txpowerdown_reg__0\,
      Q => txpowerdown_double,
      R => SR(0)
    );
txpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => txpowerdown_double,
      Q => txpowerdown,
      R => '0'
    );
txpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => \txpowerdown_reg__0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_block is
  port (
    gtrefclk : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    cplllock : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    sgmii_clk_en : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_restart_config : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC
  );
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_block : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_block : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_block is
  signal \<const0>\ : STD_LOGIC;
  signal enablealign : STD_LOGIC;
  signal gmii_rx_dv_int : STD_LOGIC;
  signal gmii_rx_er_int : STD_LOGIC;
  signal gmii_rxd_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_tx_en_int : STD_LOGIC;
  signal gmii_tx_er_int : STD_LOGIC;
  signal gmii_txd_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal \^resetdone\ : STD_LOGIC;
  signal rx_reset_done_i : STD_LOGIC;
  signal rxbuferr : STD_LOGIC;
  signal rxchariscomma : STD_LOGIC;
  signal rxcharisk : STD_LOGIC;
  signal rxclkcorcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxdisperr : STD_LOGIC;
  signal rxnotintable : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal transceiver_inst_n_13 : STD_LOGIC;
  signal transceiver_inst_n_14 : STD_LOGIC;
  signal txbuferr : STD_LOGIC;
  signal txchardispmode : STD_LOGIC;
  signal txchardispval : STD_LOGIC;
  signal txcharisk : STD_LOGIC;
  signal txdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_an_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_drp_den_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_drp_dwe_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_drp_req_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_en_cdet_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_ewrap_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_loc_ref_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_mdio_out_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_mdio_tri_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_gig_ethernet_pcs_pma_1_core_drp_daddr_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_drp_di_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_rxphy_correction_timer_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_rxphy_ns_field_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_rxphy_s_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_speed_selection_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gig_ethernet_pcs_pma_1_core_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_gig_ethernet_pcs_pma_1_core_tx_code_group_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute B_SHIFTER_ADDR : string;
  attribute B_SHIFTER_ADDR of gig_ethernet_pcs_pma_1_core : label is "10'b0101001110";
  attribute C_1588 : integer;
  attribute C_1588 of gig_ethernet_pcs_pma_1_core : label is 0;
  attribute C_2_5G : string;
  attribute C_2_5G of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of gig_ethernet_pcs_pma_1_core : label is "gig_ethernet_pcs_pma_1";
  attribute C_DYNAMIC_SWITCHING : string;
  attribute C_DYNAMIC_SWITCHING of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_ELABORATION_TRANSIENT_DIR : string;
  attribute C_ELABORATION_TRANSIENT_DIR of gig_ethernet_pcs_pma_1_core : label is "BlankString";
  attribute C_FAMILY : string;
  attribute C_FAMILY of gig_ethernet_pcs_pma_1_core : label is "virtex7";
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of gig_ethernet_pcs_pma_1_core : label is "TRUE";
  attribute C_HAS_AXIL : string;
  attribute C_HAS_AXIL of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_HAS_TEMAC : string;
  attribute C_HAS_TEMAC of gig_ethernet_pcs_pma_1_core : label is "TRUE";
  attribute C_IS_SGMII : string;
  attribute C_IS_SGMII of gig_ethernet_pcs_pma_1_core : label is "TRUE";
  attribute C_RX_GMII_CLK : string;
  attribute C_RX_GMII_CLK of gig_ethernet_pcs_pma_1_core : label is "TXOUTCLK";
  attribute C_SGMII_FABRIC_BUFFER : string;
  attribute C_SGMII_FABRIC_BUFFER of gig_ethernet_pcs_pma_1_core : label is "TRUE";
  attribute C_SGMII_PHY_MODE : string;
  attribute C_SGMII_PHY_MODE of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_USE_LVDS : string;
  attribute C_USE_LVDS of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_USE_TBI : string;
  attribute C_USE_TBI of gig_ethernet_pcs_pma_1_core : label is "FALSE";
  attribute C_USE_TRANSCEIVER : string;
  attribute C_USE_TRANSCEIVER of gig_ethernet_pcs_pma_1_core : label is "TRUE";
  attribute GT_RX_BYTE_WIDTH : integer;
  attribute GT_RX_BYTE_WIDTH of gig_ethernet_pcs_pma_1_core : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of gig_ethernet_pcs_pma_1_core : label is "soft";
  attribute downgradeipidentifiedwarnings of gig_ethernet_pcs_pma_1_core : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of gig_ethernet_pcs_pma_1_core : label is "true";
begin
  resetdone <= \^resetdone\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13 downto 9) <= \^status_vector\(13 downto 9);
  status_vector(8) <= \<const0>\;
  status_vector(7 downto 0) <= \^status_vector\(7 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
gig_ethernet_pcs_pma_1_core: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_v16_2_6
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 12) => B"0000",
      an_adv_config_vector(11) => an_adv_config_vector(11),
      an_adv_config_vector(10 downto 0) => B"00000000000",
      an_enable => NLW_gig_ethernet_pcs_pma_1_core_an_enable_UNCONNECTED,
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      basex_or_sgmii => '0',
      configuration_valid => '0',
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      correction_timer(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dcm_locked => mmcm_locked,
      drp_daddr(9 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_drp_daddr_UNCONNECTED(9 downto 0),
      drp_dclk => '0',
      drp_den => NLW_gig_ethernet_pcs_pma_1_core_drp_den_UNCONNECTED,
      drp_di(15 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_drp_di_UNCONNECTED(15 downto 0),
      drp_do(15 downto 0) => B"0000000000000000",
      drp_drdy => '0',
      drp_dwe => NLW_gig_ethernet_pcs_pma_1_core_drp_dwe_UNCONNECTED,
      drp_gnt => '0',
      drp_req => NLW_gig_ethernet_pcs_pma_1_core_drp_req_UNCONNECTED,
      en_cdet => NLW_gig_ethernet_pcs_pma_1_core_en_cdet_UNCONNECTED,
      enablealign => enablealign,
      ewrap => NLW_gig_ethernet_pcs_pma_1_core_ewrap_UNCONNECTED,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv_int,
      gmii_rx_er => gmii_rx_er_int,
      gmii_rxd(7 downto 0) => gmii_rxd_int(7 downto 0),
      gmii_tx_en => gmii_tx_en_int,
      gmii_tx_er => gmii_tx_er_int,
      gmii_txd(7 downto 0) => gmii_txd_int(7 downto 0),
      gtx_clk => '0',
      link_timer_basex(9 downto 0) => B"0000000000",
      link_timer_sgmii(9 downto 0) => B"0000000000",
      link_timer_value(9 downto 0) => B"0000110010",
      loc_ref => NLW_gig_ethernet_pcs_pma_1_core_loc_ref_UNCONNECTED,
      mdc => '0',
      mdio_in => '0',
      mdio_out => NLW_gig_ethernet_pcs_pma_1_core_mdio_out_UNCONNECTED,
      mdio_tri => NLW_gig_ethernet_pcs_pma_1_core_mdio_tri_UNCONNECTED,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      phyad(4 downto 0) => B"00000",
      pma_rx_clk0 => '0',
      pma_rx_clk1 => '0',
      powerdown => powerdown,
      reset => reset,
      reset_done => \^resetdone\,
      rx_code_group0(9 downto 0) => B"0000000000",
      rx_code_group1(9 downto 0) => B"0000000000",
      rx_gt_nominal_latency(15 downto 0) => B"0000000100011000",
      rxbufstatus(1) => rxbuferr,
      rxbufstatus(0) => '0',
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(2) => rxclkcorcnt(2),
      rxclkcorcnt(1) => '0',
      rxclkcorcnt(0) => rxclkcorcnt(0),
      rxdata(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxnotintable(0) => rxnotintable,
      rxphy_correction_timer(63 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_rxphy_correction_timer_UNCONNECTED(63 downto 0),
      rxphy_ns_field(31 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_rxphy_ns_field_UNCONNECTED(31 downto 0),
      rxphy_s_field(47 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_rxphy_s_field_UNCONNECTED(47 downto 0),
      rxrecclk => '0',
      rxrundisp(0) => '0',
      s_axi_aclk => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arready => NLW_gig_ethernet_pcs_pma_1_core_s_axi_arready_UNCONNECTED,
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awready => NLW_gig_ethernet_pcs_pma_1_core_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_gig_ethernet_pcs_pma_1_core_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_resetn => '0',
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_gig_ethernet_pcs_pma_1_core_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => NLW_gig_ethernet_pcs_pma_1_core_s_axi_wready_UNCONNECTED,
      s_axi_wvalid => '0',
      signal_detect => signal_detect,
      speed_is_100 => '0',
      speed_is_10_100 => '0',
      speed_selection(1 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_speed_selection_UNCONNECTED(1 downto 0),
      status_vector(15 downto 14) => NLW_gig_ethernet_pcs_pma_1_core_status_vector_UNCONNECTED(15 downto 14),
      status_vector(13 downto 9) => \^status_vector\(13 downto 9),
      status_vector(8) => NLW_gig_ethernet_pcs_pma_1_core_status_vector_UNCONNECTED(8),
      status_vector(7 downto 0) => \^status_vector\(7 downto 0),
      systemtimer_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      systemtimer_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      tx_code_group(9 downto 0) => NLW_gig_ethernet_pcs_pma_1_core_tx_code_group_UNCONNECTED(9 downto 0),
      txbuferr => txbuferr,
      txchardispmode => txchardispmode,
      txchardispval => txchardispval,
      txcharisk => txcharisk,
      txdata(7 downto 0) => txdata(7 downto 0),
      userclk => '0',
      userclk2 => userclk2
    );
sgmii_logic: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sgmii_adapt
     port map (
      D(7 downto 0) => gmii_rxd_int(7 downto 0),
      Q(7 downto 0) => gmii_txd_int(7 downto 0),
      SR(0) => mgt_tx_reset,
      gmii_rx_dv => gmii_rx_dv_int,
      gmii_rx_dv_out_reg => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er_int,
      gmii_rx_er_out_reg => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en_int,
      gmii_tx_en_out_reg => gmii_tx_en,
      gmii_tx_er => gmii_tx_er_int,
      gmii_tx_er_out_reg => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      sgmii_clk_en_reg => sgmii_clk_en,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100,
      userclk2 => userclk2
    );
sync_block_rx_reset_done: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1\
     port map (
      data_in => transceiver_inst_n_14,
      data_out => rx_reset_done_i,
      userclk2 => userclk2
    );
sync_block_tx_reset_done: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_sync_block__parameterized1_0\
     port map (
      data_in => transceiver_inst_n_13,
      resetdone => \^resetdone\,
      resetdone_0 => rx_reset_done_i,
      userclk2 => userclk2
    );
transceiver_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_transceiver
     port map (
      D(0) => txchardispmode,
      Q(7 downto 0) => rxdata(7 downto 0),
      SR(0) => mgt_tx_reset,
      cplllock => cplllock,
      data_in => transceiver_inst_n_13,
      enablealign => enablealign,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      powerdown => powerdown,
      rx_fsm_reset_done_int_reg => transceiver_inst_n_14,
      rxbufstatus(0) => rxbuferr,
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(1) => rxclkcorcnt(2),
      rxclkcorcnt(0) => rxclkcorcnt(0),
      rxdisperr(0) => rxdisperr,
      rxn => rxn,
      rxnotintable(0) => rxnotintable,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      status_vector(0) => \^status_vector\(1),
      txbuferr => txbuferr,
      txchardispval_reg_reg_0(0) => txchardispval,
      txcharisk_reg_reg_0(0) => txcharisk,
      \txdata_reg_reg[7]_0\(7 downto 0) => txdata(7 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    gtrefclk : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    resetdone : out STD_LOGIC;
    cplllock : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    sgmii_clk_en : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_restart_config : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "gig_ethernet_pcs_pma_v16_2_6,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  attribute EXAMPLE_SIMULATION of U0 : label is 0;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13 downto 9) <= \^status_vector\(13 downto 9);
  status_vector(8) <= \<const0>\;
  status_vector(7 downto 0) <= \^status_vector\(7 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_1_block
     port map (
      an_adv_config_vector(15 downto 12) => B"0000",
      an_adv_config_vector(11) => an_adv_config_vector(11),
      an_adv_config_vector(10 downto 0) => B"00000000000",
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      cplllock => cplllock,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      sgmii_clk_en => sgmii_clk_en,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      signal_detect => signal_detect,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100,
      status_vector(15 downto 14) => NLW_U0_status_vector_UNCONNECTED(15 downto 14),
      status_vector(13 downto 9) => \^status_vector\(13 downto 9),
      status_vector(8) => NLW_U0_status_vector_UNCONNECTED(8),
      status_vector(7 downto 0) => \^status_vector\(7 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      userclk2 => userclk2
    );
end STRUCTURE;
