
estufa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002914  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000086c  20000000  00402914  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          000004d4  2000086c  00403180  0002086c  2**2
                  ALLOC
  3 .stack        00003000  20000d40  00403654  0002086c  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  0002086c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020896  2**0
                  CONTENTS, READONLY
  6 .debug_info   00015e4a  00000000  00000000  000208ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002e49  00000000  00000000  00036739  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00006199  00000000  00000000  00039582  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000a98  00000000  00000000  0003f71b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000ad8  00000000  00000000  000401b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00014ae8  00000000  00000000  00040c8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000ce87  00000000  00000000  00055773  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00059a7a  00000000  00000000  000625fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001f80  00000000  00000000  000bc074  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	40 3d 00 20 99 11 40 00 95 11 40 00 95 11 40 00     @=. ..@...@...@.
  400010:	95 11 40 00 95 11 40 00 95 11 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	95 11 40 00 95 11 40 00 00 00 00 00 95 11 40 00     ..@...@.......@.
  40003c:	95 11 40 00 95 11 40 00 95 11 40 00 95 11 40 00     ..@...@...@...@.
  40004c:	95 11 40 00 95 11 40 00 95 11 40 00 95 11 40 00     ..@...@...@...@.
  40005c:	95 11 40 00 95 11 40 00 95 11 40 00 00 00 00 00     ..@...@...@.....
  40006c:	1d 10 40 00 31 10 40 00 45 10 40 00 95 11 40 00     ..@.1.@.E.@...@.
  40007c:	95 11 40 00 00 00 00 00 00 00 00 00 95 11 40 00     ..@...........@.
  40008c:	95 11 40 00 95 11 40 00 95 11 40 00 95 11 40 00     ..@...@...@...@.
  40009c:	95 11 40 00 95 11 40 00 95 11 40 00 95 11 40 00     ..@...@...@...@.
  4000ac:	95 11 40 00 95 11 40 00 95 11 40 00 95 11 40 00     ..@...@...@...@.
  4000bc:	95 11 40 00 95 11 40 00 95 11 40 00 95 11 40 00     ..@...@...@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000086c 	.word	0x2000086c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00402914 	.word	0x00402914

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00402914 	.word	0x00402914
  40012c:	20000870 	.word	0x20000870
  400130:	00402914 	.word	0x00402914
  400134:	00000000 	.word	0x00000000

00400138 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40013c:	b980      	cbnz	r0, 400160 <_read+0x28>
  40013e:	460c      	mov	r4, r1
  400140:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400142:	2a00      	cmp	r2, #0
  400144:	dd0f      	ble.n	400166 <_read+0x2e>
  400146:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400148:	4e08      	ldr	r6, [pc, #32]	; (40016c <_read+0x34>)
  40014a:	4d09      	ldr	r5, [pc, #36]	; (400170 <_read+0x38>)
  40014c:	6830      	ldr	r0, [r6, #0]
  40014e:	4621      	mov	r1, r4
  400150:	682b      	ldr	r3, [r5, #0]
  400152:	4798      	blx	r3
		ptr++;
  400154:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400156:	42bc      	cmp	r4, r7
  400158:	d1f8      	bne.n	40014c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40015a:	4640      	mov	r0, r8
  40015c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400160:	f04f 38ff 	mov.w	r8, #4294967295
  400164:	e7f9      	b.n	40015a <_read+0x22>
	for (; len > 0; --len) {
  400166:	4680      	mov	r8, r0
  400168:	e7f7      	b.n	40015a <_read+0x22>
  40016a:	bf00      	nop
  40016c:	20000d00 	.word	0x20000d00
  400170:	20000cf8 	.word	0x20000cf8

00400174 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400174:	3801      	subs	r0, #1
  400176:	2802      	cmp	r0, #2
  400178:	d815      	bhi.n	4001a6 <_write+0x32>
{
  40017a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40017e:	460e      	mov	r6, r1
  400180:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400182:	b19a      	cbz	r2, 4001ac <_write+0x38>
  400184:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400186:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4001c0 <_write+0x4c>
  40018a:	4f0c      	ldr	r7, [pc, #48]	; (4001bc <_write+0x48>)
  40018c:	f8d8 0000 	ldr.w	r0, [r8]
  400190:	f815 1b01 	ldrb.w	r1, [r5], #1
  400194:	683b      	ldr	r3, [r7, #0]
  400196:	4798      	blx	r3
  400198:	2800      	cmp	r0, #0
  40019a:	db0a      	blt.n	4001b2 <_write+0x3e>
  40019c:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40019e:	3c01      	subs	r4, #1
  4001a0:	d1f4      	bne.n	40018c <_write+0x18>
  4001a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001a6:	f04f 30ff 	mov.w	r0, #4294967295
  4001aa:	4770      	bx	lr
	for (; len != 0; --len) {
  4001ac:	4610      	mov	r0, r2
  4001ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4001b2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4001b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001ba:	bf00      	nop
  4001bc:	20000cfc 	.word	0x20000cfc
  4001c0:	20000d00 	.word	0x20000d00

004001c4 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4001c4:	6943      	ldr	r3, [r0, #20]
  4001c6:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4001ca:	bf1d      	ittte	ne
  4001cc:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4001d0:	61c1      	strne	r1, [r0, #28]
	return 0;
  4001d2:	2000      	movne	r0, #0
		return 1;
  4001d4:	2001      	moveq	r0, #1
}
  4001d6:	4770      	bx	lr

004001d8 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4001d8:	6943      	ldr	r3, [r0, #20]
  4001da:	f013 0f01 	tst.w	r3, #1
  4001de:	d005      	beq.n	4001ec <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4001e0:	6983      	ldr	r3, [r0, #24]
  4001e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4001e6:	600b      	str	r3, [r1, #0]

	return 0;
  4001e8:	2000      	movs	r0, #0
  4001ea:	4770      	bx	lr
		return 1;
  4001ec:	2001      	movs	r0, #1
}
  4001ee:	4770      	bx	lr

004001f0 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  4001f0:	0109      	lsls	r1, r1, #4
  4001f2:	5042      	str	r2, [r0, r1]
  4001f4:	4770      	bx	lr

004001f6 <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  4001f6:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4001fa:	604a      	str	r2, [r1, #4]
  4001fc:	4770      	bx	lr

004001fe <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  4001fe:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400202:	608a      	str	r2, [r1, #8]
  400204:	4770      	bx	lr

00400206 <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  400206:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  40020a:	60ca      	str	r2, [r1, #12]
  40020c:	4770      	bx	lr

0040020e <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40020e:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400210:	23ac      	movs	r3, #172	; 0xac
  400212:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400214:	680b      	ldr	r3, [r1, #0]
  400216:	684a      	ldr	r2, [r1, #4]
  400218:	fbb3 f3f2 	udiv	r3, r3, r2
  40021c:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40021e:	1e5c      	subs	r4, r3, #1
  400220:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400224:	4294      	cmp	r4, r2
  400226:	d80b      	bhi.n	400240 <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  400228:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  40022a:	688b      	ldr	r3, [r1, #8]
  40022c:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  40022e:	f240 2302 	movw	r3, #514	; 0x202
  400232:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400236:	2350      	movs	r3, #80	; 0x50
  400238:	6003      	str	r3, [r0, #0]

	return 0;
  40023a:	2000      	movs	r0, #0
}
  40023c:	bc10      	pop	{r4}
  40023e:	4770      	bx	lr
		return 1;
  400240:	2001      	movs	r0, #1
  400242:	e7fb      	b.n	40023c <uart_init+0x2e>

00400244 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400244:	6943      	ldr	r3, [r0, #20]
  400246:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40024a:	bf1a      	itte	ne
  40024c:	61c1      	strne	r1, [r0, #28]
	return 0;
  40024e:	2000      	movne	r0, #0
		return 1;
  400250:	2001      	moveq	r0, #1
}
  400252:	4770      	bx	lr

00400254 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400254:	6943      	ldr	r3, [r0, #20]
  400256:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40025a:	bf1d      	ittte	ne
  40025c:	6983      	ldrne	r3, [r0, #24]
  40025e:	700b      	strbne	r3, [r1, #0]
	return 0;
  400260:	2000      	movne	r0, #0
		return 1;
  400262:	2001      	moveq	r0, #1
}
  400264:	4770      	bx	lr
	...

00400268 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400268:	4b0b      	ldr	r3, [pc, #44]	; (400298 <ili93xx_write_ram_prepare+0x30>)
  40026a:	781b      	ldrb	r3, [r3, #0]
  40026c:	2b01      	cmp	r3, #1
  40026e:	d002      	beq.n	400276 <ili93xx_write_ram_prepare+0xe>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400270:	2b02      	cmp	r3, #2
  400272:	d007      	beq.n	400284 <ili93xx_write_ram_prepare+0x1c>
  400274:	4770      	bx	lr
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400276:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40027a:	2200      	movs	r2, #0
  40027c:	701a      	strb	r2, [r3, #0]
  40027e:	2222      	movs	r2, #34	; 0x22
  400280:	701a      	strb	r2, [r3, #0]
  400282:	4770      	bx	lr
  400284:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400288:	222c      	movs	r2, #44	; 0x2c
  40028a:	701a      	strb	r2, [r3, #0]
  40028c:	2200      	movs	r2, #0
  40028e:	701a      	strb	r2, [r3, #0]
  400290:	223c      	movs	r2, #60	; 0x3c
  400292:	701a      	strb	r2, [r3, #0]
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
		LCD_IR(0);
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
	}
}
  400294:	e7ee      	b.n	400274 <ili93xx_write_ram_prepare+0xc>
  400296:	bf00      	nop
  400298:	20000888 	.word	0x20000888

0040029c <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  40029c:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002a0:	4b03      	ldr	r3, [pc, #12]	; (4002b0 <ili93xx_write_ram+0x14>)
  4002a2:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  4002a4:	f3c0 2207 	ubfx	r2, r0, #8, #8
  4002a8:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  4002aa:	b2c0      	uxtb	r0, r0
  4002ac:	7018      	strb	r0, [r3, #0]
  4002ae:	4770      	bx	lr
  4002b0:	61000002 	.word	0x61000002

004002b4 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  4002b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4002b8:	4607      	mov	r7, r0
  4002ba:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4002bc:	f031 0907 	bics.w	r9, r1, #7
  4002c0:	d023      	beq.n	40030a <ili93xx_write_ram_buffer+0x56>
  4002c2:	4604      	mov	r4, r0
  4002c4:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4002c6:	4d12      	ldr	r5, [pc, #72]	; (400310 <ili93xx_write_ram_buffer+0x5c>)
  4002c8:	6820      	ldr	r0, [r4, #0]
  4002ca:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  4002cc:	6860      	ldr	r0, [r4, #4]
  4002ce:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  4002d0:	68a0      	ldr	r0, [r4, #8]
  4002d2:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  4002d4:	68e0      	ldr	r0, [r4, #12]
  4002d6:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  4002d8:	6920      	ldr	r0, [r4, #16]
  4002da:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  4002dc:	6960      	ldr	r0, [r4, #20]
  4002de:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  4002e0:	69a0      	ldr	r0, [r4, #24]
  4002e2:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  4002e4:	69e0      	ldr	r0, [r4, #28]
  4002e6:	47a8      	blx	r5
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4002e8:	3608      	adds	r6, #8
  4002ea:	3420      	adds	r4, #32
  4002ec:	454e      	cmp	r6, r9
  4002ee:	d3eb      	bcc.n	4002c8 <ili93xx_write_ram_buffer+0x14>
	}
	for (; ul_addr < ul_size; ul_addr++) {
  4002f0:	4546      	cmp	r6, r8
  4002f2:	d208      	bcs.n	400306 <ili93xx_write_ram_buffer+0x52>
  4002f4:	eb07 0786 	add.w	r7, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4002f8:	4d05      	ldr	r5, [pc, #20]	; (400310 <ili93xx_write_ram_buffer+0x5c>)
  4002fa:	f857 0b04 	ldr.w	r0, [r7], #4
  4002fe:	47a8      	blx	r5
	for (; ul_addr < ul_size; ul_addr++) {
  400300:	3601      	adds	r6, #1
  400302:	45b0      	cmp	r8, r6
  400304:	d1f9      	bne.n	4002fa <ili93xx_write_ram_buffer+0x46>
  400306:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  40030a:	464e      	mov	r6, r9
  40030c:	e7f0      	b.n	4002f0 <ili93xx_write_ram_buffer+0x3c>
  40030e:	bf00      	nop
  400310:	0040029d 	.word	0x0040029d

00400314 <ili93xx_write_register_word>:
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400314:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400318:	2200      	movs	r2, #0
  40031a:	701a      	strb	r2, [r3, #0]
  40031c:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  40031e:	0a0a      	lsrs	r2, r1, #8
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400320:	3302      	adds	r3, #2
  400322:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  400324:	b2c9      	uxtb	r1, r1
  400326:	7019      	strb	r1, [r3, #0]
  400328:	4770      	bx	lr
	...

0040032c <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  40032c:	b410      	push	{r4}
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40032e:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400332:	2400      	movs	r4, #0
  400334:	701c      	strb	r4, [r3, #0]
  400336:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400338:	b14a      	cbz	r2, 40034e <ili93xx_write_register+0x22>
  40033a:	1e4b      	subs	r3, r1, #1
  40033c:	1e50      	subs	r0, r2, #1
  40033e:	fa51 f180 	uxtab	r1, r1, r0
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400342:	4804      	ldr	r0, [pc, #16]	; (400354 <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  400344:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  400348:	7002      	strb	r2, [r0, #0]
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  40034a:	428b      	cmp	r3, r1
  40034c:	d1fa      	bne.n	400344 <ili93xx_write_register+0x18>
	}
}
  40034e:	bc10      	pop	{r4}
  400350:	4770      	bx	lr
  400352:	bf00      	nop
  400354:	61000002 	.word	0x61000002

00400358 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400358:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  40035a:	2300      	movs	r3, #0
  40035c:	9301      	str	r3, [sp, #4]
  40035e:	9b01      	ldr	r3, [sp, #4]
  400360:	4298      	cmp	r0, r3
  400362:	d911      	bls.n	400388 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  400364:	2100      	movs	r1, #0
  400366:	4a09      	ldr	r2, [pc, #36]	; (40038c <ili93xx_delay+0x34>)
  400368:	9101      	str	r1, [sp, #4]
  40036a:	9b01      	ldr	r3, [sp, #4]
  40036c:	4293      	cmp	r3, r2
  40036e:	d805      	bhi.n	40037c <ili93xx_delay+0x24>
  400370:	9b01      	ldr	r3, [sp, #4]
  400372:	3301      	adds	r3, #1
  400374:	9301      	str	r3, [sp, #4]
  400376:	9b01      	ldr	r3, [sp, #4]
  400378:	4293      	cmp	r3, r2
  40037a:	d9f9      	bls.n	400370 <ili93xx_delay+0x18>
	for (i = 0; i < ul_ms; i++) {
  40037c:	9b01      	ldr	r3, [sp, #4]
  40037e:	3301      	adds	r3, #1
  400380:	9301      	str	r3, [sp, #4]
  400382:	9b01      	ldr	r3, [sp, #4]
  400384:	4283      	cmp	r3, r0
  400386:	d3ef      	bcc.n	400368 <ili93xx_delay+0x10>
		}
	}
}
  400388:	b002      	add	sp, #8
  40038a:	4770      	bx	lr
  40038c:	0001869f 	.word	0x0001869f

00400390 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400390:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  400392:	4c15      	ldr	r4, [pc, #84]	; (4003e8 <ili93xx_check_box_coordinates+0x58>)
  400394:	6824      	ldr	r4, [r4, #0]
  400396:	6805      	ldr	r5, [r0, #0]
  400398:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  40039a:	bf24      	itt	cs
  40039c:	f104 35ff 	addcs.w	r5, r4, #4294967295
  4003a0:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  4003a2:	6815      	ldr	r5, [r2, #0]
  4003a4:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  4003a6:	bf9c      	itt	ls
  4003a8:	f104 34ff 	addls.w	r4, r4, #4294967295
  4003ac:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  4003ae:	4c0f      	ldr	r4, [pc, #60]	; (4003ec <ili93xx_check_box_coordinates+0x5c>)
  4003b0:	6824      	ldr	r4, [r4, #0]
  4003b2:	680d      	ldr	r5, [r1, #0]
  4003b4:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  4003b6:	bf24      	itt	cs
  4003b8:	f104 35ff 	addcs.w	r5, r4, #4294967295
  4003bc:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  4003be:	681d      	ldr	r5, [r3, #0]
  4003c0:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  4003c2:	bf9c      	itt	ls
  4003c4:	f104 34ff 	addls.w	r4, r4, #4294967295
  4003c8:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4003ca:	6804      	ldr	r4, [r0, #0]
  4003cc:	6815      	ldr	r5, [r2, #0]
  4003ce:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  4003d0:	bf84      	itt	hi
  4003d2:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  4003d4:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4003d6:	680a      	ldr	r2, [r1, #0]
  4003d8:	6818      	ldr	r0, [r3, #0]
  4003da:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  4003dc:	bf84      	itt	hi
  4003de:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  4003e0:	601a      	strhi	r2, [r3, #0]
	}
}
  4003e2:	bc30      	pop	{r4, r5}
  4003e4:	4770      	bx	lr
  4003e6:	bf00      	nop
  4003e8:	2000000c 	.word	0x2000000c
  4003ec:	20000010 	.word	0x20000010

004003f0 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  4003f0:	b082      	sub	sp, #8
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4003f2:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4003f6:	2200      	movs	r2, #0
  4003f8:	701a      	strb	r2, [r3, #0]
  4003fa:	22d3      	movs	r2, #211	; 0xd3
  4003fc:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  4003fe:	491a      	ldr	r1, [pc, #104]	; (400468 <ili93xx_device_type_identify+0x78>)
  400400:	780b      	ldrb	r3, [r1, #0]
		p_data[i] = LCD_RD();
  400402:	f88d 3000 	strb.w	r3, [sp]
  400406:	780b      	ldrb	r3, [r1, #0]
  400408:	f88d 3001 	strb.w	r3, [sp, #1]
  40040c:	780b      	ldrb	r3, [r1, #0]
  40040e:	b2da      	uxtb	r2, r3
  400410:	f88d 2002 	strb.w	r2, [sp, #2]
  400414:	780b      	ldrb	r3, [r1, #0]
  400416:	b2db      	uxtb	r3, r3
  400418:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  40041c:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  400420:	b29b      	uxth	r3, r3
  400422:	f249 3241 	movw	r2, #37697	; 0x9341
  400426:	4293      	cmp	r3, r2
  400428:	d014      	beq.n	400454 <ili93xx_device_type_identify+0x64>
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40042a:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40042e:	2200      	movs	r2, #0
  400430:	701a      	strb	r2, [r3, #0]
  400432:	701a      	strb	r2, [r3, #0]
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400434:	490c      	ldr	r1, [pc, #48]	; (400468 <ili93xx_device_type_identify+0x78>)
  400436:	780b      	ldrb	r3, [r1, #0]
  400438:	b2da      	uxtb	r2, r3
		p_data[i] = LCD_RD();
  40043a:	f88d 2000 	strb.w	r2, [sp]
  40043e:	780b      	ldrb	r3, [r1, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  400440:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  400444:	b29b      	uxth	r3, r3
  400446:	f249 3225 	movw	r2, #37669	; 0x9325
  40044a:	4293      	cmp	r3, r2
  40044c:	d007      	beq.n	40045e <ili93xx_device_type_identify+0x6e>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
		return 0;
	}

	return 1;
  40044e:	2001      	movs	r0, #1
}
  400450:	b002      	add	sp, #8
  400452:	4770      	bx	lr
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400454:	2202      	movs	r2, #2
  400456:	4b05      	ldr	r3, [pc, #20]	; (40046c <ili93xx_device_type_identify+0x7c>)
  400458:	701a      	strb	r2, [r3, #0]
		return 0;
  40045a:	2000      	movs	r0, #0
  40045c:	e7f8      	b.n	400450 <ili93xx_device_type_identify+0x60>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  40045e:	2201      	movs	r2, #1
  400460:	4b02      	ldr	r3, [pc, #8]	; (40046c <ili93xx_device_type_identify+0x7c>)
  400462:	701a      	strb	r2, [r3, #0]
		return 0;
  400464:	2000      	movs	r0, #0
  400466:	e7f3      	b.n	400450 <ili93xx_device_type_identify+0x60>
  400468:	61000002 	.word	0x61000002
  40046c:	20000888 	.word	0x20000888

00400470 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  400470:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400472:	4b09      	ldr	r3, [pc, #36]	; (400498 <ili93xx_display_on+0x28>)
  400474:	781b      	ldrb	r3, [r3, #0]
  400476:	2b01      	cmp	r3, #1
  400478:	d002      	beq.n	400480 <ili93xx_display_on+0x10>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40047a:	2b02      	cmp	r3, #2
  40047c:	d006      	beq.n	40048c <ili93xx_display_on+0x1c>
  40047e:	bd08      	pop	{r3, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  400480:	f240 1133 	movw	r1, #307	; 0x133
  400484:	2007      	movs	r0, #7
  400486:	4b05      	ldr	r3, [pc, #20]	; (40049c <ili93xx_display_on+0x2c>)
  400488:	4798      	blx	r3
  40048a:	bd08      	pop	{r3, pc}
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  40048c:	2200      	movs	r2, #0
  40048e:	4611      	mov	r1, r2
  400490:	2029      	movs	r0, #41	; 0x29
  400492:	4b03      	ldr	r3, [pc, #12]	; (4004a0 <ili93xx_display_on+0x30>)
  400494:	4798      	blx	r3
	}
}
  400496:	e7f2      	b.n	40047e <ili93xx_display_on+0xe>
  400498:	20000888 	.word	0x20000888
  40049c:	00400315 	.word	0x00400315
  4004a0:	0040032d 	.word	0x0040032d

004004a4 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  4004a4:	4a04      	ldr	r2, [pc, #16]	; (4004b8 <ili93xx_set_foreground_color+0x14>)
  4004a6:	1f13      	subs	r3, r2, #4
  4004a8:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  4004ac:	f843 0f04 	str.w	r0, [r3, #4]!
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4004b0:	4293      	cmp	r3, r2
  4004b2:	d1fb      	bne.n	4004ac <ili93xx_set_foreground_color+0x8>
	}
}
  4004b4:	4770      	bx	lr
  4004b6:	bf00      	nop
  4004b8:	2000088c 	.word	0x2000088c

004004bc <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  4004bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4004c0:	b082      	sub	sp, #8
  4004c2:	460c      	mov	r4, r1
  4004c4:	4617      	mov	r7, r2
  4004c6:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004c8:	4b23      	ldr	r3, [pc, #140]	; (400558 <ili93xx_set_window+0x9c>)
  4004ca:	781b      	ldrb	r3, [r3, #0]
  4004cc:	2b01      	cmp	r3, #1
  4004ce:	d004      	beq.n	4004da <ili93xx_set_window+0x1e>
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4004d0:	2b02      	cmp	r3, #2
  4004d2:	d017      	beq.n	400504 <ili93xx_set_window+0x48>
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
				       paratable, 4);
	}
}
  4004d4:	b002      	add	sp, #8
  4004d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  4004da:	b285      	uxth	r5, r0
  4004dc:	4629      	mov	r1, r5
  4004de:	2050      	movs	r0, #80	; 0x50
  4004e0:	f8df 807c 	ldr.w	r8, [pc, #124]	; 400560 <ili93xx_set_window+0xa4>
  4004e4:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  4004e6:	1e78      	subs	r0, r7, #1
  4004e8:	4428      	add	r0, r5
  4004ea:	b281      	uxth	r1, r0
  4004ec:	2051      	movs	r0, #81	; 0x51
  4004ee:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  4004f0:	b2a4      	uxth	r4, r4
  4004f2:	4621      	mov	r1, r4
  4004f4:	2052      	movs	r0, #82	; 0x52
  4004f6:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  4004f8:	3e01      	subs	r6, #1
  4004fa:	4434      	add	r4, r6
  4004fc:	b2a1      	uxth	r1, r4
  4004fe:	2053      	movs	r0, #83	; 0x53
  400500:	47c0      	blx	r8
  400502:	e7e7      	b.n	4004d4 <ili93xx_set_window+0x18>
		paratable[0] = (ul_x >> 8) & 0xFF;
  400504:	0a03      	lsrs	r3, r0, #8
  400506:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  40050a:	b2c2      	uxtb	r2, r0
  40050c:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  400510:	1e7b      	subs	r3, r7, #1
  400512:	4418      	add	r0, r3
  400514:	0a00      	lsrs	r0, r0, #8
  400516:	f88d 0006 	strb.w	r0, [sp, #6]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  40051a:	461f      	mov	r7, r3
  40051c:	4417      	add	r7, r2
  40051e:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  400522:	2204      	movs	r2, #4
  400524:	eb0d 0102 	add.w	r1, sp, r2
  400528:	202a      	movs	r0, #42	; 0x2a
  40052a:	4d0c      	ldr	r5, [pc, #48]	; (40055c <ili93xx_set_window+0xa0>)
  40052c:	47a8      	blx	r5
		paratable[0] = (ul_y >> 8) & 0xFF;
  40052e:	0a23      	lsrs	r3, r4, #8
  400530:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  400534:	b2e2      	uxtb	r2, r4
  400536:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  40053a:	1e73      	subs	r3, r6, #1
  40053c:	441c      	add	r4, r3
  40053e:	0a24      	lsrs	r4, r4, #8
  400540:	f88d 4006 	strb.w	r4, [sp, #6]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  400544:	461e      	mov	r6, r3
  400546:	4416      	add	r6, r2
  400548:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  40054c:	2204      	movs	r2, #4
  40054e:	eb0d 0102 	add.w	r1, sp, r2
  400552:	202b      	movs	r0, #43	; 0x2b
  400554:	47a8      	blx	r5
}
  400556:	e7bd      	b.n	4004d4 <ili93xx_set_window+0x18>
  400558:	20000888 	.word	0x20000888
  40055c:	0040032d 	.word	0x0040032d
  400560:	00400315 	.word	0x00400315

00400564 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  400564:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400566:	4b07      	ldr	r3, [pc, #28]	; (400584 <ili93xx_set_cursor_position+0x20>)
  400568:	781b      	ldrb	r3, [r3, #0]
  40056a:	2b01      	cmp	r3, #1
  40056c:	d000      	beq.n	400570 <ili93xx_set_cursor_position+0xc>
  40056e:	bd38      	pop	{r3, r4, r5, pc}
  400570:	460c      	mov	r4, r1
  400572:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  400574:	2020      	movs	r0, #32
  400576:	4d04      	ldr	r5, [pc, #16]	; (400588 <ili93xx_set_cursor_position+0x24>)
  400578:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  40057a:	4621      	mov	r1, r4
  40057c:	2021      	movs	r0, #33	; 0x21
  40057e:	47a8      	blx	r5
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  400580:	e7f5      	b.n	40056e <ili93xx_set_cursor_position+0xa>
  400582:	bf00      	nop
  400584:	20000888 	.word	0x20000888
  400588:	00400315 	.word	0x00400315

0040058c <ili93xx_init>:
{
  40058c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400590:	b083      	sub	sp, #12
  400592:	4606      	mov	r6, r0
	if (ili93xx_device_type_identify() != 0) {
  400594:	4bac      	ldr	r3, [pc, #688]	; (400848 <ili93xx_init+0x2bc>)
  400596:	4798      	blx	r3
  400598:	2800      	cmp	r0, #0
  40059a:	f040 8152 	bne.w	400842 <ili93xx_init+0x2b6>
	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  40059e:	22f0      	movs	r2, #240	; 0xf0
  4005a0:	4baa      	ldr	r3, [pc, #680]	; (40084c <ili93xx_init+0x2c0>)
  4005a2:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  4005a4:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4005a8:	4ba9      	ldr	r3, [pc, #676]	; (400850 <ili93xx_init+0x2c4>)
  4005aa:	601a      	str	r2, [r3, #0]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4005ac:	4ba9      	ldr	r3, [pc, #676]	; (400854 <ili93xx_init+0x2c8>)
  4005ae:	781b      	ldrb	r3, [r3, #0]
  4005b0:	2b01      	cmp	r3, #1
  4005b2:	d006      	beq.n	4005c2 <ili93xx_init+0x36>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4005b4:	2b02      	cmp	r3, #2
  4005b6:	f000 80b5 	beq.w	400724 <ili93xx_init+0x198>
		return 1;
  4005ba:	2001      	movs	r0, #1
}
  4005bc:	b003      	add	sp, #12
  4005be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  4005c2:	2133      	movs	r1, #51	; 0x33
  4005c4:	2007      	movs	r0, #7
  4005c6:	4ca4      	ldr	r4, [pc, #656]	; (400858 <ili93xx_init+0x2cc>)
  4005c8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  4005ca:	2100      	movs	r1, #0
  4005cc:	2010      	movs	r0, #16
  4005ce:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  4005d0:	2101      	movs	r1, #1
  4005d2:	2000      	movs	r0, #0
  4005d4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  4005d6:	f44f 7180 	mov.w	r1, #256	; 0x100
  4005da:	2001      	movs	r0, #1
  4005dc:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  4005de:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  4005e2:	2002      	movs	r0, #2
  4005e4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  4005e6:	2100      	movs	r1, #0
  4005e8:	2004      	movs	r0, #4
  4005ea:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  4005ec:	f240 2107 	movw	r1, #519	; 0x207
  4005f0:	2008      	movs	r0, #8
  4005f2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  4005f4:	2100      	movs	r1, #0
  4005f6:	2009      	movs	r0, #9
  4005f8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  4005fa:	2100      	movs	r1, #0
  4005fc:	200a      	movs	r0, #10
  4005fe:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400600:	2100      	movs	r1, #0
  400602:	200c      	movs	r0, #12
  400604:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400606:	2100      	movs	r1, #0
  400608:	200d      	movs	r0, #13
  40060a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  40060c:	2100      	movs	r1, #0
  40060e:	200f      	movs	r0, #15
  400610:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400612:	2100      	movs	r1, #0
  400614:	2010      	movs	r0, #16
  400616:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400618:	2100      	movs	r1, #0
  40061a:	2011      	movs	r0, #17
  40061c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  40061e:	2100      	movs	r1, #0
  400620:	2012      	movs	r0, #18
  400622:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400624:	2100      	movs	r1, #0
  400626:	2013      	movs	r0, #19
  400628:	47a0      	blx	r4
		ili93xx_delay(200);
  40062a:	20c8      	movs	r0, #200	; 0xc8
  40062c:	4d8b      	ldr	r5, [pc, #556]	; (40085c <ili93xx_init+0x2d0>)
  40062e:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400630:	f241 2190 	movw	r1, #4752	; 0x1290
  400634:	2010      	movs	r0, #16
  400636:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400638:	f240 2127 	movw	r1, #551	; 0x227
  40063c:	2011      	movs	r0, #17
  40063e:	47a0      	blx	r4
		ili93xx_delay(50);
  400640:	2032      	movs	r0, #50	; 0x32
  400642:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400644:	211b      	movs	r1, #27
  400646:	2012      	movs	r0, #18
  400648:	47a0      	blx	r4
		ili93xx_delay(50);
  40064a:	2032      	movs	r0, #50	; 0x32
  40064c:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  40064e:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  400652:	2013      	movs	r0, #19
  400654:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400656:	2119      	movs	r1, #25
  400658:	2029      	movs	r0, #41	; 0x29
  40065a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  40065c:	210d      	movs	r1, #13
  40065e:	202b      	movs	r0, #43	; 0x2b
  400660:	47a0      	blx	r4
		ili93xx_delay(50);
  400662:	2032      	movs	r0, #50	; 0x32
  400664:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  400666:	2100      	movs	r1, #0
  400668:	2030      	movs	r0, #48	; 0x30
  40066a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  40066c:	f44f 7101 	mov.w	r1, #516	; 0x204
  400670:	2031      	movs	r0, #49	; 0x31
  400672:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400674:	f44f 7100 	mov.w	r1, #512	; 0x200
  400678:	2032      	movs	r0, #50	; 0x32
  40067a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  40067c:	2107      	movs	r1, #7
  40067e:	2035      	movs	r0, #53	; 0x35
  400680:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  400682:	f241 4104 	movw	r1, #5124	; 0x1404
  400686:	2036      	movs	r0, #54	; 0x36
  400688:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  40068a:	f240 7105 	movw	r1, #1797	; 0x705
  40068e:	2037      	movs	r0, #55	; 0x37
  400690:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  400692:	f240 3105 	movw	r1, #773	; 0x305
  400696:	2038      	movs	r0, #56	; 0x38
  400698:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  40069a:	f240 7107 	movw	r1, #1799	; 0x707
  40069e:	2039      	movs	r0, #57	; 0x39
  4006a0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  4006a2:	f240 7101 	movw	r1, #1793	; 0x701
  4006a6:	203c      	movs	r0, #60	; 0x3c
  4006a8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  4006aa:	210e      	movs	r1, #14
  4006ac:	203d      	movs	r0, #61	; 0x3d
  4006ae:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  4006b0:	f24d 0110 	movw	r1, #53264	; 0xd010
  4006b4:	2003      	movs	r0, #3
  4006b6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  4006b8:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  4006bc:	2060      	movs	r0, #96	; 0x60
  4006be:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  4006c0:	2101      	movs	r1, #1
  4006c2:	2061      	movs	r0, #97	; 0x61
  4006c4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  4006c6:	2100      	movs	r1, #0
  4006c8:	206a      	movs	r0, #106	; 0x6a
  4006ca:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  4006cc:	2100      	movs	r1, #0
  4006ce:	2080      	movs	r0, #128	; 0x80
  4006d0:	47a0      	blx	r4
		ili93xx_write_register_word(
  4006d2:	2100      	movs	r1, #0
  4006d4:	2081      	movs	r0, #129	; 0x81
  4006d6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  4006d8:	2100      	movs	r1, #0
  4006da:	2082      	movs	r0, #130	; 0x82
  4006dc:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  4006de:	2100      	movs	r1, #0
  4006e0:	2083      	movs	r0, #131	; 0x83
  4006e2:	47a0      	blx	r4
		ili93xx_write_register_word(
  4006e4:	2100      	movs	r1, #0
  4006e6:	2084      	movs	r0, #132	; 0x84
  4006e8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  4006ea:	2100      	movs	r1, #0
  4006ec:	2085      	movs	r0, #133	; 0x85
  4006ee:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  4006f0:	2110      	movs	r1, #16
  4006f2:	2090      	movs	r0, #144	; 0x90
  4006f4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  4006f6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4006fa:	2092      	movs	r0, #146	; 0x92
  4006fc:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  4006fe:	f44f 7188 	mov.w	r1, #272	; 0x110
  400702:	2095      	movs	r0, #149	; 0x95
  400704:	47a0      	blx	r4
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400706:	6873      	ldr	r3, [r6, #4]
  400708:	6832      	ldr	r2, [r6, #0]
  40070a:	2100      	movs	r1, #0
  40070c:	4608      	mov	r0, r1
  40070e:	4c54      	ldr	r4, [pc, #336]	; (400860 <ili93xx_init+0x2d4>)
  400710:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400712:	68b0      	ldr	r0, [r6, #8]
  400714:	4b53      	ldr	r3, [pc, #332]	; (400864 <ili93xx_init+0x2d8>)
  400716:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400718:	2100      	movs	r1, #0
  40071a:	4608      	mov	r0, r1
  40071c:	4b52      	ldr	r3, [pc, #328]	; (400868 <ili93xx_init+0x2dc>)
  40071e:	4798      	blx	r3
	return 0;
  400720:	2000      	movs	r0, #0
  400722:	e74b      	b.n	4005bc <ili93xx_init+0x30>
		paratable[0] = 0x39;
  400724:	2339      	movs	r3, #57	; 0x39
  400726:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  40072a:	232c      	movs	r3, #44	; 0x2c
  40072c:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  400730:	2400      	movs	r4, #0
  400732:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  400736:	2334      	movs	r3, #52	; 0x34
  400738:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  40073c:	2702      	movs	r7, #2
  40073e:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400742:	2205      	movs	r2, #5
  400744:	4669      	mov	r1, sp
  400746:	20cb      	movs	r0, #203	; 0xcb
  400748:	4d48      	ldr	r5, [pc, #288]	; (40086c <ili93xx_init+0x2e0>)
  40074a:	47a8      	blx	r5
		paratable[0] = 0;
  40074c:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  400750:	23aa      	movs	r3, #170	; 0xaa
  400752:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  400756:	23b0      	movs	r3, #176	; 0xb0
  400758:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  40075c:	2203      	movs	r2, #3
  40075e:	4669      	mov	r1, sp
  400760:	20cf      	movs	r0, #207	; 0xcf
  400762:	47a8      	blx	r5
		paratable[0] = 0x30;
  400764:	2330      	movs	r3, #48	; 0x30
  400766:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  40076a:	2201      	movs	r2, #1
  40076c:	4669      	mov	r1, sp
  40076e:	20f7      	movs	r0, #247	; 0xf7
  400770:	47a8      	blx	r5
		paratable[0] = 0x25;
  400772:	2325      	movs	r3, #37	; 0x25
  400774:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400778:	2201      	movs	r2, #1
  40077a:	4669      	mov	r1, sp
  40077c:	20c0      	movs	r0, #192	; 0xc0
  40077e:	47a8      	blx	r5
		paratable[0] = 0x11;
  400780:	f04f 0911 	mov.w	r9, #17
  400784:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400788:	2201      	movs	r2, #1
  40078a:	4669      	mov	r1, sp
  40078c:	20c1      	movs	r0, #193	; 0xc1
  40078e:	47a8      	blx	r5
		paratable[0] = 0x5C;
  400790:	235c      	movs	r3, #92	; 0x5c
  400792:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  400796:	234c      	movs	r3, #76	; 0x4c
  400798:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  40079c:	463a      	mov	r2, r7
  40079e:	4669      	mov	r1, sp
  4007a0:	20c5      	movs	r0, #197	; 0xc5
  4007a2:	47a8      	blx	r5
		paratable[0] = 0x94;
  4007a4:	2394      	movs	r3, #148	; 0x94
  4007a6:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  4007aa:	2201      	movs	r2, #1
  4007ac:	4669      	mov	r1, sp
  4007ae:	20c7      	movs	r0, #199	; 0xc7
  4007b0:	47a8      	blx	r5
		paratable[0] = 0x85;
  4007b2:	2385      	movs	r3, #133	; 0x85
  4007b4:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  4007b8:	f04f 0801 	mov.w	r8, #1
  4007bc:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  4007c0:	2378      	movs	r3, #120	; 0x78
  4007c2:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  4007c6:	2203      	movs	r2, #3
  4007c8:	4669      	mov	r1, sp
  4007ca:	20e8      	movs	r0, #232	; 0xe8
  4007cc:	47a8      	blx	r5
		paratable[0] = 0x00;
  4007ce:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  4007d2:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  4007d6:	463a      	mov	r2, r7
  4007d8:	4669      	mov	r1, sp
  4007da:	20ea      	movs	r0, #234	; 0xea
  4007dc:	47a8      	blx	r5
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  4007de:	2348      	movs	r3, #72	; 0x48
  4007e0:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  4007e4:	4642      	mov	r2, r8
  4007e6:	4669      	mov	r1, sp
  4007e8:	2036      	movs	r0, #54	; 0x36
  4007ea:	47a8      	blx	r5
		paratable[0] = 0x06;
  4007ec:	2306      	movs	r3, #6
  4007ee:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  4007f2:	4642      	mov	r2, r8
  4007f4:	4669      	mov	r1, sp
  4007f6:	203a      	movs	r0, #58	; 0x3a
  4007f8:	47a8      	blx	r5
		paratable[0] = 0x02;
  4007fa:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  4007fe:	2382      	movs	r3, #130	; 0x82
  400800:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  400804:	2327      	movs	r3, #39	; 0x27
  400806:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  40080a:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  40080e:	2204      	movs	r2, #4
  400810:	4669      	mov	r1, sp
  400812:	20b6      	movs	r0, #182	; 0xb6
  400814:	47a8      	blx	r5
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400816:	6873      	ldr	r3, [r6, #4]
  400818:	6832      	ldr	r2, [r6, #0]
  40081a:	4621      	mov	r1, r4
  40081c:	4620      	mov	r0, r4
  40081e:	4f10      	ldr	r7, [pc, #64]	; (400860 <ili93xx_init+0x2d4>)
  400820:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400822:	68b0      	ldr	r0, [r6, #8]
  400824:	4b0f      	ldr	r3, [pc, #60]	; (400864 <ili93xx_init+0x2d8>)
  400826:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400828:	4622      	mov	r2, r4
  40082a:	4669      	mov	r1, sp
  40082c:	4648      	mov	r0, r9
  40082e:	47a8      	blx	r5
		ili93xx_delay(10);
  400830:	200a      	movs	r0, #10
  400832:	4b0a      	ldr	r3, [pc, #40]	; (40085c <ili93xx_init+0x2d0>)
  400834:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  400836:	4622      	mov	r2, r4
  400838:	4669      	mov	r1, sp
  40083a:	2029      	movs	r0, #41	; 0x29
  40083c:	47a8      	blx	r5
	return 0;
  40083e:	4620      	mov	r0, r4
  400840:	e6bc      	b.n	4005bc <ili93xx_init+0x30>
		return 1;
  400842:	2001      	movs	r0, #1
  400844:	e6ba      	b.n	4005bc <ili93xx_init+0x30>
  400846:	bf00      	nop
  400848:	004003f1 	.word	0x004003f1
  40084c:	2000000c 	.word	0x2000000c
  400850:	20000010 	.word	0x20000010
  400854:	20000888 	.word	0x20000888
  400858:	00400315 	.word	0x00400315
  40085c:	00400359 	.word	0x00400359
  400860:	004004bd 	.word	0x004004bd
  400864:	004004a5 	.word	0x004004a5
  400868:	00400565 	.word	0x00400565
  40086c:	0040032d 	.word	0x0040032d

00400870 <ili93xx_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  400870:	4b16      	ldr	r3, [pc, #88]	; (4008cc <ili93xx_draw_pixel+0x5c>)
  400872:	681b      	ldr	r3, [r3, #0]
  400874:	4283      	cmp	r3, r0
  400876:	d924      	bls.n	4008c2 <ili93xx_draw_pixel+0x52>
  400878:	4b15      	ldr	r3, [pc, #84]	; (4008d0 <ili93xx_draw_pixel+0x60>)
  40087a:	681b      	ldr	r3, [r3, #0]
  40087c:	428b      	cmp	r3, r1
  40087e:	d922      	bls.n	4008c6 <ili93xx_draw_pixel+0x56>
{
  400880:	b510      	push	{r4, lr}
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400882:	4b14      	ldr	r3, [pc, #80]	; (4008d4 <ili93xx_draw_pixel+0x64>)
  400884:	781b      	ldrb	r3, [r3, #0]
  400886:	2b01      	cmp	r3, #1
  400888:	d003      	beq.n	400892 <ili93xx_draw_pixel+0x22>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40088a:	2b02      	cmp	r3, #2
  40088c:	d00d      	beq.n	4008aa <ili93xx_draw_pixel+0x3a>
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  40088e:	2000      	movs	r0, #0
}
  400890:	bd10      	pop	{r4, pc}
		ili93xx_set_cursor_position(ul_x, ul_y);
  400892:	b289      	uxth	r1, r1
  400894:	b280      	uxth	r0, r0
  400896:	4b10      	ldr	r3, [pc, #64]	; (4008d8 <ili93xx_draw_pixel+0x68>)
  400898:	4798      	blx	r3
		ili93xx_write_ram_prepare();
  40089a:	4b10      	ldr	r3, [pc, #64]	; (4008dc <ili93xx_draw_pixel+0x6c>)
  40089c:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40089e:	4b10      	ldr	r3, [pc, #64]	; (4008e0 <ili93xx_draw_pixel+0x70>)
  4008a0:	6818      	ldr	r0, [r3, #0]
  4008a2:	4b10      	ldr	r3, [pc, #64]	; (4008e4 <ili93xx_draw_pixel+0x74>)
  4008a4:	4798      	blx	r3
	return 0;
  4008a6:	2000      	movs	r0, #0
  4008a8:	bd10      	pop	{r4, pc}
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  4008aa:	2300      	movs	r3, #0
  4008ac:	461a      	mov	r2, r3
  4008ae:	4c0e      	ldr	r4, [pc, #56]	; (4008e8 <ili93xx_draw_pixel+0x78>)
  4008b0:	47a0      	blx	r4
		ili93xx_write_ram_prepare();
  4008b2:	4b0a      	ldr	r3, [pc, #40]	; (4008dc <ili93xx_draw_pixel+0x6c>)
  4008b4:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4008b6:	4b0a      	ldr	r3, [pc, #40]	; (4008e0 <ili93xx_draw_pixel+0x70>)
  4008b8:	6818      	ldr	r0, [r3, #0]
  4008ba:	4b0a      	ldr	r3, [pc, #40]	; (4008e4 <ili93xx_draw_pixel+0x74>)
  4008bc:	4798      	blx	r3
	return 0;
  4008be:	2000      	movs	r0, #0
  4008c0:	bd10      	pop	{r4, pc}
		return 1;
  4008c2:	2001      	movs	r0, #1
  4008c4:	4770      	bx	lr
  4008c6:	2001      	movs	r0, #1
  4008c8:	4770      	bx	lr
  4008ca:	bf00      	nop
  4008cc:	2000000c 	.word	0x2000000c
  4008d0:	20000010 	.word	0x20000010
  4008d4:	20000888 	.word	0x20000888
  4008d8:	00400565 	.word	0x00400565
  4008dc:	00400269 	.word	0x00400269
  4008e0:	2000088c 	.word	0x2000088c
  4008e4:	0040029d 	.word	0x0040029d
  4008e8:	004004bd 	.word	0x004004bd

004008ec <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4008ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4008f0:	b084      	sub	sp, #16
  4008f2:	9003      	str	r0, [sp, #12]
  4008f4:	9102      	str	r1, [sp, #8]
  4008f6:	9201      	str	r2, [sp, #4]
  4008f8:	aa04      	add	r2, sp, #16
  4008fa:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  4008fe:	4613      	mov	r3, r2
  400900:	aa01      	add	r2, sp, #4
  400902:	a902      	add	r1, sp, #8
  400904:	a803      	add	r0, sp, #12
  400906:	4c22      	ldr	r4, [pc, #136]	; (400990 <ili93xx_draw_filled_rectangle+0xa4>)
  400908:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40090a:	9803      	ldr	r0, [sp, #12]
  40090c:	9902      	ldr	r1, [sp, #8]
  40090e:	9b00      	ldr	r3, [sp, #0]
  400910:	3301      	adds	r3, #1
  400912:	9a01      	ldr	r2, [sp, #4]
  400914:	3201      	adds	r2, #1
  400916:	1a5b      	subs	r3, r3, r1
  400918:	1a12      	subs	r2, r2, r0
  40091a:	4c1e      	ldr	r4, [pc, #120]	; (400994 <ili93xx_draw_filled_rectangle+0xa8>)
  40091c:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  40091e:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400922:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400926:	4b1c      	ldr	r3, [pc, #112]	; (400998 <ili93xx_draw_filled_rectangle+0xac>)
  400928:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  40092a:	4b1c      	ldr	r3, [pc, #112]	; (40099c <ili93xx_draw_filled_rectangle+0xb0>)
  40092c:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40092e:	9a03      	ldr	r2, [sp, #12]
  400930:	9b01      	ldr	r3, [sp, #4]
  400932:	1a9a      	subs	r2, r3, r2
  400934:	9b00      	ldr	r3, [sp, #0]
  400936:	f103 0801 	add.w	r8, r3, #1
  40093a:	9b02      	ldr	r3, [sp, #8]
  40093c:	eba8 0803 	sub.w	r8, r8, r3
  400940:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400944:	4b16      	ldr	r3, [pc, #88]	; (4009a0 <ili93xx_draw_filled_rectangle+0xb4>)
  400946:	fba3 2308 	umull	r2, r3, r3, r8
  40094a:	09db      	lsrs	r3, r3, #7
	while (blocks--) {
  40094c:	b153      	cbz	r3, 400964 <ili93xx_draw_filled_rectangle+0x78>
  40094e:	1e5c      	subs	r4, r3, #1
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  400950:	4f14      	ldr	r7, [pc, #80]	; (4009a4 <ili93xx_draw_filled_rectangle+0xb8>)
  400952:	26f0      	movs	r6, #240	; 0xf0
  400954:	4d14      	ldr	r5, [pc, #80]	; (4009a8 <ili93xx_draw_filled_rectangle+0xbc>)
  400956:	4631      	mov	r1, r6
  400958:	4638      	mov	r0, r7
  40095a:	47a8      	blx	r5
	while (blocks--) {
  40095c:	3c01      	subs	r4, #1
  40095e:	f1b4 3fff 	cmp.w	r4, #4294967295
  400962:	d1f8      	bne.n	400956 <ili93xx_draw_filled_rectangle+0x6a>
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  400964:	490e      	ldr	r1, [pc, #56]	; (4009a0 <ili93xx_draw_filled_rectangle+0xb4>)
  400966:	fba1 3108 	umull	r3, r1, r1, r8
  40096a:	09c9      	lsrs	r1, r1, #7
  40096c:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  400970:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  400974:	480b      	ldr	r0, [pc, #44]	; (4009a4 <ili93xx_draw_filled_rectangle+0xb8>)
  400976:	4b0c      	ldr	r3, [pc, #48]	; (4009a8 <ili93xx_draw_filled_rectangle+0xbc>)
  400978:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  40097a:	4b0c      	ldr	r3, [pc, #48]	; (4009ac <ili93xx_draw_filled_rectangle+0xc0>)
  40097c:	681b      	ldr	r3, [r3, #0]
  40097e:	4a0c      	ldr	r2, [pc, #48]	; (4009b0 <ili93xx_draw_filled_rectangle+0xc4>)
  400980:	6812      	ldr	r2, [r2, #0]
  400982:	2100      	movs	r1, #0
  400984:	4608      	mov	r0, r1
  400986:	4c03      	ldr	r4, [pc, #12]	; (400994 <ili93xx_draw_filled_rectangle+0xa8>)
  400988:	47a0      	blx	r4
}
  40098a:	b004      	add	sp, #16
  40098c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400990:	00400391 	.word	0x00400391
  400994:	004004bd 	.word	0x004004bd
  400998:	00400565 	.word	0x00400565
  40099c:	00400269 	.word	0x00400269
  4009a0:	88888889 	.word	0x88888889
  4009a4:	2000088c 	.word	0x2000088c
  4009a8:	004002b5 	.word	0x004002b5
  4009ac:	20000010 	.word	0x20000010
  4009b0:	2000000c 	.word	0x2000000c

004009b4 <ili93xx_draw_line>:
{
  4009b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4009b8:	b083      	sub	sp, #12
  4009ba:	4606      	mov	r6, r0
  4009bc:	4688      	mov	r8, r1
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
  4009be:	4299      	cmp	r1, r3
  4009c0:	d02b      	beq.n	400a1a <ili93xx_draw_line+0x66>
  4009c2:	4290      	cmp	r0, r2
  4009c4:	d029      	beq.n	400a1a <ili93xx_draw_line+0x66>
	x = ul_x1;
  4009c6:	4681      	mov	r9, r0
	y = ul_y1;
  4009c8:	460f      	mov	r7, r1
	dx = ul_x2 - ul_x1;
  4009ca:	1a12      	subs	r2, r2, r0
	dy = ul_y2 - ul_y1;
  4009cc:	1a5b      	subs	r3, r3, r1
	xinc = (dx > 0) ? 1 : -1;
  4009ce:	2a00      	cmp	r2, #0
  4009d0:	bfcc      	ite	gt
  4009d2:	2101      	movgt	r1, #1
  4009d4:	f04f 31ff 	movle.w	r1, #4294967295
  4009d8:	9100      	str	r1, [sp, #0]
	yinc = (dy > 0) ? 1 : -1;
  4009da:	2b00      	cmp	r3, #0
  4009dc:	bfcc      	ite	gt
  4009de:	2001      	movgt	r0, #1
  4009e0:	f04f 30ff 	movle.w	r0, #4294967295
  4009e4:	9001      	str	r0, [sp, #4]
	dx = abs(ul_x2 - ul_x1);
  4009e6:	ea82 75e2 	eor.w	r5, r2, r2, asr #31
  4009ea:	eba5 75e2 	sub.w	r5, r5, r2, asr #31
	dy = abs(ul_y2 - ul_y1);
  4009ee:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
  4009f2:	eba4 74e3 	sub.w	r4, r4, r3, asr #31
	ili93xx_draw_pixel(x, y);
  4009f6:	4641      	mov	r1, r8
  4009f8:	4630      	mov	r0, r6
  4009fa:	4b21      	ldr	r3, [pc, #132]	; (400a80 <ili93xx_draw_line+0xcc>)
  4009fc:	4798      	blx	r3
	if (dx > dy) {
  4009fe:	42a5      	cmp	r5, r4
  400a00:	dd22      	ble.n	400a48 <ili93xx_draw_line+0x94>
		cumul = dx >> 1;
  400a02:	ea4f 0865 	mov.w	r8, r5, asr #1
		for (i = 1; i <= dx; i++) {
  400a06:	2d00      	cmp	r5, #0
  400a08:	dd0b      	ble.n	400a22 <ili93xx_draw_line+0x6e>
  400a0a:	9900      	ldr	r1, [sp, #0]
  400a0c:	4689      	mov	r9, r1
  400a0e:	440e      	add	r6, r1
  400a10:	f04f 0a01 	mov.w	sl, #1
			ili93xx_draw_pixel(x, y);
  400a14:	f8df b068 	ldr.w	fp, [pc, #104]	; 400a80 <ili93xx_draw_line+0xcc>
  400a18:	e00e      	b.n	400a38 <ili93xx_draw_line+0x84>
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
  400a1a:	4641      	mov	r1, r8
  400a1c:	4630      	mov	r0, r6
  400a1e:	4c19      	ldr	r4, [pc, #100]	; (400a84 <ili93xx_draw_line+0xd0>)
  400a20:	47a0      	blx	r4
}
  400a22:	b003      	add	sp, #12
  400a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			ili93xx_draw_pixel(x, y);
  400a28:	4639      	mov	r1, r7
  400a2a:	4630      	mov	r0, r6
  400a2c:	47d8      	blx	fp
		for (i = 1; i <= dx; i++) {
  400a2e:	f10a 0a01 	add.w	sl, sl, #1
  400a32:	444e      	add	r6, r9
  400a34:	4555      	cmp	r5, sl
  400a36:	dbf4      	blt.n	400a22 <ili93xx_draw_line+0x6e>
			cumul += dy;
  400a38:	44a0      	add	r8, r4
			if (cumul >= dx) {
  400a3a:	4545      	cmp	r5, r8
  400a3c:	dcf4      	bgt.n	400a28 <ili93xx_draw_line+0x74>
				cumul -= dx;
  400a3e:	eba8 0805 	sub.w	r8, r8, r5
				y += yinc;
  400a42:	9b01      	ldr	r3, [sp, #4]
  400a44:	441f      	add	r7, r3
  400a46:	e7ef      	b.n	400a28 <ili93xx_draw_line+0x74>
		cumul = dy >> 1;
  400a48:	1067      	asrs	r7, r4, #1
		for (i = 1; i <= dy; i++) {
  400a4a:	2c00      	cmp	r4, #0
  400a4c:	dde9      	ble.n	400a22 <ili93xx_draw_line+0x6e>
  400a4e:	9b01      	ldr	r3, [sp, #4]
  400a50:	469b      	mov	fp, r3
  400a52:	4443      	add	r3, r8
  400a54:	461e      	mov	r6, r3
  400a56:	f04f 0801 	mov.w	r8, #1
			ili93xx_draw_pixel(x, y);
  400a5a:	f8df a024 	ldr.w	sl, [pc, #36]	; 400a80 <ili93xx_draw_line+0xcc>
  400a5e:	e007      	b.n	400a70 <ili93xx_draw_line+0xbc>
  400a60:	4631      	mov	r1, r6
  400a62:	4648      	mov	r0, r9
  400a64:	47d0      	blx	sl
		for (i = 1; i <= dy; i++) {
  400a66:	f108 0801 	add.w	r8, r8, #1
  400a6a:	445e      	add	r6, fp
  400a6c:	4544      	cmp	r4, r8
  400a6e:	dbd8      	blt.n	400a22 <ili93xx_draw_line+0x6e>
			cumul += dx;
  400a70:	442f      	add	r7, r5
			if (cumul >= dy) {
  400a72:	42bc      	cmp	r4, r7
  400a74:	dcf4      	bgt.n	400a60 <ili93xx_draw_line+0xac>
				cumul -= dy;
  400a76:	1b3f      	subs	r7, r7, r4
				x += xinc;
  400a78:	9b00      	ldr	r3, [sp, #0]
  400a7a:	4499      	add	r9, r3
  400a7c:	e7f0      	b.n	400a60 <ili93xx_draw_line+0xac>
  400a7e:	bf00      	nop
  400a80:	00400871 	.word	0x00400871
  400a84:	004008ed 	.word	0x004008ed

00400a88 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400a88:	b4f0      	push	{r4, r5, r6, r7}
  400a8a:	b082      	sub	sp, #8
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400a8c:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400a90:	2810      	cmp	r0, #16
  400a92:	bf28      	it	cs
  400a94:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400a96:	2800      	cmp	r0, #0
  400a98:	bf08      	it	eq
  400a9a:	2001      	moveq	r0, #1
{
  400a9c:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400a9e:	4d10      	ldr	r5, [pc, #64]	; (400ae0 <aat31xx_set_backlight+0x58>)
  400aa0:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  400aa4:	4637      	mov	r7, r6

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400aa6:	2418      	movs	r4, #24
  400aa8:	636f      	str	r7, [r5, #52]	; 0x34
  400aaa:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400aac:	9b01      	ldr	r3, [sp, #4]
  400aae:	1e5a      	subs	r2, r3, #1
  400ab0:	9201      	str	r2, [sp, #4]
  400ab2:	2b00      	cmp	r3, #0
  400ab4:	d1fa      	bne.n	400aac <aat31xx_set_backlight+0x24>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400ab6:	632e      	str	r6, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400ab8:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400aba:	9b01      	ldr	r3, [sp, #4]
  400abc:	1e5a      	subs	r2, r3, #1
  400abe:	9201      	str	r2, [sp, #4]
  400ac0:	2b00      	cmp	r3, #0
  400ac2:	d1fa      	bne.n	400aba <aat31xx_set_backlight+0x32>
	for (i = 0; i < ul_level; i++) {
  400ac4:	3101      	adds	r1, #1
  400ac6:	4281      	cmp	r1, r0
  400ac8:	d3ee      	bcc.n	400aa8 <aat31xx_set_backlight+0x20>
		}
	}

	ul_delay = DELAY_ENABLE;
  400aca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400ace:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400ad0:	9b01      	ldr	r3, [sp, #4]
  400ad2:	1e5a      	subs	r2, r3, #1
  400ad4:	9201      	str	r2, [sp, #4]
  400ad6:	2b00      	cmp	r3, #0
  400ad8:	d1fa      	bne.n	400ad0 <aat31xx_set_backlight+0x48>
	}
}
  400ada:	b002      	add	sp, #8
  400adc:	bcf0      	pop	{r4, r5, r6, r7}
  400ade:	4770      	bx	lr
  400ae0:	400e1200 	.word	0x400e1200

00400ae4 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400ae4:	b082      	sub	sp, #8
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400ae6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400aea:	4b06      	ldr	r3, [pc, #24]	; (400b04 <aat31xx_disable_backlight+0x20>)
  400aec:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  400aee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400af2:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400af4:	9b01      	ldr	r3, [sp, #4]
  400af6:	1e5a      	subs	r2, r3, #1
  400af8:	9201      	str	r2, [sp, #4]
  400afa:	2b00      	cmp	r3, #0
  400afc:	d1fa      	bne.n	400af4 <aat31xx_disable_backlight+0x10>
	}
}
  400afe:	b002      	add	sp, #8
  400b00:	4770      	bx	lr
  400b02:	bf00      	nop
  400b04:	400e1200 	.word	0x400e1200

00400b08 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400b08:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400b0a:	480e      	ldr	r0, [pc, #56]	; (400b44 <sysclk_init+0x3c>)
  400b0c:	4b0e      	ldr	r3, [pc, #56]	; (400b48 <sysclk_init+0x40>)
  400b0e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400b10:	213e      	movs	r1, #62	; 0x3e
  400b12:	2000      	movs	r0, #0
  400b14:	4b0d      	ldr	r3, [pc, #52]	; (400b4c <sysclk_init+0x44>)
  400b16:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400b18:	4c0d      	ldr	r4, [pc, #52]	; (400b50 <sysclk_init+0x48>)
  400b1a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400b1c:	2800      	cmp	r0, #0
  400b1e:	d0fc      	beq.n	400b1a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400b20:	4b0c      	ldr	r3, [pc, #48]	; (400b54 <sysclk_init+0x4c>)
  400b22:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400b24:	4a0c      	ldr	r2, [pc, #48]	; (400b58 <sysclk_init+0x50>)
  400b26:	4b0d      	ldr	r3, [pc, #52]	; (400b5c <sysclk_init+0x54>)
  400b28:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400b2a:	4c0d      	ldr	r4, [pc, #52]	; (400b60 <sysclk_init+0x58>)
  400b2c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400b2e:	2800      	cmp	r0, #0
  400b30:	d0fc      	beq.n	400b2c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400b32:	2010      	movs	r0, #16
  400b34:	4b0b      	ldr	r3, [pc, #44]	; (400b64 <sysclk_init+0x5c>)
  400b36:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400b38:	4b0b      	ldr	r3, [pc, #44]	; (400b68 <sysclk_init+0x60>)
  400b3a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400b3c:	4801      	ldr	r0, [pc, #4]	; (400b44 <sysclk_init+0x3c>)
  400b3e:	4b02      	ldr	r3, [pc, #8]	; (400b48 <sysclk_init+0x40>)
  400b40:	4798      	blx	r3
  400b42:	bd10      	pop	{r4, pc}
  400b44:	07270e00 	.word	0x07270e00
  400b48:	00401355 	.word	0x00401355
  400b4c:	004010bd 	.word	0x004010bd
  400b50:	00401111 	.word	0x00401111
  400b54:	00401121 	.word	0x00401121
  400b58:	20133f01 	.word	0x20133f01
  400b5c:	400e0400 	.word	0x400e0400
  400b60:	00401131 	.word	0x00401131
  400b64:	00401059 	.word	0x00401059
  400b68:	00401245 	.word	0x00401245

00400b6c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400b6c:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400b6e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400b72:	4b46      	ldr	r3, [pc, #280]	; (400c8c <board_init+0x120>)
  400b74:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400b76:	200b      	movs	r0, #11
  400b78:	4c45      	ldr	r4, [pc, #276]	; (400c90 <board_init+0x124>)
  400b7a:	47a0      	blx	r4
  400b7c:	200c      	movs	r0, #12
  400b7e:	47a0      	blx	r4
  400b80:	200d      	movs	r0, #13
  400b82:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400b84:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400b88:	2013      	movs	r0, #19
  400b8a:	4c42      	ldr	r4, [pc, #264]	; (400c94 <board_init+0x128>)
  400b8c:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400b8e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400b92:	2014      	movs	r0, #20
  400b94:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400b96:	4940      	ldr	r1, [pc, #256]	; (400c98 <board_init+0x12c>)
  400b98:	2023      	movs	r0, #35	; 0x23
  400b9a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400b9c:	493f      	ldr	r1, [pc, #252]	; (400c9c <board_init+0x130>)
  400b9e:	204c      	movs	r0, #76	; 0x4c
  400ba0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400ba2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400ba6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400baa:	483d      	ldr	r0, [pc, #244]	; (400ca0 <board_init+0x134>)
  400bac:	4b3d      	ldr	r3, [pc, #244]	; (400ca4 <board_init+0x138>)
  400bae:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400bb0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400bb4:	2000      	movs	r0, #0
  400bb6:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400bb8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400bbc:	2008      	movs	r0, #8
  400bbe:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  400bc0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400bc4:	2052      	movs	r0, #82	; 0x52
  400bc6:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400bc8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bcc:	200c      	movs	r0, #12
  400bce:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400bd0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bd4:	200d      	movs	r0, #13
  400bd6:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400bd8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bdc:	200e      	movs	r0, #14
  400bde:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400be0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400be4:	200b      	movs	r0, #11
  400be6:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400be8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bec:	2015      	movs	r0, #21
  400bee:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400bf0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bf4:	2016      	movs	r0, #22
  400bf6:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400bf8:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400bfc:	2017      	movs	r0, #23
  400bfe:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400c00:	2017      	movs	r0, #23
  400c02:	4b29      	ldr	r3, [pc, #164]	; (400ca8 <board_init+0x13c>)
  400c04:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400c06:	4d29      	ldr	r5, [pc, #164]	; (400cac <board_init+0x140>)
  400c08:	4629      	mov	r1, r5
  400c0a:	2040      	movs	r0, #64	; 0x40
  400c0c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400c0e:	4629      	mov	r1, r5
  400c10:	2041      	movs	r0, #65	; 0x41
  400c12:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400c14:	4629      	mov	r1, r5
  400c16:	2042      	movs	r0, #66	; 0x42
  400c18:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400c1a:	4629      	mov	r1, r5
  400c1c:	2043      	movs	r0, #67	; 0x43
  400c1e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400c20:	4629      	mov	r1, r5
  400c22:	2044      	movs	r0, #68	; 0x44
  400c24:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400c26:	4629      	mov	r1, r5
  400c28:	2045      	movs	r0, #69	; 0x45
  400c2a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400c2c:	4629      	mov	r1, r5
  400c2e:	2046      	movs	r0, #70	; 0x46
  400c30:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400c32:	4629      	mov	r1, r5
  400c34:	2047      	movs	r0, #71	; 0x47
  400c36:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400c38:	4629      	mov	r1, r5
  400c3a:	204b      	movs	r0, #75	; 0x4b
  400c3c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400c3e:	4629      	mov	r1, r5
  400c40:	2048      	movs	r0, #72	; 0x48
  400c42:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400c44:	4629      	mov	r1, r5
  400c46:	204f      	movs	r0, #79	; 0x4f
  400c48:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400c4a:	4629      	mov	r1, r5
  400c4c:	2053      	movs	r0, #83	; 0x53
  400c4e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400c50:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400c54:	204d      	movs	r0, #77	; 0x4d
  400c56:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400c58:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  400c5c:	4629      	mov	r1, r5
  400c5e:	2010      	movs	r0, #16
  400c60:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400c62:	4629      	mov	r1, r5
  400c64:	2011      	movs	r0, #17
  400c66:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400c68:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c6c:	200c      	movs	r0, #12
  400c6e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400c70:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c74:	200d      	movs	r0, #13
  400c76:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400c78:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c7c:	200e      	movs	r0, #14
  400c7e:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400c80:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c84:	200b      	movs	r0, #11
  400c86:	47a0      	blx	r4
  400c88:	bd38      	pop	{r3, r4, r5, pc}
  400c8a:	bf00      	nop
  400c8c:	400e1450 	.word	0x400e1450
  400c90:	00401141 	.word	0x00401141
  400c94:	00400dbd 	.word	0x00400dbd
  400c98:	28000079 	.word	0x28000079
  400c9c:	28000059 	.word	0x28000059
  400ca0:	400e0e00 	.word	0x400e0e00
  400ca4:	00400edd 	.word	0x00400edd
  400ca8:	00400da1 	.word	0x00400da1
  400cac:	08000001 	.word	0x08000001

00400cb0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400cb0:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400cb2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400cb6:	d039      	beq.n	400d2c <pio_set_peripheral+0x7c>
  400cb8:	d813      	bhi.n	400ce2 <pio_set_peripheral+0x32>
  400cba:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400cbe:	d025      	beq.n	400d0c <pio_set_peripheral+0x5c>
  400cc0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400cc4:	d10a      	bne.n	400cdc <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400cc6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400cc8:	4313      	orrs	r3, r2
  400cca:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400ccc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400cce:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400cd0:	400b      	ands	r3, r1
  400cd2:	ea23 0302 	bic.w	r3, r3, r2
  400cd6:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400cd8:	6042      	str	r2, [r0, #4]
  400cda:	4770      	bx	lr
	switch (ul_type) {
  400cdc:	2900      	cmp	r1, #0
  400cde:	d1fb      	bne.n	400cd8 <pio_set_peripheral+0x28>
  400ce0:	4770      	bx	lr
  400ce2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400ce6:	d020      	beq.n	400d2a <pio_set_peripheral+0x7a>
  400ce8:	d809      	bhi.n	400cfe <pio_set_peripheral+0x4e>
  400cea:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400cee:	d1f3      	bne.n	400cd8 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400cf0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400cf2:	4313      	orrs	r3, r2
  400cf4:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400cf6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400cf8:	4313      	orrs	r3, r2
  400cfa:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400cfc:	e7ec      	b.n	400cd8 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400cfe:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400d02:	d012      	beq.n	400d2a <pio_set_peripheral+0x7a>
  400d04:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d08:	d00f      	beq.n	400d2a <pio_set_peripheral+0x7a>
  400d0a:	e7e5      	b.n	400cd8 <pio_set_peripheral+0x28>
{
  400d0c:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d0e:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400d10:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400d12:	43d3      	mvns	r3, r2
  400d14:	4021      	ands	r1, r4
  400d16:	461c      	mov	r4, r3
  400d18:	4019      	ands	r1, r3
  400d1a:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d1c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d1e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d20:	400b      	ands	r3, r1
  400d22:	4023      	ands	r3, r4
  400d24:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400d26:	6042      	str	r2, [r0, #4]
}
  400d28:	bc10      	pop	{r4}
  400d2a:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d2c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400d2e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400d30:	400b      	ands	r3, r1
  400d32:	ea23 0302 	bic.w	r3, r3, r2
  400d36:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d38:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400d3a:	4313      	orrs	r3, r2
  400d3c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d3e:	e7cb      	b.n	400cd8 <pio_set_peripheral+0x28>

00400d40 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400d40:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400d42:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400d46:	bf14      	ite	ne
  400d48:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400d4a:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400d4c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400d50:	bf14      	ite	ne
  400d52:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  400d54:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  400d56:	f012 0f02 	tst.w	r2, #2
  400d5a:	d107      	bne.n	400d6c <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400d5c:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400d60:	bf18      	it	ne
  400d62:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  400d66:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400d68:	6001      	str	r1, [r0, #0]
  400d6a:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  400d6c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400d70:	e7f9      	b.n	400d66 <pio_set_input+0x26>

00400d72 <pio_set_output>:
{
  400d72:	b410      	push	{r4}
  400d74:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400d76:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400d78:	b944      	cbnz	r4, 400d8c <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  400d7a:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400d7c:	b143      	cbz	r3, 400d90 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  400d7e:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400d80:	b942      	cbnz	r2, 400d94 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  400d82:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400d84:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400d86:	6001      	str	r1, [r0, #0]
}
  400d88:	bc10      	pop	{r4}
  400d8a:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400d8c:	6641      	str	r1, [r0, #100]	; 0x64
  400d8e:	e7f5      	b.n	400d7c <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400d90:	6541      	str	r1, [r0, #84]	; 0x54
  400d92:	e7f5      	b.n	400d80 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400d94:	6301      	str	r1, [r0, #48]	; 0x30
  400d96:	e7f5      	b.n	400d84 <pio_set_output+0x12>

00400d98 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400d98:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400d9a:	4770      	bx	lr

00400d9c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400d9c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400d9e:	4770      	bx	lr

00400da0 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400da0:	0943      	lsrs	r3, r0, #5
  400da2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400da6:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400daa:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400dac:	f000 001f 	and.w	r0, r0, #31
  400db0:	2201      	movs	r2, #1
  400db2:	fa02 f000 	lsl.w	r0, r2, r0
  400db6:	6358      	str	r0, [r3, #52]	; 0x34
  400db8:	4770      	bx	lr
	...

00400dbc <pio_configure_pin>:
{
  400dbc:	b570      	push	{r4, r5, r6, lr}
  400dbe:	b082      	sub	sp, #8
  400dc0:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400dc2:	0943      	lsrs	r3, r0, #5
  400dc4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400dc8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400dcc:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400dce:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400dd2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400dd6:	d053      	beq.n	400e80 <pio_configure_pin+0xc4>
  400dd8:	d80a      	bhi.n	400df0 <pio_configure_pin+0x34>
  400dda:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400dde:	d02d      	beq.n	400e3c <pio_configure_pin+0x80>
  400de0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400de4:	d03b      	beq.n	400e5e <pio_configure_pin+0xa2>
  400de6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400dea:	d015      	beq.n	400e18 <pio_configure_pin+0x5c>
		return 0;
  400dec:	2000      	movs	r0, #0
  400dee:	e023      	b.n	400e38 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400df0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400df4:	d055      	beq.n	400ea2 <pio_configure_pin+0xe6>
  400df6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400dfa:	d052      	beq.n	400ea2 <pio_configure_pin+0xe6>
  400dfc:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400e00:	d1f4      	bne.n	400dec <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400e02:	f000 011f 	and.w	r1, r0, #31
  400e06:	2601      	movs	r6, #1
  400e08:	462a      	mov	r2, r5
  400e0a:	fa06 f101 	lsl.w	r1, r6, r1
  400e0e:	4620      	mov	r0, r4
  400e10:	4b2f      	ldr	r3, [pc, #188]	; (400ed0 <pio_configure_pin+0x114>)
  400e12:	4798      	blx	r3
	return 1;
  400e14:	4630      	mov	r0, r6
		break;
  400e16:	e00f      	b.n	400e38 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400e18:	f000 001f 	and.w	r0, r0, #31
  400e1c:	2601      	movs	r6, #1
  400e1e:	4086      	lsls	r6, r0
  400e20:	4632      	mov	r2, r6
  400e22:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e26:	4620      	mov	r0, r4
  400e28:	4b2a      	ldr	r3, [pc, #168]	; (400ed4 <pio_configure_pin+0x118>)
  400e2a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400e2c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e30:	bf14      	ite	ne
  400e32:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400e34:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400e36:	2001      	movs	r0, #1
}
  400e38:	b002      	add	sp, #8
  400e3a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400e3c:	f000 001f 	and.w	r0, r0, #31
  400e40:	2601      	movs	r6, #1
  400e42:	4086      	lsls	r6, r0
  400e44:	4632      	mov	r2, r6
  400e46:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400e4a:	4620      	mov	r0, r4
  400e4c:	4b21      	ldr	r3, [pc, #132]	; (400ed4 <pio_configure_pin+0x118>)
  400e4e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400e50:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e54:	bf14      	ite	ne
  400e56:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400e58:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400e5a:	2001      	movs	r0, #1
  400e5c:	e7ec      	b.n	400e38 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400e5e:	f000 001f 	and.w	r0, r0, #31
  400e62:	2601      	movs	r6, #1
  400e64:	4086      	lsls	r6, r0
  400e66:	4632      	mov	r2, r6
  400e68:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400e6c:	4620      	mov	r0, r4
  400e6e:	4b19      	ldr	r3, [pc, #100]	; (400ed4 <pio_configure_pin+0x118>)
  400e70:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400e72:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e76:	bf14      	ite	ne
  400e78:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400e7a:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400e7c:	2001      	movs	r0, #1
  400e7e:	e7db      	b.n	400e38 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400e80:	f000 001f 	and.w	r0, r0, #31
  400e84:	2601      	movs	r6, #1
  400e86:	4086      	lsls	r6, r0
  400e88:	4632      	mov	r2, r6
  400e8a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400e8e:	4620      	mov	r0, r4
  400e90:	4b10      	ldr	r3, [pc, #64]	; (400ed4 <pio_configure_pin+0x118>)
  400e92:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400e94:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e98:	bf14      	ite	ne
  400e9a:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400e9c:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400e9e:	2001      	movs	r0, #1
  400ea0:	e7ca      	b.n	400e38 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400ea2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400ea6:	f000 011f 	and.w	r1, r0, #31
  400eaa:	2601      	movs	r6, #1
  400eac:	ea05 0306 	and.w	r3, r5, r6
  400eb0:	9300      	str	r3, [sp, #0]
  400eb2:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400eb6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400eba:	bf14      	ite	ne
  400ebc:	2200      	movne	r2, #0
  400ebe:	2201      	moveq	r2, #1
  400ec0:	fa06 f101 	lsl.w	r1, r6, r1
  400ec4:	4620      	mov	r0, r4
  400ec6:	4c04      	ldr	r4, [pc, #16]	; (400ed8 <pio_configure_pin+0x11c>)
  400ec8:	47a0      	blx	r4
	return 1;
  400eca:	4630      	mov	r0, r6
		break;
  400ecc:	e7b4      	b.n	400e38 <pio_configure_pin+0x7c>
  400ece:	bf00      	nop
  400ed0:	00400d41 	.word	0x00400d41
  400ed4:	00400cb1 	.word	0x00400cb1
  400ed8:	00400d73 	.word	0x00400d73

00400edc <pio_configure_pin_group>:
{
  400edc:	b570      	push	{r4, r5, r6, lr}
  400ede:	b082      	sub	sp, #8
  400ee0:	4605      	mov	r5, r0
  400ee2:	460e      	mov	r6, r1
  400ee4:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  400ee6:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400eea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400eee:	d03d      	beq.n	400f6c <pio_configure_pin_group+0x90>
  400ef0:	d80a      	bhi.n	400f08 <pio_configure_pin_group+0x2c>
  400ef2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400ef6:	d021      	beq.n	400f3c <pio_configure_pin_group+0x60>
  400ef8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400efc:	d02a      	beq.n	400f54 <pio_configure_pin_group+0x78>
  400efe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400f02:	d00e      	beq.n	400f22 <pio_configure_pin_group+0x46>
		return 0;
  400f04:	2000      	movs	r0, #0
  400f06:	e017      	b.n	400f38 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400f08:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400f0c:	d03a      	beq.n	400f84 <pio_configure_pin_group+0xa8>
  400f0e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400f12:	d037      	beq.n	400f84 <pio_configure_pin_group+0xa8>
  400f14:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400f18:	d1f4      	bne.n	400f04 <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  400f1a:	4b23      	ldr	r3, [pc, #140]	; (400fa8 <pio_configure_pin_group+0xcc>)
  400f1c:	4798      	blx	r3
	return 1;
  400f1e:	2001      	movs	r0, #1
		break;
  400f20:	e00a      	b.n	400f38 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400f22:	460a      	mov	r2, r1
  400f24:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f28:	4b20      	ldr	r3, [pc, #128]	; (400fac <pio_configure_pin_group+0xd0>)
  400f2a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f2c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f30:	bf14      	ite	ne
  400f32:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f34:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400f36:	2001      	movs	r0, #1
}
  400f38:	b002      	add	sp, #8
  400f3a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400f3c:	460a      	mov	r2, r1
  400f3e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f42:	4b1a      	ldr	r3, [pc, #104]	; (400fac <pio_configure_pin_group+0xd0>)
  400f44:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f46:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f4a:	bf14      	ite	ne
  400f4c:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f4e:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400f50:	2001      	movs	r0, #1
  400f52:	e7f1      	b.n	400f38 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400f54:	460a      	mov	r2, r1
  400f56:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400f5a:	4b14      	ldr	r3, [pc, #80]	; (400fac <pio_configure_pin_group+0xd0>)
  400f5c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f5e:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f62:	bf14      	ite	ne
  400f64:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f66:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400f68:	2001      	movs	r0, #1
  400f6a:	e7e5      	b.n	400f38 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400f6c:	460a      	mov	r2, r1
  400f6e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400f72:	4b0e      	ldr	r3, [pc, #56]	; (400fac <pio_configure_pin_group+0xd0>)
  400f74:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f76:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f7a:	bf14      	ite	ne
  400f7c:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f7e:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400f80:	2001      	movs	r0, #1
  400f82:	e7d9      	b.n	400f38 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400f84:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  400f88:	f004 0301 	and.w	r3, r4, #1
  400f8c:	9300      	str	r3, [sp, #0]
  400f8e:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400f92:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400f96:	bf14      	ite	ne
  400f98:	2200      	movne	r2, #0
  400f9a:	2201      	moveq	r2, #1
  400f9c:	4631      	mov	r1, r6
  400f9e:	4628      	mov	r0, r5
  400fa0:	4c03      	ldr	r4, [pc, #12]	; (400fb0 <pio_configure_pin_group+0xd4>)
  400fa2:	47a0      	blx	r4
	return 1;
  400fa4:	2001      	movs	r0, #1
		break;
  400fa6:	e7c7      	b.n	400f38 <pio_configure_pin_group+0x5c>
  400fa8:	00400d41 	.word	0x00400d41
  400fac:	00400cb1 	.word	0x00400cb1
  400fb0:	00400d73 	.word	0x00400d73

00400fb4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400fb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400fb8:	4681      	mov	r9, r0
  400fba:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400fbc:	4b12      	ldr	r3, [pc, #72]	; (401008 <pio_handler_process+0x54>)
  400fbe:	4798      	blx	r3
  400fc0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400fc2:	4648      	mov	r0, r9
  400fc4:	4b11      	ldr	r3, [pc, #68]	; (40100c <pio_handler_process+0x58>)
  400fc6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400fc8:	4005      	ands	r5, r0
  400fca:	d013      	beq.n	400ff4 <pio_handler_process+0x40>
  400fcc:	4c10      	ldr	r4, [pc, #64]	; (401010 <pio_handler_process+0x5c>)
  400fce:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400fd2:	e003      	b.n	400fdc <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400fd4:	42b4      	cmp	r4, r6
  400fd6:	d00d      	beq.n	400ff4 <pio_handler_process+0x40>
  400fd8:	3410      	adds	r4, #16
		while (status != 0) {
  400fda:	b15d      	cbz	r5, 400ff4 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400fdc:	6820      	ldr	r0, [r4, #0]
  400fde:	42b8      	cmp	r0, r7
  400fe0:	d1f8      	bne.n	400fd4 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400fe2:	6861      	ldr	r1, [r4, #4]
  400fe4:	4229      	tst	r1, r5
  400fe6:	d0f5      	beq.n	400fd4 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400fe8:	68e3      	ldr	r3, [r4, #12]
  400fea:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400fec:	6863      	ldr	r3, [r4, #4]
  400fee:	ea25 0503 	bic.w	r5, r5, r3
  400ff2:	e7ef      	b.n	400fd4 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400ff4:	4b07      	ldr	r3, [pc, #28]	; (401014 <pio_handler_process+0x60>)
  400ff6:	681b      	ldr	r3, [r3, #0]
  400ff8:	b123      	cbz	r3, 401004 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400ffa:	4b07      	ldr	r3, [pc, #28]	; (401018 <pio_handler_process+0x64>)
  400ffc:	681b      	ldr	r3, [r3, #0]
  400ffe:	b10b      	cbz	r3, 401004 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  401000:	4648      	mov	r0, r9
  401002:	4798      	blx	r3
  401004:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401008:	00400d99 	.word	0x00400d99
  40100c:	00400d9d 	.word	0x00400d9d
  401010:	20000c4c 	.word	0x20000c4c
  401014:	20000d04 	.word	0x20000d04
  401018:	20000cbc 	.word	0x20000cbc

0040101c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40101c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40101e:	210b      	movs	r1, #11
  401020:	4801      	ldr	r0, [pc, #4]	; (401028 <PIOA_Handler+0xc>)
  401022:	4b02      	ldr	r3, [pc, #8]	; (40102c <PIOA_Handler+0x10>)
  401024:	4798      	blx	r3
  401026:	bd08      	pop	{r3, pc}
  401028:	400e0e00 	.word	0x400e0e00
  40102c:	00400fb5 	.word	0x00400fb5

00401030 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401030:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401032:	210c      	movs	r1, #12
  401034:	4801      	ldr	r0, [pc, #4]	; (40103c <PIOB_Handler+0xc>)
  401036:	4b02      	ldr	r3, [pc, #8]	; (401040 <PIOB_Handler+0x10>)
  401038:	4798      	blx	r3
  40103a:	bd08      	pop	{r3, pc}
  40103c:	400e1000 	.word	0x400e1000
  401040:	00400fb5 	.word	0x00400fb5

00401044 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401044:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401046:	210d      	movs	r1, #13
  401048:	4801      	ldr	r0, [pc, #4]	; (401050 <PIOC_Handler+0xc>)
  40104a:	4b02      	ldr	r3, [pc, #8]	; (401054 <PIOC_Handler+0x10>)
  40104c:	4798      	blx	r3
  40104e:	bd08      	pop	{r3, pc}
  401050:	400e1200 	.word	0x400e1200
  401054:	00400fb5 	.word	0x00400fb5

00401058 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401058:	4a17      	ldr	r2, [pc, #92]	; (4010b8 <pmc_switch_mck_to_pllack+0x60>)
  40105a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40105c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401060:	4318      	orrs	r0, r3
  401062:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401064:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401066:	f013 0f08 	tst.w	r3, #8
  40106a:	d10a      	bne.n	401082 <pmc_switch_mck_to_pllack+0x2a>
  40106c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401070:	4911      	ldr	r1, [pc, #68]	; (4010b8 <pmc_switch_mck_to_pllack+0x60>)
  401072:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401074:	f012 0f08 	tst.w	r2, #8
  401078:	d103      	bne.n	401082 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40107a:	3b01      	subs	r3, #1
  40107c:	d1f9      	bne.n	401072 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40107e:	2001      	movs	r0, #1
  401080:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401082:	4a0d      	ldr	r2, [pc, #52]	; (4010b8 <pmc_switch_mck_to_pllack+0x60>)
  401084:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401086:	f023 0303 	bic.w	r3, r3, #3
  40108a:	f043 0302 	orr.w	r3, r3, #2
  40108e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401090:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401092:	f013 0f08 	tst.w	r3, #8
  401096:	d10a      	bne.n	4010ae <pmc_switch_mck_to_pllack+0x56>
  401098:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40109c:	4906      	ldr	r1, [pc, #24]	; (4010b8 <pmc_switch_mck_to_pllack+0x60>)
  40109e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4010a0:	f012 0f08 	tst.w	r2, #8
  4010a4:	d105      	bne.n	4010b2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4010a6:	3b01      	subs	r3, #1
  4010a8:	d1f9      	bne.n	40109e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4010aa:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4010ac:	4770      	bx	lr
	return 0;
  4010ae:	2000      	movs	r0, #0
  4010b0:	4770      	bx	lr
  4010b2:	2000      	movs	r0, #0
  4010b4:	4770      	bx	lr
  4010b6:	bf00      	nop
  4010b8:	400e0400 	.word	0x400e0400

004010bc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4010bc:	b9c8      	cbnz	r0, 4010f2 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010be:	4a11      	ldr	r2, [pc, #68]	; (401104 <pmc_switch_mainck_to_xtal+0x48>)
  4010c0:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4010c2:	0209      	lsls	r1, r1, #8
  4010c4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4010c6:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4010ca:	f023 0303 	bic.w	r3, r3, #3
  4010ce:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4010d2:	f043 0301 	orr.w	r3, r3, #1
  4010d6:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010d8:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4010da:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010dc:	f013 0f01 	tst.w	r3, #1
  4010e0:	d0fb      	beq.n	4010da <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4010e2:	4a08      	ldr	r2, [pc, #32]	; (401104 <pmc_switch_mainck_to_xtal+0x48>)
  4010e4:	6a13      	ldr	r3, [r2, #32]
  4010e6:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4010ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4010ee:	6213      	str	r3, [r2, #32]
  4010f0:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010f2:	4904      	ldr	r1, [pc, #16]	; (401104 <pmc_switch_mainck_to_xtal+0x48>)
  4010f4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4010f6:	4a04      	ldr	r2, [pc, #16]	; (401108 <pmc_switch_mainck_to_xtal+0x4c>)
  4010f8:	401a      	ands	r2, r3
  4010fa:	4b04      	ldr	r3, [pc, #16]	; (40110c <pmc_switch_mainck_to_xtal+0x50>)
  4010fc:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010fe:	620b      	str	r3, [r1, #32]
  401100:	4770      	bx	lr
  401102:	bf00      	nop
  401104:	400e0400 	.word	0x400e0400
  401108:	fec8fffc 	.word	0xfec8fffc
  40110c:	01370002 	.word	0x01370002

00401110 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401110:	4b02      	ldr	r3, [pc, #8]	; (40111c <pmc_osc_is_ready_mainck+0xc>)
  401112:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401114:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401118:	4770      	bx	lr
  40111a:	bf00      	nop
  40111c:	400e0400 	.word	0x400e0400

00401120 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401120:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401124:	4b01      	ldr	r3, [pc, #4]	; (40112c <pmc_disable_pllack+0xc>)
  401126:	629a      	str	r2, [r3, #40]	; 0x28
  401128:	4770      	bx	lr
  40112a:	bf00      	nop
  40112c:	400e0400 	.word	0x400e0400

00401130 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401130:	4b02      	ldr	r3, [pc, #8]	; (40113c <pmc_is_locked_pllack+0xc>)
  401132:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401134:	f000 0002 	and.w	r0, r0, #2
  401138:	4770      	bx	lr
  40113a:	bf00      	nop
  40113c:	400e0400 	.word	0x400e0400

00401140 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401140:	2822      	cmp	r0, #34	; 0x22
  401142:	d81e      	bhi.n	401182 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401144:	281f      	cmp	r0, #31
  401146:	d80c      	bhi.n	401162 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401148:	4b11      	ldr	r3, [pc, #68]	; (401190 <pmc_enable_periph_clk+0x50>)
  40114a:	699a      	ldr	r2, [r3, #24]
  40114c:	2301      	movs	r3, #1
  40114e:	4083      	lsls	r3, r0
  401150:	4393      	bics	r3, r2
  401152:	d018      	beq.n	401186 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401154:	2301      	movs	r3, #1
  401156:	fa03 f000 	lsl.w	r0, r3, r0
  40115a:	4b0d      	ldr	r3, [pc, #52]	; (401190 <pmc_enable_periph_clk+0x50>)
  40115c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40115e:	2000      	movs	r0, #0
  401160:	4770      	bx	lr
		ul_id -= 32;
  401162:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401164:	4b0a      	ldr	r3, [pc, #40]	; (401190 <pmc_enable_periph_clk+0x50>)
  401166:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40116a:	2301      	movs	r3, #1
  40116c:	4083      	lsls	r3, r0
  40116e:	4393      	bics	r3, r2
  401170:	d00b      	beq.n	40118a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401172:	2301      	movs	r3, #1
  401174:	fa03 f000 	lsl.w	r0, r3, r0
  401178:	4b05      	ldr	r3, [pc, #20]	; (401190 <pmc_enable_periph_clk+0x50>)
  40117a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40117e:	2000      	movs	r0, #0
  401180:	4770      	bx	lr
		return 1;
  401182:	2001      	movs	r0, #1
  401184:	4770      	bx	lr
	return 0;
  401186:	2000      	movs	r0, #0
  401188:	4770      	bx	lr
  40118a:	2000      	movs	r0, #0
}
  40118c:	4770      	bx	lr
  40118e:	bf00      	nop
  401190:	400e0400 	.word	0x400e0400

00401194 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401194:	e7fe      	b.n	401194 <Dummy_Handler>
	...

00401198 <Reset_Handler>:
{
  401198:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  40119a:	4b21      	ldr	r3, [pc, #132]	; (401220 <Reset_Handler+0x88>)
  40119c:	4a21      	ldr	r2, [pc, #132]	; (401224 <Reset_Handler+0x8c>)
  40119e:	429a      	cmp	r2, r3
  4011a0:	d928      	bls.n	4011f4 <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  4011a2:	4b21      	ldr	r3, [pc, #132]	; (401228 <Reset_Handler+0x90>)
  4011a4:	4a1e      	ldr	r2, [pc, #120]	; (401220 <Reset_Handler+0x88>)
  4011a6:	429a      	cmp	r2, r3
  4011a8:	d20c      	bcs.n	4011c4 <Reset_Handler+0x2c>
  4011aa:	3b01      	subs	r3, #1
  4011ac:	1a9b      	subs	r3, r3, r2
  4011ae:	f023 0303 	bic.w	r3, r3, #3
  4011b2:	3304      	adds	r3, #4
  4011b4:	4413      	add	r3, r2
  4011b6:	491b      	ldr	r1, [pc, #108]	; (401224 <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  4011b8:	f851 0b04 	ldr.w	r0, [r1], #4
  4011bc:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  4011c0:	429a      	cmp	r2, r3
  4011c2:	d1f9      	bne.n	4011b8 <Reset_Handler+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4011c4:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  4011c6:	4b19      	ldr	r3, [pc, #100]	; (40122c <Reset_Handler+0x94>)
  4011c8:	4a19      	ldr	r2, [pc, #100]	; (401230 <Reset_Handler+0x98>)
  4011ca:	429a      	cmp	r2, r3
  4011cc:	d20a      	bcs.n	4011e4 <Reset_Handler+0x4c>
  4011ce:	3b01      	subs	r3, #1
  4011d0:	1a9b      	subs	r3, r3, r2
  4011d2:	f023 0303 	bic.w	r3, r3, #3
  4011d6:	3304      	adds	r3, #4
  4011d8:	4413      	add	r3, r2
		*pDest++ = 0;
  4011da:	2100      	movs	r1, #0
  4011dc:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  4011e0:	429a      	cmp	r2, r3
  4011e2:	d1fb      	bne.n	4011dc <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  4011e4:	4b13      	ldr	r3, [pc, #76]	; (401234 <Reset_Handler+0x9c>)
  4011e6:	4a14      	ldr	r2, [pc, #80]	; (401238 <Reset_Handler+0xa0>)
  4011e8:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  4011ea:	4b14      	ldr	r3, [pc, #80]	; (40123c <Reset_Handler+0xa4>)
  4011ec:	4798      	blx	r3
	main();
  4011ee:	4b14      	ldr	r3, [pc, #80]	; (401240 <Reset_Handler+0xa8>)
  4011f0:	4798      	blx	r3
  4011f2:	e7fe      	b.n	4011f2 <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  4011f4:	4b0a      	ldr	r3, [pc, #40]	; (401220 <Reset_Handler+0x88>)
  4011f6:	4a0b      	ldr	r2, [pc, #44]	; (401224 <Reset_Handler+0x8c>)
  4011f8:	429a      	cmp	r2, r3
  4011fa:	d2e3      	bcs.n	4011c4 <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4011fc:	4b0a      	ldr	r3, [pc, #40]	; (401228 <Reset_Handler+0x90>)
  4011fe:	4808      	ldr	r0, [pc, #32]	; (401220 <Reset_Handler+0x88>)
  401200:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  401202:	4611      	mov	r1, r2
  401204:	3a04      	subs	r2, #4
  401206:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  401208:	2800      	cmp	r0, #0
  40120a:	d0db      	beq.n	4011c4 <Reset_Handler+0x2c>
  40120c:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  401210:	f852 0904 	ldr.w	r0, [r2], #-4
  401214:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  401218:	42ca      	cmn	r2, r1
  40121a:	d1f9      	bne.n	401210 <Reset_Handler+0x78>
  40121c:	e7d2      	b.n	4011c4 <Reset_Handler+0x2c>
  40121e:	bf00      	nop
  401220:	20000000 	.word	0x20000000
  401224:	00402914 	.word	0x00402914
  401228:	2000086c 	.word	0x2000086c
  40122c:	20000d40 	.word	0x20000d40
  401230:	2000086c 	.word	0x2000086c
  401234:	e000ed00 	.word	0xe000ed00
  401238:	00400000 	.word	0x00400000
  40123c:	004017f5 	.word	0x004017f5
  401240:	00401695 	.word	0x00401695

00401244 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  401244:	4b3c      	ldr	r3, [pc, #240]	; (401338 <SystemCoreClockUpdate+0xf4>)
  401246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401248:	f003 0303 	and.w	r3, r3, #3
  40124c:	2b03      	cmp	r3, #3
  40124e:	d80e      	bhi.n	40126e <SystemCoreClockUpdate+0x2a>
  401250:	e8df f003 	tbb	[pc, r3]
  401254:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  401258:	4b38      	ldr	r3, [pc, #224]	; (40133c <SystemCoreClockUpdate+0xf8>)
  40125a:	695b      	ldr	r3, [r3, #20]
  40125c:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401260:	bf14      	ite	ne
  401262:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401266:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40126a:	4b35      	ldr	r3, [pc, #212]	; (401340 <SystemCoreClockUpdate+0xfc>)
  40126c:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  40126e:	4b32      	ldr	r3, [pc, #200]	; (401338 <SystemCoreClockUpdate+0xf4>)
  401270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401272:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401276:	2b70      	cmp	r3, #112	; 0x70
  401278:	d055      	beq.n	401326 <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40127a:	4b2f      	ldr	r3, [pc, #188]	; (401338 <SystemCoreClockUpdate+0xf4>)
  40127c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  40127e:	4930      	ldr	r1, [pc, #192]	; (401340 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401280:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  401284:	680b      	ldr	r3, [r1, #0]
  401286:	40d3      	lsrs	r3, r2
  401288:	600b      	str	r3, [r1, #0]
  40128a:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40128c:	4b2a      	ldr	r3, [pc, #168]	; (401338 <SystemCoreClockUpdate+0xf4>)
  40128e:	6a1b      	ldr	r3, [r3, #32]
  401290:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401294:	d003      	beq.n	40129e <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  401296:	4a2b      	ldr	r2, [pc, #172]	; (401344 <SystemCoreClockUpdate+0x100>)
  401298:	4b29      	ldr	r3, [pc, #164]	; (401340 <SystemCoreClockUpdate+0xfc>)
  40129a:	601a      	str	r2, [r3, #0]
  40129c:	e7e7      	b.n	40126e <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40129e:	4a2a      	ldr	r2, [pc, #168]	; (401348 <SystemCoreClockUpdate+0x104>)
  4012a0:	4b27      	ldr	r3, [pc, #156]	; (401340 <SystemCoreClockUpdate+0xfc>)
  4012a2:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4012a4:	4b24      	ldr	r3, [pc, #144]	; (401338 <SystemCoreClockUpdate+0xf4>)
  4012a6:	6a1b      	ldr	r3, [r3, #32]
  4012a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4012ac:	2b10      	cmp	r3, #16
  4012ae:	d005      	beq.n	4012bc <SystemCoreClockUpdate+0x78>
  4012b0:	2b20      	cmp	r3, #32
  4012b2:	d1dc      	bne.n	40126e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4012b4:	4a23      	ldr	r2, [pc, #140]	; (401344 <SystemCoreClockUpdate+0x100>)
  4012b6:	4b22      	ldr	r3, [pc, #136]	; (401340 <SystemCoreClockUpdate+0xfc>)
  4012b8:	601a      	str	r2, [r3, #0]
			break;
  4012ba:	e7d8      	b.n	40126e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4012bc:	4a23      	ldr	r2, [pc, #140]	; (40134c <SystemCoreClockUpdate+0x108>)
  4012be:	4b20      	ldr	r3, [pc, #128]	; (401340 <SystemCoreClockUpdate+0xfc>)
  4012c0:	601a      	str	r2, [r3, #0]
			break;
  4012c2:	e7d4      	b.n	40126e <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4012c4:	4b1c      	ldr	r3, [pc, #112]	; (401338 <SystemCoreClockUpdate+0xf4>)
  4012c6:	6a1b      	ldr	r3, [r3, #32]
  4012c8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4012cc:	d018      	beq.n	401300 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  4012ce:	4a1d      	ldr	r2, [pc, #116]	; (401344 <SystemCoreClockUpdate+0x100>)
  4012d0:	4b1b      	ldr	r3, [pc, #108]	; (401340 <SystemCoreClockUpdate+0xfc>)
  4012d2:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  4012d4:	4b18      	ldr	r3, [pc, #96]	; (401338 <SystemCoreClockUpdate+0xf4>)
  4012d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012d8:	f003 0303 	and.w	r3, r3, #3
  4012dc:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4012de:	4a16      	ldr	r2, [pc, #88]	; (401338 <SystemCoreClockUpdate+0xf4>)
  4012e0:	bf07      	ittee	eq
  4012e2:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4012e4:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4012e6:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4012e8:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  4012ea:	4815      	ldr	r0, [pc, #84]	; (401340 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  4012ec:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4012f0:	6803      	ldr	r3, [r0, #0]
  4012f2:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  4012f6:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4012f8:	fbb3 f3f2 	udiv	r3, r3, r2
  4012fc:	6003      	str	r3, [r0, #0]
  4012fe:	e7b6      	b.n	40126e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401300:	4a11      	ldr	r2, [pc, #68]	; (401348 <SystemCoreClockUpdate+0x104>)
  401302:	4b0f      	ldr	r3, [pc, #60]	; (401340 <SystemCoreClockUpdate+0xfc>)
  401304:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401306:	4b0c      	ldr	r3, [pc, #48]	; (401338 <SystemCoreClockUpdate+0xf4>)
  401308:	6a1b      	ldr	r3, [r3, #32]
  40130a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40130e:	2b10      	cmp	r3, #16
  401310:	d005      	beq.n	40131e <SystemCoreClockUpdate+0xda>
  401312:	2b20      	cmp	r3, #32
  401314:	d1de      	bne.n	4012d4 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401316:	4a0b      	ldr	r2, [pc, #44]	; (401344 <SystemCoreClockUpdate+0x100>)
  401318:	4b09      	ldr	r3, [pc, #36]	; (401340 <SystemCoreClockUpdate+0xfc>)
  40131a:	601a      	str	r2, [r3, #0]
					break;
  40131c:	e7da      	b.n	4012d4 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40131e:	4a0b      	ldr	r2, [pc, #44]	; (40134c <SystemCoreClockUpdate+0x108>)
  401320:	4b07      	ldr	r3, [pc, #28]	; (401340 <SystemCoreClockUpdate+0xfc>)
  401322:	601a      	str	r2, [r3, #0]
					break;
  401324:	e7d6      	b.n	4012d4 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  401326:	4a06      	ldr	r2, [pc, #24]	; (401340 <SystemCoreClockUpdate+0xfc>)
  401328:	6813      	ldr	r3, [r2, #0]
  40132a:	4909      	ldr	r1, [pc, #36]	; (401350 <SystemCoreClockUpdate+0x10c>)
  40132c:	fba1 1303 	umull	r1, r3, r1, r3
  401330:	085b      	lsrs	r3, r3, #1
  401332:	6013      	str	r3, [r2, #0]
  401334:	4770      	bx	lr
  401336:	bf00      	nop
  401338:	400e0400 	.word	0x400e0400
  40133c:	400e1410 	.word	0x400e1410
  401340:	20000014 	.word	0x20000014
  401344:	00b71b00 	.word	0x00b71b00
  401348:	003d0900 	.word	0x003d0900
  40134c:	007a1200 	.word	0x007a1200
  401350:	aaaaaaab 	.word	0xaaaaaaab

00401354 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  401354:	4b1a      	ldr	r3, [pc, #104]	; (4013c0 <system_init_flash+0x6c>)
  401356:	4298      	cmp	r0, r3
  401358:	d914      	bls.n	401384 <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  40135a:	4b1a      	ldr	r3, [pc, #104]	; (4013c4 <system_init_flash+0x70>)
  40135c:	4298      	cmp	r0, r3
  40135e:	d919      	bls.n	401394 <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  401360:	4b19      	ldr	r3, [pc, #100]	; (4013c8 <system_init_flash+0x74>)
  401362:	4298      	cmp	r0, r3
  401364:	d91d      	bls.n	4013a2 <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  401366:	4b19      	ldr	r3, [pc, #100]	; (4013cc <system_init_flash+0x78>)
  401368:	4298      	cmp	r0, r3
  40136a:	d921      	bls.n	4013b0 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  40136c:	4b18      	ldr	r3, [pc, #96]	; (4013d0 <system_init_flash+0x7c>)
  40136e:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401370:	bf94      	ite	ls
  401372:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401376:	4b17      	ldrhi	r3, [pc, #92]	; (4013d4 <system_init_flash+0x80>)
  401378:	4a17      	ldr	r2, [pc, #92]	; (4013d8 <system_init_flash+0x84>)
  40137a:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40137c:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401380:	6013      	str	r3, [r2, #0]
  401382:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401384:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  401388:	4a13      	ldr	r2, [pc, #76]	; (4013d8 <system_init_flash+0x84>)
  40138a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40138c:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401390:	6013      	str	r3, [r2, #0]
  401392:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401394:	4b11      	ldr	r3, [pc, #68]	; (4013dc <system_init_flash+0x88>)
  401396:	4a10      	ldr	r2, [pc, #64]	; (4013d8 <system_init_flash+0x84>)
  401398:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40139a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40139e:	6013      	str	r3, [r2, #0]
  4013a0:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4013a2:	4b0f      	ldr	r3, [pc, #60]	; (4013e0 <system_init_flash+0x8c>)
  4013a4:	4a0c      	ldr	r2, [pc, #48]	; (4013d8 <system_init_flash+0x84>)
  4013a6:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4013a8:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4013ac:	6013      	str	r3, [r2, #0]
  4013ae:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4013b0:	4b0c      	ldr	r3, [pc, #48]	; (4013e4 <system_init_flash+0x90>)
  4013b2:	4a09      	ldr	r2, [pc, #36]	; (4013d8 <system_init_flash+0x84>)
  4013b4:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4013b6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4013ba:	6013      	str	r3, [r2, #0]
  4013bc:	4770      	bx	lr
  4013be:	bf00      	nop
  4013c0:	01312cff 	.word	0x01312cff
  4013c4:	026259ff 	.word	0x026259ff
  4013c8:	039386ff 	.word	0x039386ff
  4013cc:	04c4b3ff 	.word	0x04c4b3ff
  4013d0:	05f5e0ff 	.word	0x05f5e0ff
  4013d4:	04000500 	.word	0x04000500
  4013d8:	400e0a00 	.word	0x400e0a00
  4013dc:	04000100 	.word	0x04000100
  4013e0:	04000200 	.word	0x04000200
  4013e4:	04000300 	.word	0x04000300

004013e8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4013e8:	4b0a      	ldr	r3, [pc, #40]	; (401414 <_sbrk+0x2c>)
  4013ea:	681b      	ldr	r3, [r3, #0]
  4013ec:	b153      	cbz	r3, 401404 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4013ee:	4b09      	ldr	r3, [pc, #36]	; (401414 <_sbrk+0x2c>)
  4013f0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4013f2:	181a      	adds	r2, r3, r0
  4013f4:	4908      	ldr	r1, [pc, #32]	; (401418 <_sbrk+0x30>)
  4013f6:	4291      	cmp	r1, r2
  4013f8:	db08      	blt.n	40140c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4013fa:	4610      	mov	r0, r2
  4013fc:	4a05      	ldr	r2, [pc, #20]	; (401414 <_sbrk+0x2c>)
  4013fe:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401400:	4618      	mov	r0, r3
  401402:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401404:	4a05      	ldr	r2, [pc, #20]	; (40141c <_sbrk+0x34>)
  401406:	4b03      	ldr	r3, [pc, #12]	; (401414 <_sbrk+0x2c>)
  401408:	601a      	str	r2, [r3, #0]
  40140a:	e7f0      	b.n	4013ee <_sbrk+0x6>
		return (caddr_t) -1;	
  40140c:	f04f 30ff 	mov.w	r0, #4294967295
}
  401410:	4770      	bx	lr
  401412:	bf00      	nop
  401414:	20000cc0 	.word	0x20000cc0
  401418:	20027ffc 	.word	0x20027ffc
  40141c:	20003d40 	.word	0x20003d40

00401420 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401420:	f04f 30ff 	mov.w	r0, #4294967295
  401424:	4770      	bx	lr

00401426 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401426:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40142a:	604b      	str	r3, [r1, #4]

	return 0;
}
  40142c:	2000      	movs	r0, #0
  40142e:	4770      	bx	lr

00401430 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401430:	2000      	movs	r0, #0
  401432:	4770      	bx	lr

00401434 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401434:	b5f0      	push	{r4, r5, r6, r7, lr}
  401436:	b083      	sub	sp, #12
  401438:	4605      	mov	r5, r0
  40143a:	460c      	mov	r4, r1
	uint32_t val = 0;
  40143c:	2300      	movs	r3, #0
  40143e:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401440:	4b18      	ldr	r3, [pc, #96]	; (4014a4 <usart_serial_getchar+0x70>)
  401442:	4298      	cmp	r0, r3
  401444:	d00a      	beq.n	40145c <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401446:	4b18      	ldr	r3, [pc, #96]	; (4014a8 <usart_serial_getchar+0x74>)
  401448:	4298      	cmp	r0, r3
  40144a:	d00f      	beq.n	40146c <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40144c:	4b17      	ldr	r3, [pc, #92]	; (4014ac <usart_serial_getchar+0x78>)
  40144e:	4298      	cmp	r0, r3
  401450:	d014      	beq.n	40147c <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401452:	4b17      	ldr	r3, [pc, #92]	; (4014b0 <usart_serial_getchar+0x7c>)
  401454:	429d      	cmp	r5, r3
  401456:	d01b      	beq.n	401490 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401458:	b003      	add	sp, #12
  40145a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  40145c:	461f      	mov	r7, r3
  40145e:	4e15      	ldr	r6, [pc, #84]	; (4014b4 <usart_serial_getchar+0x80>)
  401460:	4621      	mov	r1, r4
  401462:	4638      	mov	r0, r7
  401464:	47b0      	blx	r6
  401466:	2800      	cmp	r0, #0
  401468:	d1fa      	bne.n	401460 <usart_serial_getchar+0x2c>
  40146a:	e7f2      	b.n	401452 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  40146c:	461e      	mov	r6, r3
  40146e:	4d11      	ldr	r5, [pc, #68]	; (4014b4 <usart_serial_getchar+0x80>)
  401470:	4621      	mov	r1, r4
  401472:	4630      	mov	r0, r6
  401474:	47a8      	blx	r5
  401476:	2800      	cmp	r0, #0
  401478:	d1fa      	bne.n	401470 <usart_serial_getchar+0x3c>
  40147a:	e7ed      	b.n	401458 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  40147c:	461e      	mov	r6, r3
  40147e:	4d0e      	ldr	r5, [pc, #56]	; (4014b8 <usart_serial_getchar+0x84>)
  401480:	a901      	add	r1, sp, #4
  401482:	4630      	mov	r0, r6
  401484:	47a8      	blx	r5
  401486:	2800      	cmp	r0, #0
  401488:	d1fa      	bne.n	401480 <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  40148a:	9b01      	ldr	r3, [sp, #4]
  40148c:	7023      	strb	r3, [r4, #0]
  40148e:	e7e3      	b.n	401458 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  401490:	461e      	mov	r6, r3
  401492:	4d09      	ldr	r5, [pc, #36]	; (4014b8 <usart_serial_getchar+0x84>)
  401494:	a901      	add	r1, sp, #4
  401496:	4630      	mov	r0, r6
  401498:	47a8      	blx	r5
  40149a:	2800      	cmp	r0, #0
  40149c:	d1fa      	bne.n	401494 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  40149e:	9b01      	ldr	r3, [sp, #4]
  4014a0:	7023      	strb	r3, [r4, #0]
}
  4014a2:	e7d9      	b.n	401458 <usart_serial_getchar+0x24>
  4014a4:	400e0600 	.word	0x400e0600
  4014a8:	400e0800 	.word	0x400e0800
  4014ac:	40024000 	.word	0x40024000
  4014b0:	40028000 	.word	0x40028000
  4014b4:	00400255 	.word	0x00400255
  4014b8:	004001d9 	.word	0x004001d9

004014bc <usart_serial_putchar>:
{
  4014bc:	b570      	push	{r4, r5, r6, lr}
  4014be:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4014c0:	4b18      	ldr	r3, [pc, #96]	; (401524 <usart_serial_putchar+0x68>)
  4014c2:	4298      	cmp	r0, r3
  4014c4:	d00a      	beq.n	4014dc <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  4014c6:	4b18      	ldr	r3, [pc, #96]	; (401528 <usart_serial_putchar+0x6c>)
  4014c8:	4298      	cmp	r0, r3
  4014ca:	d010      	beq.n	4014ee <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  4014cc:	4b17      	ldr	r3, [pc, #92]	; (40152c <usart_serial_putchar+0x70>)
  4014ce:	4298      	cmp	r0, r3
  4014d0:	d016      	beq.n	401500 <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  4014d2:	4b17      	ldr	r3, [pc, #92]	; (401530 <usart_serial_putchar+0x74>)
  4014d4:	4298      	cmp	r0, r3
  4014d6:	d01c      	beq.n	401512 <usart_serial_putchar+0x56>
	return 0;
  4014d8:	2000      	movs	r0, #0
}
  4014da:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4014dc:	461e      	mov	r6, r3
  4014de:	4d15      	ldr	r5, [pc, #84]	; (401534 <usart_serial_putchar+0x78>)
  4014e0:	4621      	mov	r1, r4
  4014e2:	4630      	mov	r0, r6
  4014e4:	47a8      	blx	r5
  4014e6:	2800      	cmp	r0, #0
  4014e8:	d1fa      	bne.n	4014e0 <usart_serial_putchar+0x24>
		return 1;
  4014ea:	2001      	movs	r0, #1
  4014ec:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4014ee:	461e      	mov	r6, r3
  4014f0:	4d10      	ldr	r5, [pc, #64]	; (401534 <usart_serial_putchar+0x78>)
  4014f2:	4621      	mov	r1, r4
  4014f4:	4630      	mov	r0, r6
  4014f6:	47a8      	blx	r5
  4014f8:	2800      	cmp	r0, #0
  4014fa:	d1fa      	bne.n	4014f2 <usart_serial_putchar+0x36>
		return 1;
  4014fc:	2001      	movs	r0, #1
  4014fe:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401500:	461e      	mov	r6, r3
  401502:	4d0d      	ldr	r5, [pc, #52]	; (401538 <usart_serial_putchar+0x7c>)
  401504:	4621      	mov	r1, r4
  401506:	4630      	mov	r0, r6
  401508:	47a8      	blx	r5
  40150a:	2800      	cmp	r0, #0
  40150c:	d1fa      	bne.n	401504 <usart_serial_putchar+0x48>
		return 1;
  40150e:	2001      	movs	r0, #1
  401510:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401512:	461e      	mov	r6, r3
  401514:	4d08      	ldr	r5, [pc, #32]	; (401538 <usart_serial_putchar+0x7c>)
  401516:	4621      	mov	r1, r4
  401518:	4630      	mov	r0, r6
  40151a:	47a8      	blx	r5
  40151c:	2800      	cmp	r0, #0
  40151e:	d1fa      	bne.n	401516 <usart_serial_putchar+0x5a>
		return 1;
  401520:	2001      	movs	r0, #1
  401522:	bd70      	pop	{r4, r5, r6, pc}
  401524:	400e0600 	.word	0x400e0600
  401528:	400e0800 	.word	0x400e0800
  40152c:	40024000 	.word	0x40024000
  401530:	40028000 	.word	0x40028000
  401534:	00400245 	.word	0x00400245
  401538:	004001c5 	.word	0x004001c5

0040153c <configure_lcd>:
#define LED_VERMEIO IOPORT_CREATE_PIN(PIOC, 20)
#define UMIDADE IOPORT_CREATE_PIN(PIOA, 16)
#define FUMACA IOPORT_CREATE_PIN(PIOA, 18)

void configure_lcd()
{
  40153c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	//para pegar as anotaes dessa inicializao, v no "Exemplo-Bot-ADC"
	pmc_enable_periph_clk(ID_SMC);
  401540:	200a      	movs	r0, #10
  401542:	4b1e      	ldr	r3, [pc, #120]	; (4015bc <configure_lcd+0x80>)
  401544:	4798      	blx	r3
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  401546:	4c1e      	ldr	r4, [pc, #120]	; (4015c0 <configure_lcd+0x84>)
  401548:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  40154c:	2101      	movs	r1, #1
  40154e:	4620      	mov	r0, r4
  401550:	4b1c      	ldr	r3, [pc, #112]	; (4015c4 <configure_lcd+0x88>)
  401552:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  401554:	4a1c      	ldr	r2, [pc, #112]	; (4015c8 <configure_lcd+0x8c>)
  401556:	2101      	movs	r1, #1
  401558:	4620      	mov	r0, r4
  40155a:	4b1c      	ldr	r3, [pc, #112]	; (4015cc <configure_lcd+0x90>)
  40155c:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  40155e:	4a1c      	ldr	r2, [pc, #112]	; (4015d0 <configure_lcd+0x94>)
  401560:	2101      	movs	r1, #1
  401562:	4620      	mov	r0, r4
  401564:	4b1b      	ldr	r3, [pc, #108]	; (4015d4 <configure_lcd+0x98>)
  401566:	4798      	blx	r3
	| SMC_CYCLE_NRD_CYCLE(22));
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  401568:	2203      	movs	r2, #3
  40156a:	2101      	movs	r1, #1
  40156c:	4620      	mov	r0, r4
  40156e:	4b1a      	ldr	r3, [pc, #104]	; (4015d8 <configure_lcd+0x9c>)
  401570:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  401572:	4d1a      	ldr	r5, [pc, #104]	; (4015dc <configure_lcd+0xa0>)
  401574:	26f0      	movs	r6, #240	; 0xf0
  401576:	602e      	str	r6, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  401578:	f44f 77a0 	mov.w	r7, #320	; 0x140
  40157c:	606f      	str	r7, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  40157e:	2400      	movs	r4, #0
  401580:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  401582:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  401586:	f8c5 800c 	str.w	r8, [r5, #12]
	aat31xx_disable_backlight();
  40158a:	4b15      	ldr	r3, [pc, #84]	; (4015e0 <configure_lcd+0xa4>)
  40158c:	4798      	blx	r3
	ili93xx_init(&g_ili93xx_display_opt);
  40158e:	4628      	mov	r0, r5
  401590:	4b14      	ldr	r3, [pc, #80]	; (4015e4 <configure_lcd+0xa8>)
  401592:	4798      	blx	r3
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401594:	2008      	movs	r0, #8
  401596:	4b14      	ldr	r3, [pc, #80]	; (4015e8 <configure_lcd+0xac>)
  401598:	4798      	blx	r3
	ili93xx_set_foreground_color(COLOR_WHITE);
  40159a:	4640      	mov	r0, r8
  40159c:	4b13      	ldr	r3, [pc, #76]	; (4015ec <configure_lcd+0xb0>)
  40159e:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  4015a0:	463b      	mov	r3, r7
  4015a2:	4632      	mov	r2, r6
  4015a4:	4621      	mov	r1, r4
  4015a6:	4620      	mov	r0, r4
  4015a8:	4d11      	ldr	r5, [pc, #68]	; (4015f0 <configure_lcd+0xb4>)
  4015aa:	47a8      	blx	r5
	ILI93XX_LCD_HEIGHT);
	ili93xx_display_on();
  4015ac:	4b11      	ldr	r3, [pc, #68]	; (4015f4 <configure_lcd+0xb8>)
  4015ae:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  4015b0:	4621      	mov	r1, r4
  4015b2:	4620      	mov	r0, r4
  4015b4:	4b10      	ldr	r3, [pc, #64]	; (4015f8 <configure_lcd+0xbc>)
  4015b6:	4798      	blx	r3
  4015b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4015bc:	00401141 	.word	0x00401141
  4015c0:	400e0000 	.word	0x400e0000
  4015c4:	004001f1 	.word	0x004001f1
  4015c8:	0a0a0404 	.word	0x0a0a0404
  4015cc:	004001f7 	.word	0x004001f7
  4015d0:	0016000a 	.word	0x0016000a
  4015d4:	004001ff 	.word	0x004001ff
  4015d8:	00400207 	.word	0x00400207
  4015dc:	20000d08 	.word	0x20000d08
  4015e0:	00400ae5 	.word	0x00400ae5
  4015e4:	0040058d 	.word	0x0040058d
  4015e8:	00400a89 	.word	0x00400a89
  4015ec:	004004a5 	.word	0x004004a5
  4015f0:	004008ed 	.word	0x004008ed
  4015f4:	00400471 	.word	0x00400471
  4015f8:	00400565 	.word	0x00400565

004015fc <inicializacao_UART>:
	ili93xx_draw_filled_rectangle(0, 0, 200, 200);
	ili93xx_set_foreground_color(COLOR_BLACK);
	ili93xx_draw_string(20, 20, (uint8_t*) palavra);
}

void inicializacao_UART (){
  4015fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401600:	b084      	sub	sp, #16
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401602:	f8df 808c 	ldr.w	r8, [pc, #140]	; 401690 <inicializacao_UART+0x94>
  401606:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  40160a:	4c16      	ldr	r4, [pc, #88]	; (401664 <inicializacao_UART+0x68>)
  40160c:	6823      	ldr	r3, [r4, #0]
  40160e:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  401610:	68a3      	ldr	r3, [r4, #8]
  401612:	9303      	str	r3, [sp, #12]
  401614:	2008      	movs	r0, #8
  401616:	4f14      	ldr	r7, [pc, #80]	; (401668 <inicializacao_UART+0x6c>)
  401618:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  40161a:	4d14      	ldr	r5, [pc, #80]	; (40166c <inicializacao_UART+0x70>)
  40161c:	a901      	add	r1, sp, #4
  40161e:	4628      	mov	r0, r5
  401620:	4e13      	ldr	r6, [pc, #76]	; (401670 <inicializacao_UART+0x74>)
  401622:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401624:	4b13      	ldr	r3, [pc, #76]	; (401674 <inicializacao_UART+0x78>)
  401626:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401628:	4a13      	ldr	r2, [pc, #76]	; (401678 <inicializacao_UART+0x7c>)
  40162a:	4b14      	ldr	r3, [pc, #80]	; (40167c <inicializacao_UART+0x80>)
  40162c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40162e:	4a14      	ldr	r2, [pc, #80]	; (401680 <inicializacao_UART+0x84>)
  401630:	4b14      	ldr	r3, [pc, #80]	; (401684 <inicializacao_UART+0x88>)
  401632:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401634:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  401638:	6823      	ldr	r3, [r4, #0]
  40163a:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  40163c:	68a3      	ldr	r3, [r4, #8]
  40163e:	9303      	str	r3, [sp, #12]
  401640:	2008      	movs	r0, #8
  401642:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  401644:	a901      	add	r1, sp, #4
  401646:	4628      	mov	r0, r5
  401648:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40164a:	4d0f      	ldr	r5, [pc, #60]	; (401688 <inicializacao_UART+0x8c>)
  40164c:	682b      	ldr	r3, [r5, #0]
  40164e:	2100      	movs	r1, #0
  401650:	6898      	ldr	r0, [r3, #8]
  401652:	4c0e      	ldr	r4, [pc, #56]	; (40168c <inicializacao_UART+0x90>)
  401654:	47a0      	blx	r4
	setbuf(stdin, NULL);
  401656:	682b      	ldr	r3, [r5, #0]
  401658:	2100      	movs	r1, #0
  40165a:	6858      	ldr	r0, [r3, #4]
  40165c:	47a0      	blx	r4
		.paritytype = CONF_UART_PARITY,
		.stopbits = CONF_UART_STOP_BITS
	};
	usart_serial_init(CONF_UART, &usart_options);
	stdio_serial_init((Usart *)CONF_UART, &usart_options);
}
  40165e:	b004      	add	sp, #16
  401660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401664:	20000018 	.word	0x20000018
  401668:	00401141 	.word	0x00401141
  40166c:	400e0600 	.word	0x400e0600
  401670:	0040020f 	.word	0x0040020f
  401674:	20000d00 	.word	0x20000d00
  401678:	004014bd 	.word	0x004014bd
  40167c:	20000cfc 	.word	0x20000cfc
  401680:	00401435 	.word	0x00401435
  401684:	20000cf8 	.word	0x20000cf8
  401688:	20000028 	.word	0x20000028
  40168c:	004018e1 	.word	0x004018e1
  401690:	07270e00 	.word	0x07270e00

00401694 <main>:

int main (void)
{
  401694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	sysclk_init();
  401696:	4b4b      	ldr	r3, [pc, #300]	; (4017c4 <main+0x130>)
  401698:	4798      	blx	r3
	board_init();
  40169a:	4b4b      	ldr	r3, [pc, #300]	; (4017c8 <main+0x134>)
  40169c:	4798      	blx	r3
	configure_lcd();
  40169e:	4b4b      	ldr	r3, [pc, #300]	; (4017cc <main+0x138>)
  4016a0:	4798      	blx	r3
  4016a2:	200b      	movs	r0, #11
  4016a4:	4c4a      	ldr	r4, [pc, #296]	; (4017d0 <main+0x13c>)
  4016a6:	47a0      	blx	r4
  4016a8:	200c      	movs	r0, #12
  4016aa:	47a0      	blx	r4
  4016ac:	200d      	movs	r0, #13
  4016ae:	47a0      	blx	r4
	ioport_init();
	inicializacao_UART();
  4016b0:	4b48      	ldr	r3, [pc, #288]	; (4017d4 <main+0x140>)
  4016b2:	4798      	blx	r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4016b4:	4b48      	ldr	r3, [pc, #288]	; (4017d8 <main+0x144>)
  4016b6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4016ba:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4016bc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4016c0:	635a      	str	r2, [r3, #52]	; 0x34
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4016c2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  4016c6:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4016c8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4016cc:	635a      	str	r2, [r3, #52]	; 0x34
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4016ce:	4943      	ldr	r1, [pc, #268]	; (4017dc <main+0x148>)
  4016d0:	610a      	str	r2, [r1, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4016d2:	f8c1 20a0 	str.w	r2, [r1, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4016d6:	630a      	str	r2, [r1, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4016d8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4016dc:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4016de:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4016e2:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4016e4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4016e8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4016ea:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4016ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4016f0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4016f2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  4016f6:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4016f8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4016fa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  4016fe:	675a      	str	r2, [r3, #116]	; 0x74
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401700:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  401704:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401706:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40170a:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40170c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401710:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401712:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401714:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401718:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40171a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
  40171e:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401720:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401722:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
  401726:	675a      	str	r2, [r3, #116]	; 0x74
	ioport_set_pin_dir(UMIDADE, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(UMIDADE, IOPORT_MODE_PULLUP);
	ioport_set_pin_dir(FUMACA, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(FUMACA, IOPORT_MODE_PULLUP);
	
	int i = 0;
  401728:	2500      	movs	r5, #0
	
	while(1){
		
		//mostra que esta carregando na tela
		ili93xx_set_foreground_color(COLOR_WHITE);
  40172a:	4e2d      	ldr	r6, [pc, #180]	; (4017e0 <main+0x14c>)
		ili93xx_draw_filled_rectangle(170, 170, 230, 230);
  40172c:	4f2d      	ldr	r7, [pc, #180]	; (4017e4 <main+0x150>)
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  40172e:	461c      	mov	r4, r3
  401730:	e019      	b.n	401766 <main+0xd2>
		ili93xx_set_foreground_color(COLOR_BLACK);
		switch(i){
			case 0:
			ili93xx_draw_line(200, 180, 200, 220);
  401732:	23dc      	movs	r3, #220	; 0xdc
  401734:	22c8      	movs	r2, #200	; 0xc8
  401736:	21b4      	movs	r1, #180	; 0xb4
  401738:	4610      	mov	r0, r2
  40173a:	4d2b      	ldr	r5, [pc, #172]	; (4017e8 <main+0x154>)
  40173c:	47a8      	blx	r5
			i += 1;
  40173e:	2501      	movs	r5, #1
			case 3:
			ili93xx_draw_line(215, 215, 185, 185);
			i = 0;
			break;
		}
		delay_ms(100);
  401740:	482a      	ldr	r0, [pc, #168]	; (4017ec <main+0x158>)
  401742:	4b2b      	ldr	r3, [pc, #172]	; (4017f0 <main+0x15c>)
  401744:	4798      	blx	r3
  401746:	6be3      	ldr	r3, [r4, #60]	; 0x3c
		
		//quando estiver umido, vai acender o led azul
		if (!ioport_get_pin_level(UMIDADE)){
  401748:	f413 3f80 	tst.w	r3, #65536	; 0x10000
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40174c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401750:	bf0c      	ite	eq
  401752:	6363      	streq	r3, [r4, #52]	; 0x34
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401754:	6323      	strne	r3, [r4, #48]	; 0x30
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  401756:	6be3      	ldr	r3, [r4, #60]	; 0x3c
			ioport_set_pin_level(LED_AZUL, 0);
		}else{
			ioport_set_pin_level(LED_AZUL, 1);
		}
		
		if (ioport_get_pin_level(FUMACA)){
  401758:	f413 2f80 	tst.w	r3, #262144	; 0x40000
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40175c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401760:	bf14      	ite	ne
  401762:	6363      	strne	r3, [r4, #52]	; 0x34
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401764:	6323      	streq	r3, [r4, #48]	; 0x30
		ili93xx_set_foreground_color(COLOR_WHITE);
  401766:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40176a:	47b0      	blx	r6
		ili93xx_draw_filled_rectangle(170, 170, 230, 230);
  40176c:	23e6      	movs	r3, #230	; 0xe6
  40176e:	461a      	mov	r2, r3
  401770:	21aa      	movs	r1, #170	; 0xaa
  401772:	4608      	mov	r0, r1
  401774:	47b8      	blx	r7
		ili93xx_set_foreground_color(COLOR_BLACK);
  401776:	2000      	movs	r0, #0
  401778:	47b0      	blx	r6
		switch(i){
  40177a:	2d03      	cmp	r5, #3
  40177c:	d8e0      	bhi.n	401740 <main+0xac>
  40177e:	a301      	add	r3, pc, #4	; (adr r3, 401784 <main+0xf0>)
  401780:	f853 f025 	ldr.w	pc, [r3, r5, lsl #2]
  401784:	00401733 	.word	0x00401733
  401788:	00401795 	.word	0x00401795
  40178c:	004017a5 	.word	0x004017a5
  401790:	004017b5 	.word	0x004017b5
			ili93xx_draw_line(215, 185, 185, 215);
  401794:	23d7      	movs	r3, #215	; 0xd7
  401796:	22b9      	movs	r2, #185	; 0xb9
  401798:	4611      	mov	r1, r2
  40179a:	4618      	mov	r0, r3
  40179c:	4d12      	ldr	r5, [pc, #72]	; (4017e8 <main+0x154>)
  40179e:	47a8      	blx	r5
			i += 1;
  4017a0:	2502      	movs	r5, #2
			break;
  4017a2:	e7cd      	b.n	401740 <main+0xac>
			ili93xx_draw_line(220, 200, 180, 200);
  4017a4:	23c8      	movs	r3, #200	; 0xc8
  4017a6:	22b4      	movs	r2, #180	; 0xb4
  4017a8:	4619      	mov	r1, r3
  4017aa:	20dc      	movs	r0, #220	; 0xdc
  4017ac:	4d0e      	ldr	r5, [pc, #56]	; (4017e8 <main+0x154>)
  4017ae:	47a8      	blx	r5
			i += 1;
  4017b0:	2503      	movs	r5, #3
			break;
  4017b2:	e7c5      	b.n	401740 <main+0xac>
			ili93xx_draw_line(215, 215, 185, 185);
  4017b4:	23b9      	movs	r3, #185	; 0xb9
  4017b6:	461a      	mov	r2, r3
  4017b8:	21d7      	movs	r1, #215	; 0xd7
  4017ba:	4608      	mov	r0, r1
  4017bc:	4d0a      	ldr	r5, [pc, #40]	; (4017e8 <main+0x154>)
  4017be:	47a8      	blx	r5
			i = 0;
  4017c0:	2500      	movs	r5, #0
			break;
  4017c2:	e7bd      	b.n	401740 <main+0xac>
  4017c4:	00400b09 	.word	0x00400b09
  4017c8:	00400b6d 	.word	0x00400b6d
  4017cc:	0040153d 	.word	0x0040153d
  4017d0:	00401141 	.word	0x00401141
  4017d4:	004015fd 	.word	0x004015fd
  4017d8:	400e0e00 	.word	0x400e0e00
  4017dc:	400e1200 	.word	0x400e1200
  4017e0:	004004a5 	.word	0x004004a5
  4017e4:	004008ed 	.word	0x004008ed
  4017e8:	004009b5 	.word	0x004009b5
  4017ec:	000d1437 	.word	0x000d1437
  4017f0:	20000001 	.word	0x20000001

004017f4 <__libc_init_array>:
  4017f4:	b570      	push	{r4, r5, r6, lr}
  4017f6:	4e0f      	ldr	r6, [pc, #60]	; (401834 <__libc_init_array+0x40>)
  4017f8:	4d0f      	ldr	r5, [pc, #60]	; (401838 <__libc_init_array+0x44>)
  4017fa:	1b76      	subs	r6, r6, r5
  4017fc:	10b6      	asrs	r6, r6, #2
  4017fe:	bf18      	it	ne
  401800:	2400      	movne	r4, #0
  401802:	d005      	beq.n	401810 <__libc_init_array+0x1c>
  401804:	3401      	adds	r4, #1
  401806:	f855 3b04 	ldr.w	r3, [r5], #4
  40180a:	4798      	blx	r3
  40180c:	42a6      	cmp	r6, r4
  40180e:	d1f9      	bne.n	401804 <__libc_init_array+0x10>
  401810:	4e0a      	ldr	r6, [pc, #40]	; (40183c <__libc_init_array+0x48>)
  401812:	4d0b      	ldr	r5, [pc, #44]	; (401840 <__libc_init_array+0x4c>)
  401814:	1b76      	subs	r6, r6, r5
  401816:	f001 f86b 	bl	4028f0 <_init>
  40181a:	10b6      	asrs	r6, r6, #2
  40181c:	bf18      	it	ne
  40181e:	2400      	movne	r4, #0
  401820:	d006      	beq.n	401830 <__libc_init_array+0x3c>
  401822:	3401      	adds	r4, #1
  401824:	f855 3b04 	ldr.w	r3, [r5], #4
  401828:	4798      	blx	r3
  40182a:	42a6      	cmp	r6, r4
  40182c:	d1f9      	bne.n	401822 <__libc_init_array+0x2e>
  40182e:	bd70      	pop	{r4, r5, r6, pc}
  401830:	bd70      	pop	{r4, r5, r6, pc}
  401832:	bf00      	nop
  401834:	004028fc 	.word	0x004028fc
  401838:	004028fc 	.word	0x004028fc
  40183c:	00402904 	.word	0x00402904
  401840:	004028fc 	.word	0x004028fc

00401844 <memset>:
  401844:	b470      	push	{r4, r5, r6}
  401846:	0786      	lsls	r6, r0, #30
  401848:	d046      	beq.n	4018d8 <memset+0x94>
  40184a:	1e54      	subs	r4, r2, #1
  40184c:	2a00      	cmp	r2, #0
  40184e:	d041      	beq.n	4018d4 <memset+0x90>
  401850:	b2ca      	uxtb	r2, r1
  401852:	4603      	mov	r3, r0
  401854:	e002      	b.n	40185c <memset+0x18>
  401856:	f114 34ff 	adds.w	r4, r4, #4294967295
  40185a:	d33b      	bcc.n	4018d4 <memset+0x90>
  40185c:	f803 2b01 	strb.w	r2, [r3], #1
  401860:	079d      	lsls	r5, r3, #30
  401862:	d1f8      	bne.n	401856 <memset+0x12>
  401864:	2c03      	cmp	r4, #3
  401866:	d92e      	bls.n	4018c6 <memset+0x82>
  401868:	b2cd      	uxtb	r5, r1
  40186a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40186e:	2c0f      	cmp	r4, #15
  401870:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401874:	d919      	bls.n	4018aa <memset+0x66>
  401876:	f103 0210 	add.w	r2, r3, #16
  40187a:	4626      	mov	r6, r4
  40187c:	3e10      	subs	r6, #16
  40187e:	2e0f      	cmp	r6, #15
  401880:	f842 5c10 	str.w	r5, [r2, #-16]
  401884:	f842 5c0c 	str.w	r5, [r2, #-12]
  401888:	f842 5c08 	str.w	r5, [r2, #-8]
  40188c:	f842 5c04 	str.w	r5, [r2, #-4]
  401890:	f102 0210 	add.w	r2, r2, #16
  401894:	d8f2      	bhi.n	40187c <memset+0x38>
  401896:	f1a4 0210 	sub.w	r2, r4, #16
  40189a:	f022 020f 	bic.w	r2, r2, #15
  40189e:	f004 040f 	and.w	r4, r4, #15
  4018a2:	3210      	adds	r2, #16
  4018a4:	2c03      	cmp	r4, #3
  4018a6:	4413      	add	r3, r2
  4018a8:	d90d      	bls.n	4018c6 <memset+0x82>
  4018aa:	461e      	mov	r6, r3
  4018ac:	4622      	mov	r2, r4
  4018ae:	3a04      	subs	r2, #4
  4018b0:	2a03      	cmp	r2, #3
  4018b2:	f846 5b04 	str.w	r5, [r6], #4
  4018b6:	d8fa      	bhi.n	4018ae <memset+0x6a>
  4018b8:	1f22      	subs	r2, r4, #4
  4018ba:	f022 0203 	bic.w	r2, r2, #3
  4018be:	3204      	adds	r2, #4
  4018c0:	4413      	add	r3, r2
  4018c2:	f004 0403 	and.w	r4, r4, #3
  4018c6:	b12c      	cbz	r4, 4018d4 <memset+0x90>
  4018c8:	b2c9      	uxtb	r1, r1
  4018ca:	441c      	add	r4, r3
  4018cc:	f803 1b01 	strb.w	r1, [r3], #1
  4018d0:	429c      	cmp	r4, r3
  4018d2:	d1fb      	bne.n	4018cc <memset+0x88>
  4018d4:	bc70      	pop	{r4, r5, r6}
  4018d6:	4770      	bx	lr
  4018d8:	4614      	mov	r4, r2
  4018da:	4603      	mov	r3, r0
  4018dc:	e7c2      	b.n	401864 <memset+0x20>
  4018de:	bf00      	nop

004018e0 <setbuf>:
  4018e0:	2900      	cmp	r1, #0
  4018e2:	bf0c      	ite	eq
  4018e4:	2202      	moveq	r2, #2
  4018e6:	2200      	movne	r2, #0
  4018e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4018ec:	f000 b800 	b.w	4018f0 <setvbuf>

004018f0 <setvbuf>:
  4018f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4018f4:	4c61      	ldr	r4, [pc, #388]	; (401a7c <setvbuf+0x18c>)
  4018f6:	6825      	ldr	r5, [r4, #0]
  4018f8:	b083      	sub	sp, #12
  4018fa:	4604      	mov	r4, r0
  4018fc:	460f      	mov	r7, r1
  4018fe:	4690      	mov	r8, r2
  401900:	461e      	mov	r6, r3
  401902:	b115      	cbz	r5, 40190a <setvbuf+0x1a>
  401904:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401906:	2b00      	cmp	r3, #0
  401908:	d064      	beq.n	4019d4 <setvbuf+0xe4>
  40190a:	f1b8 0f02 	cmp.w	r8, #2
  40190e:	d006      	beq.n	40191e <setvbuf+0x2e>
  401910:	f1b8 0f01 	cmp.w	r8, #1
  401914:	f200 809f 	bhi.w	401a56 <setvbuf+0x166>
  401918:	2e00      	cmp	r6, #0
  40191a:	f2c0 809c 	blt.w	401a56 <setvbuf+0x166>
  40191e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401920:	07d8      	lsls	r0, r3, #31
  401922:	d534      	bpl.n	40198e <setvbuf+0x9e>
  401924:	4621      	mov	r1, r4
  401926:	4628      	mov	r0, r5
  401928:	f000 f95a 	bl	401be0 <_fflush_r>
  40192c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40192e:	b141      	cbz	r1, 401942 <setvbuf+0x52>
  401930:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401934:	4299      	cmp	r1, r3
  401936:	d002      	beq.n	40193e <setvbuf+0x4e>
  401938:	4628      	mov	r0, r5
  40193a:	f000 fa4b 	bl	401dd4 <_free_r>
  40193e:	2300      	movs	r3, #0
  401940:	6323      	str	r3, [r4, #48]	; 0x30
  401942:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401946:	2200      	movs	r2, #0
  401948:	61a2      	str	r2, [r4, #24]
  40194a:	6062      	str	r2, [r4, #4]
  40194c:	061a      	lsls	r2, r3, #24
  40194e:	d43a      	bmi.n	4019c6 <setvbuf+0xd6>
  401950:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401954:	f023 0303 	bic.w	r3, r3, #3
  401958:	f1b8 0f02 	cmp.w	r8, #2
  40195c:	81a3      	strh	r3, [r4, #12]
  40195e:	d01d      	beq.n	40199c <setvbuf+0xac>
  401960:	ab01      	add	r3, sp, #4
  401962:	466a      	mov	r2, sp
  401964:	4621      	mov	r1, r4
  401966:	4628      	mov	r0, r5
  401968:	f000 fb4c 	bl	402004 <__swhatbuf_r>
  40196c:	89a3      	ldrh	r3, [r4, #12]
  40196e:	4318      	orrs	r0, r3
  401970:	81a0      	strh	r0, [r4, #12]
  401972:	2e00      	cmp	r6, #0
  401974:	d132      	bne.n	4019dc <setvbuf+0xec>
  401976:	9e00      	ldr	r6, [sp, #0]
  401978:	4630      	mov	r0, r6
  40197a:	f000 fb71 	bl	402060 <malloc>
  40197e:	4607      	mov	r7, r0
  401980:	2800      	cmp	r0, #0
  401982:	d06b      	beq.n	401a5c <setvbuf+0x16c>
  401984:	89a3      	ldrh	r3, [r4, #12]
  401986:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40198a:	81a3      	strh	r3, [r4, #12]
  40198c:	e028      	b.n	4019e0 <setvbuf+0xf0>
  40198e:	89a3      	ldrh	r3, [r4, #12]
  401990:	0599      	lsls	r1, r3, #22
  401992:	d4c7      	bmi.n	401924 <setvbuf+0x34>
  401994:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401996:	f000 fb31 	bl	401ffc <__retarget_lock_acquire_recursive>
  40199a:	e7c3      	b.n	401924 <setvbuf+0x34>
  40199c:	2500      	movs	r5, #0
  40199e:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4019a0:	2600      	movs	r6, #0
  4019a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4019a6:	f043 0302 	orr.w	r3, r3, #2
  4019aa:	2001      	movs	r0, #1
  4019ac:	60a6      	str	r6, [r4, #8]
  4019ae:	07ce      	lsls	r6, r1, #31
  4019b0:	81a3      	strh	r3, [r4, #12]
  4019b2:	6022      	str	r2, [r4, #0]
  4019b4:	6122      	str	r2, [r4, #16]
  4019b6:	6160      	str	r0, [r4, #20]
  4019b8:	d401      	bmi.n	4019be <setvbuf+0xce>
  4019ba:	0598      	lsls	r0, r3, #22
  4019bc:	d53e      	bpl.n	401a3c <setvbuf+0x14c>
  4019be:	4628      	mov	r0, r5
  4019c0:	b003      	add	sp, #12
  4019c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4019c6:	6921      	ldr	r1, [r4, #16]
  4019c8:	4628      	mov	r0, r5
  4019ca:	f000 fa03 	bl	401dd4 <_free_r>
  4019ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4019d2:	e7bd      	b.n	401950 <setvbuf+0x60>
  4019d4:	4628      	mov	r0, r5
  4019d6:	f000 f95b 	bl	401c90 <__sinit>
  4019da:	e796      	b.n	40190a <setvbuf+0x1a>
  4019dc:	2f00      	cmp	r7, #0
  4019de:	d0cb      	beq.n	401978 <setvbuf+0x88>
  4019e0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4019e2:	2b00      	cmp	r3, #0
  4019e4:	d033      	beq.n	401a4e <setvbuf+0x15e>
  4019e6:	9b00      	ldr	r3, [sp, #0]
  4019e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4019ec:	6027      	str	r7, [r4, #0]
  4019ee:	429e      	cmp	r6, r3
  4019f0:	bf1c      	itt	ne
  4019f2:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4019f6:	81a2      	strhne	r2, [r4, #12]
  4019f8:	f1b8 0f01 	cmp.w	r8, #1
  4019fc:	bf04      	itt	eq
  4019fe:	f042 0201 	orreq.w	r2, r2, #1
  401a02:	81a2      	strheq	r2, [r4, #12]
  401a04:	b292      	uxth	r2, r2
  401a06:	f012 0308 	ands.w	r3, r2, #8
  401a0a:	6127      	str	r7, [r4, #16]
  401a0c:	6166      	str	r6, [r4, #20]
  401a0e:	d00e      	beq.n	401a2e <setvbuf+0x13e>
  401a10:	07d1      	lsls	r1, r2, #31
  401a12:	d51a      	bpl.n	401a4a <setvbuf+0x15a>
  401a14:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401a16:	4276      	negs	r6, r6
  401a18:	2300      	movs	r3, #0
  401a1a:	f015 0501 	ands.w	r5, r5, #1
  401a1e:	61a6      	str	r6, [r4, #24]
  401a20:	60a3      	str	r3, [r4, #8]
  401a22:	d009      	beq.n	401a38 <setvbuf+0x148>
  401a24:	2500      	movs	r5, #0
  401a26:	4628      	mov	r0, r5
  401a28:	b003      	add	sp, #12
  401a2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401a2e:	60a3      	str	r3, [r4, #8]
  401a30:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401a32:	f015 0501 	ands.w	r5, r5, #1
  401a36:	d1f5      	bne.n	401a24 <setvbuf+0x134>
  401a38:	0593      	lsls	r3, r2, #22
  401a3a:	d4c0      	bmi.n	4019be <setvbuf+0xce>
  401a3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401a3e:	f000 fadf 	bl	402000 <__retarget_lock_release_recursive>
  401a42:	4628      	mov	r0, r5
  401a44:	b003      	add	sp, #12
  401a46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401a4a:	60a6      	str	r6, [r4, #8]
  401a4c:	e7f0      	b.n	401a30 <setvbuf+0x140>
  401a4e:	4628      	mov	r0, r5
  401a50:	f000 f91e 	bl	401c90 <__sinit>
  401a54:	e7c7      	b.n	4019e6 <setvbuf+0xf6>
  401a56:	f04f 35ff 	mov.w	r5, #4294967295
  401a5a:	e7b0      	b.n	4019be <setvbuf+0xce>
  401a5c:	f8dd 9000 	ldr.w	r9, [sp]
  401a60:	45b1      	cmp	r9, r6
  401a62:	d004      	beq.n	401a6e <setvbuf+0x17e>
  401a64:	4648      	mov	r0, r9
  401a66:	f000 fafb 	bl	402060 <malloc>
  401a6a:	4607      	mov	r7, r0
  401a6c:	b920      	cbnz	r0, 401a78 <setvbuf+0x188>
  401a6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401a72:	f04f 35ff 	mov.w	r5, #4294967295
  401a76:	e792      	b.n	40199e <setvbuf+0xae>
  401a78:	464e      	mov	r6, r9
  401a7a:	e783      	b.n	401984 <setvbuf+0x94>
  401a7c:	20000028 	.word	0x20000028

00401a80 <register_fini>:
  401a80:	4b02      	ldr	r3, [pc, #8]	; (401a8c <register_fini+0xc>)
  401a82:	b113      	cbz	r3, 401a8a <register_fini+0xa>
  401a84:	4802      	ldr	r0, [pc, #8]	; (401a90 <register_fini+0x10>)
  401a86:	f000 b805 	b.w	401a94 <atexit>
  401a8a:	4770      	bx	lr
  401a8c:	00000000 	.word	0x00000000
  401a90:	00401d01 	.word	0x00401d01

00401a94 <atexit>:
  401a94:	2300      	movs	r3, #0
  401a96:	4601      	mov	r1, r0
  401a98:	461a      	mov	r2, r3
  401a9a:	4618      	mov	r0, r3
  401a9c:	f000 be10 	b.w	4026c0 <__register_exitproc>

00401aa0 <__sflush_r>:
  401aa0:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  401aa4:	b29a      	uxth	r2, r3
  401aa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401aaa:	460d      	mov	r5, r1
  401aac:	0711      	lsls	r1, r2, #28
  401aae:	4680      	mov	r8, r0
  401ab0:	d43a      	bmi.n	401b28 <__sflush_r+0x88>
  401ab2:	686a      	ldr	r2, [r5, #4]
  401ab4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  401ab8:	2a00      	cmp	r2, #0
  401aba:	81ab      	strh	r3, [r5, #12]
  401abc:	dd6f      	ble.n	401b9e <__sflush_r+0xfe>
  401abe:	6aac      	ldr	r4, [r5, #40]	; 0x28
  401ac0:	2c00      	cmp	r4, #0
  401ac2:	d049      	beq.n	401b58 <__sflush_r+0xb8>
  401ac4:	2200      	movs	r2, #0
  401ac6:	b29b      	uxth	r3, r3
  401ac8:	f8d8 6000 	ldr.w	r6, [r8]
  401acc:	f8c8 2000 	str.w	r2, [r8]
  401ad0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  401ad4:	d067      	beq.n	401ba6 <__sflush_r+0x106>
  401ad6:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  401ad8:	075f      	lsls	r7, r3, #29
  401ada:	d505      	bpl.n	401ae8 <__sflush_r+0x48>
  401adc:	6869      	ldr	r1, [r5, #4]
  401ade:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  401ae0:	1a52      	subs	r2, r2, r1
  401ae2:	b10b      	cbz	r3, 401ae8 <__sflush_r+0x48>
  401ae4:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  401ae6:	1ad2      	subs	r2, r2, r3
  401ae8:	2300      	movs	r3, #0
  401aea:	69e9      	ldr	r1, [r5, #28]
  401aec:	4640      	mov	r0, r8
  401aee:	47a0      	blx	r4
  401af0:	1c44      	adds	r4, r0, #1
  401af2:	d03c      	beq.n	401b6e <__sflush_r+0xce>
  401af4:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  401af8:	692a      	ldr	r2, [r5, #16]
  401afa:	602a      	str	r2, [r5, #0]
  401afc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  401b00:	2200      	movs	r2, #0
  401b02:	81ab      	strh	r3, [r5, #12]
  401b04:	04db      	lsls	r3, r3, #19
  401b06:	606a      	str	r2, [r5, #4]
  401b08:	d447      	bmi.n	401b9a <__sflush_r+0xfa>
  401b0a:	6b29      	ldr	r1, [r5, #48]	; 0x30
  401b0c:	f8c8 6000 	str.w	r6, [r8]
  401b10:	b311      	cbz	r1, 401b58 <__sflush_r+0xb8>
  401b12:	f105 0340 	add.w	r3, r5, #64	; 0x40
  401b16:	4299      	cmp	r1, r3
  401b18:	d002      	beq.n	401b20 <__sflush_r+0x80>
  401b1a:	4640      	mov	r0, r8
  401b1c:	f000 f95a 	bl	401dd4 <_free_r>
  401b20:	2000      	movs	r0, #0
  401b22:	6328      	str	r0, [r5, #48]	; 0x30
  401b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401b28:	692e      	ldr	r6, [r5, #16]
  401b2a:	b1ae      	cbz	r6, 401b58 <__sflush_r+0xb8>
  401b2c:	682c      	ldr	r4, [r5, #0]
  401b2e:	602e      	str	r6, [r5, #0]
  401b30:	0791      	lsls	r1, r2, #30
  401b32:	bf0c      	ite	eq
  401b34:	696b      	ldreq	r3, [r5, #20]
  401b36:	2300      	movne	r3, #0
  401b38:	1ba4      	subs	r4, r4, r6
  401b3a:	60ab      	str	r3, [r5, #8]
  401b3c:	e00a      	b.n	401b54 <__sflush_r+0xb4>
  401b3e:	4623      	mov	r3, r4
  401b40:	4632      	mov	r2, r6
  401b42:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  401b44:	69e9      	ldr	r1, [r5, #28]
  401b46:	4640      	mov	r0, r8
  401b48:	47b8      	blx	r7
  401b4a:	2800      	cmp	r0, #0
  401b4c:	eba4 0400 	sub.w	r4, r4, r0
  401b50:	4406      	add	r6, r0
  401b52:	dd04      	ble.n	401b5e <__sflush_r+0xbe>
  401b54:	2c00      	cmp	r4, #0
  401b56:	dcf2      	bgt.n	401b3e <__sflush_r+0x9e>
  401b58:	2000      	movs	r0, #0
  401b5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401b5e:	89ab      	ldrh	r3, [r5, #12]
  401b60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401b64:	81ab      	strh	r3, [r5, #12]
  401b66:	f04f 30ff 	mov.w	r0, #4294967295
  401b6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401b6e:	f8d8 4000 	ldr.w	r4, [r8]
  401b72:	2c1d      	cmp	r4, #29
  401b74:	d8f3      	bhi.n	401b5e <__sflush_r+0xbe>
  401b76:	4b19      	ldr	r3, [pc, #100]	; (401bdc <__sflush_r+0x13c>)
  401b78:	40e3      	lsrs	r3, r4
  401b7a:	43db      	mvns	r3, r3
  401b7c:	f013 0301 	ands.w	r3, r3, #1
  401b80:	d1ed      	bne.n	401b5e <__sflush_r+0xbe>
  401b82:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  401b86:	606b      	str	r3, [r5, #4]
  401b88:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  401b8c:	6929      	ldr	r1, [r5, #16]
  401b8e:	81ab      	strh	r3, [r5, #12]
  401b90:	04da      	lsls	r2, r3, #19
  401b92:	6029      	str	r1, [r5, #0]
  401b94:	d5b9      	bpl.n	401b0a <__sflush_r+0x6a>
  401b96:	2c00      	cmp	r4, #0
  401b98:	d1b7      	bne.n	401b0a <__sflush_r+0x6a>
  401b9a:	6528      	str	r0, [r5, #80]	; 0x50
  401b9c:	e7b5      	b.n	401b0a <__sflush_r+0x6a>
  401b9e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  401ba0:	2a00      	cmp	r2, #0
  401ba2:	dc8c      	bgt.n	401abe <__sflush_r+0x1e>
  401ba4:	e7d8      	b.n	401b58 <__sflush_r+0xb8>
  401ba6:	2301      	movs	r3, #1
  401ba8:	69e9      	ldr	r1, [r5, #28]
  401baa:	4640      	mov	r0, r8
  401bac:	47a0      	blx	r4
  401bae:	1c43      	adds	r3, r0, #1
  401bb0:	4602      	mov	r2, r0
  401bb2:	d002      	beq.n	401bba <__sflush_r+0x11a>
  401bb4:	89ab      	ldrh	r3, [r5, #12]
  401bb6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  401bb8:	e78e      	b.n	401ad8 <__sflush_r+0x38>
  401bba:	f8d8 3000 	ldr.w	r3, [r8]
  401bbe:	2b00      	cmp	r3, #0
  401bc0:	d0f8      	beq.n	401bb4 <__sflush_r+0x114>
  401bc2:	2b1d      	cmp	r3, #29
  401bc4:	d001      	beq.n	401bca <__sflush_r+0x12a>
  401bc6:	2b16      	cmp	r3, #22
  401bc8:	d102      	bne.n	401bd0 <__sflush_r+0x130>
  401bca:	f8c8 6000 	str.w	r6, [r8]
  401bce:	e7c3      	b.n	401b58 <__sflush_r+0xb8>
  401bd0:	89ab      	ldrh	r3, [r5, #12]
  401bd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401bd6:	81ab      	strh	r3, [r5, #12]
  401bd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401bdc:	20400001 	.word	0x20400001

00401be0 <_fflush_r>:
  401be0:	b538      	push	{r3, r4, r5, lr}
  401be2:	460d      	mov	r5, r1
  401be4:	4604      	mov	r4, r0
  401be6:	b108      	cbz	r0, 401bec <_fflush_r+0xc>
  401be8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401bea:	b1bb      	cbz	r3, 401c1c <_fflush_r+0x3c>
  401bec:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  401bf0:	b188      	cbz	r0, 401c16 <_fflush_r+0x36>
  401bf2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  401bf4:	07db      	lsls	r3, r3, #31
  401bf6:	d401      	bmi.n	401bfc <_fflush_r+0x1c>
  401bf8:	0581      	lsls	r1, r0, #22
  401bfa:	d517      	bpl.n	401c2c <_fflush_r+0x4c>
  401bfc:	4620      	mov	r0, r4
  401bfe:	4629      	mov	r1, r5
  401c00:	f7ff ff4e 	bl	401aa0 <__sflush_r>
  401c04:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  401c06:	07da      	lsls	r2, r3, #31
  401c08:	4604      	mov	r4, r0
  401c0a:	d402      	bmi.n	401c12 <_fflush_r+0x32>
  401c0c:	89ab      	ldrh	r3, [r5, #12]
  401c0e:	059b      	lsls	r3, r3, #22
  401c10:	d507      	bpl.n	401c22 <_fflush_r+0x42>
  401c12:	4620      	mov	r0, r4
  401c14:	bd38      	pop	{r3, r4, r5, pc}
  401c16:	4604      	mov	r4, r0
  401c18:	4620      	mov	r0, r4
  401c1a:	bd38      	pop	{r3, r4, r5, pc}
  401c1c:	f000 f838 	bl	401c90 <__sinit>
  401c20:	e7e4      	b.n	401bec <_fflush_r+0xc>
  401c22:	6da8      	ldr	r0, [r5, #88]	; 0x58
  401c24:	f000 f9ec 	bl	402000 <__retarget_lock_release_recursive>
  401c28:	4620      	mov	r0, r4
  401c2a:	bd38      	pop	{r3, r4, r5, pc}
  401c2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
  401c2e:	f000 f9e5 	bl	401ffc <__retarget_lock_acquire_recursive>
  401c32:	e7e3      	b.n	401bfc <_fflush_r+0x1c>

00401c34 <_cleanup_r>:
  401c34:	4901      	ldr	r1, [pc, #4]	; (401c3c <_cleanup_r+0x8>)
  401c36:	f000 b9b3 	b.w	401fa0 <_fwalk_reent>
  401c3a:	bf00      	nop
  401c3c:	004027a9 	.word	0x004027a9

00401c40 <std.isra.0>:
  401c40:	b510      	push	{r4, lr}
  401c42:	2300      	movs	r3, #0
  401c44:	4604      	mov	r4, r0
  401c46:	8181      	strh	r1, [r0, #12]
  401c48:	81c2      	strh	r2, [r0, #14]
  401c4a:	6003      	str	r3, [r0, #0]
  401c4c:	6043      	str	r3, [r0, #4]
  401c4e:	6083      	str	r3, [r0, #8]
  401c50:	6643      	str	r3, [r0, #100]	; 0x64
  401c52:	6103      	str	r3, [r0, #16]
  401c54:	6143      	str	r3, [r0, #20]
  401c56:	6183      	str	r3, [r0, #24]
  401c58:	4619      	mov	r1, r3
  401c5a:	2208      	movs	r2, #8
  401c5c:	305c      	adds	r0, #92	; 0x5c
  401c5e:	f7ff fdf1 	bl	401844 <memset>
  401c62:	4807      	ldr	r0, [pc, #28]	; (401c80 <std.isra.0+0x40>)
  401c64:	4907      	ldr	r1, [pc, #28]	; (401c84 <std.isra.0+0x44>)
  401c66:	4a08      	ldr	r2, [pc, #32]	; (401c88 <std.isra.0+0x48>)
  401c68:	4b08      	ldr	r3, [pc, #32]	; (401c8c <std.isra.0+0x4c>)
  401c6a:	6220      	str	r0, [r4, #32]
  401c6c:	61e4      	str	r4, [r4, #28]
  401c6e:	6261      	str	r1, [r4, #36]	; 0x24
  401c70:	62a2      	str	r2, [r4, #40]	; 0x28
  401c72:	62e3      	str	r3, [r4, #44]	; 0x2c
  401c74:	f104 0058 	add.w	r0, r4, #88	; 0x58
  401c78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  401c7c:	f000 b9ba 	b.w	401ff4 <__retarget_lock_init_recursive>
  401c80:	0040260d 	.word	0x0040260d
  401c84:	00402631 	.word	0x00402631
  401c88:	0040266d 	.word	0x0040266d
  401c8c:	0040268d 	.word	0x0040268d

00401c90 <__sinit>:
  401c90:	b510      	push	{r4, lr}
  401c92:	4604      	mov	r4, r0
  401c94:	4812      	ldr	r0, [pc, #72]	; (401ce0 <__sinit+0x50>)
  401c96:	f000 f9b1 	bl	401ffc <__retarget_lock_acquire_recursive>
  401c9a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401c9c:	b9d2      	cbnz	r2, 401cd4 <__sinit+0x44>
  401c9e:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  401ca2:	4810      	ldr	r0, [pc, #64]	; (401ce4 <__sinit+0x54>)
  401ca4:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  401ca8:	2103      	movs	r1, #3
  401caa:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  401cae:	63e0      	str	r0, [r4, #60]	; 0x3c
  401cb0:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  401cb4:	6860      	ldr	r0, [r4, #4]
  401cb6:	2104      	movs	r1, #4
  401cb8:	f7ff ffc2 	bl	401c40 <std.isra.0>
  401cbc:	2201      	movs	r2, #1
  401cbe:	2109      	movs	r1, #9
  401cc0:	68a0      	ldr	r0, [r4, #8]
  401cc2:	f7ff ffbd 	bl	401c40 <std.isra.0>
  401cc6:	2202      	movs	r2, #2
  401cc8:	2112      	movs	r1, #18
  401cca:	68e0      	ldr	r0, [r4, #12]
  401ccc:	f7ff ffb8 	bl	401c40 <std.isra.0>
  401cd0:	2301      	movs	r3, #1
  401cd2:	63a3      	str	r3, [r4, #56]	; 0x38
  401cd4:	4802      	ldr	r0, [pc, #8]	; (401ce0 <__sinit+0x50>)
  401cd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  401cda:	f000 b991 	b.w	402000 <__retarget_lock_release_recursive>
  401cde:	bf00      	nop
  401ce0:	20000d24 	.word	0x20000d24
  401ce4:	00401c35 	.word	0x00401c35

00401ce8 <__sfp_lock_acquire>:
  401ce8:	4801      	ldr	r0, [pc, #4]	; (401cf0 <__sfp_lock_acquire+0x8>)
  401cea:	f000 b987 	b.w	401ffc <__retarget_lock_acquire_recursive>
  401cee:	bf00      	nop
  401cf0:	20000d38 	.word	0x20000d38

00401cf4 <__sfp_lock_release>:
  401cf4:	4801      	ldr	r0, [pc, #4]	; (401cfc <__sfp_lock_release+0x8>)
  401cf6:	f000 b983 	b.w	402000 <__retarget_lock_release_recursive>
  401cfa:	bf00      	nop
  401cfc:	20000d38 	.word	0x20000d38

00401d00 <__libc_fini_array>:
  401d00:	b538      	push	{r3, r4, r5, lr}
  401d02:	4c0a      	ldr	r4, [pc, #40]	; (401d2c <__libc_fini_array+0x2c>)
  401d04:	4d0a      	ldr	r5, [pc, #40]	; (401d30 <__libc_fini_array+0x30>)
  401d06:	1b64      	subs	r4, r4, r5
  401d08:	10a4      	asrs	r4, r4, #2
  401d0a:	d00a      	beq.n	401d22 <__libc_fini_array+0x22>
  401d0c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  401d10:	3b01      	subs	r3, #1
  401d12:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401d16:	3c01      	subs	r4, #1
  401d18:	f855 3904 	ldr.w	r3, [r5], #-4
  401d1c:	4798      	blx	r3
  401d1e:	2c00      	cmp	r4, #0
  401d20:	d1f9      	bne.n	401d16 <__libc_fini_array+0x16>
  401d22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401d26:	f000 bded 	b.w	402904 <_fini>
  401d2a:	bf00      	nop
  401d2c:	00402914 	.word	0x00402914
  401d30:	00402910 	.word	0x00402910

00401d34 <_malloc_trim_r>:
  401d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401d36:	4f24      	ldr	r7, [pc, #144]	; (401dc8 <_malloc_trim_r+0x94>)
  401d38:	460c      	mov	r4, r1
  401d3a:	4606      	mov	r6, r0
  401d3c:	f000 fc48 	bl	4025d0 <__malloc_lock>
  401d40:	68bb      	ldr	r3, [r7, #8]
  401d42:	685d      	ldr	r5, [r3, #4]
  401d44:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  401d48:	310f      	adds	r1, #15
  401d4a:	f025 0503 	bic.w	r5, r5, #3
  401d4e:	4429      	add	r1, r5
  401d50:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  401d54:	f021 010f 	bic.w	r1, r1, #15
  401d58:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  401d5c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  401d60:	db07      	blt.n	401d72 <_malloc_trim_r+0x3e>
  401d62:	2100      	movs	r1, #0
  401d64:	4630      	mov	r0, r6
  401d66:	f000 fc3f 	bl	4025e8 <_sbrk_r>
  401d6a:	68bb      	ldr	r3, [r7, #8]
  401d6c:	442b      	add	r3, r5
  401d6e:	4298      	cmp	r0, r3
  401d70:	d004      	beq.n	401d7c <_malloc_trim_r+0x48>
  401d72:	4630      	mov	r0, r6
  401d74:	f000 fc32 	bl	4025dc <__malloc_unlock>
  401d78:	2000      	movs	r0, #0
  401d7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401d7c:	4261      	negs	r1, r4
  401d7e:	4630      	mov	r0, r6
  401d80:	f000 fc32 	bl	4025e8 <_sbrk_r>
  401d84:	3001      	adds	r0, #1
  401d86:	d00d      	beq.n	401da4 <_malloc_trim_r+0x70>
  401d88:	4b10      	ldr	r3, [pc, #64]	; (401dcc <_malloc_trim_r+0x98>)
  401d8a:	68ba      	ldr	r2, [r7, #8]
  401d8c:	6819      	ldr	r1, [r3, #0]
  401d8e:	1b2d      	subs	r5, r5, r4
  401d90:	f045 0501 	orr.w	r5, r5, #1
  401d94:	4630      	mov	r0, r6
  401d96:	1b09      	subs	r1, r1, r4
  401d98:	6055      	str	r5, [r2, #4]
  401d9a:	6019      	str	r1, [r3, #0]
  401d9c:	f000 fc1e 	bl	4025dc <__malloc_unlock>
  401da0:	2001      	movs	r0, #1
  401da2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401da4:	2100      	movs	r1, #0
  401da6:	4630      	mov	r0, r6
  401da8:	f000 fc1e 	bl	4025e8 <_sbrk_r>
  401dac:	68ba      	ldr	r2, [r7, #8]
  401dae:	1a83      	subs	r3, r0, r2
  401db0:	2b0f      	cmp	r3, #15
  401db2:	ddde      	ble.n	401d72 <_malloc_trim_r+0x3e>
  401db4:	4c06      	ldr	r4, [pc, #24]	; (401dd0 <_malloc_trim_r+0x9c>)
  401db6:	4905      	ldr	r1, [pc, #20]	; (401dcc <_malloc_trim_r+0x98>)
  401db8:	6824      	ldr	r4, [r4, #0]
  401dba:	f043 0301 	orr.w	r3, r3, #1
  401dbe:	1b00      	subs	r0, r0, r4
  401dc0:	6053      	str	r3, [r2, #4]
  401dc2:	6008      	str	r0, [r1, #0]
  401dc4:	e7d5      	b.n	401d72 <_malloc_trim_r+0x3e>
  401dc6:	bf00      	nop
  401dc8:	2000045c 	.word	0x2000045c
  401dcc:	20000cc4 	.word	0x20000cc4
  401dd0:	20000864 	.word	0x20000864

00401dd4 <_free_r>:
  401dd4:	2900      	cmp	r1, #0
  401dd6:	d044      	beq.n	401e62 <_free_r+0x8e>
  401dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401ddc:	460d      	mov	r5, r1
  401dde:	4680      	mov	r8, r0
  401de0:	f000 fbf6 	bl	4025d0 <__malloc_lock>
  401de4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  401de8:	4969      	ldr	r1, [pc, #420]	; (401f90 <_free_r+0x1bc>)
  401dea:	f027 0301 	bic.w	r3, r7, #1
  401dee:	f1a5 0408 	sub.w	r4, r5, #8
  401df2:	18e2      	adds	r2, r4, r3
  401df4:	688e      	ldr	r6, [r1, #8]
  401df6:	6850      	ldr	r0, [r2, #4]
  401df8:	42b2      	cmp	r2, r6
  401dfa:	f020 0003 	bic.w	r0, r0, #3
  401dfe:	d05e      	beq.n	401ebe <_free_r+0xea>
  401e00:	07fe      	lsls	r6, r7, #31
  401e02:	6050      	str	r0, [r2, #4]
  401e04:	d40b      	bmi.n	401e1e <_free_r+0x4a>
  401e06:	f855 7c08 	ldr.w	r7, [r5, #-8]
  401e0a:	1be4      	subs	r4, r4, r7
  401e0c:	f101 0e08 	add.w	lr, r1, #8
  401e10:	68a5      	ldr	r5, [r4, #8]
  401e12:	4575      	cmp	r5, lr
  401e14:	443b      	add	r3, r7
  401e16:	d06d      	beq.n	401ef4 <_free_r+0x120>
  401e18:	68e7      	ldr	r7, [r4, #12]
  401e1a:	60ef      	str	r7, [r5, #12]
  401e1c:	60bd      	str	r5, [r7, #8]
  401e1e:	1815      	adds	r5, r2, r0
  401e20:	686d      	ldr	r5, [r5, #4]
  401e22:	07ed      	lsls	r5, r5, #31
  401e24:	d53e      	bpl.n	401ea4 <_free_r+0xd0>
  401e26:	f043 0201 	orr.w	r2, r3, #1
  401e2a:	6062      	str	r2, [r4, #4]
  401e2c:	50e3      	str	r3, [r4, r3]
  401e2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  401e32:	d217      	bcs.n	401e64 <_free_r+0x90>
  401e34:	08db      	lsrs	r3, r3, #3
  401e36:	1c58      	adds	r0, r3, #1
  401e38:	109a      	asrs	r2, r3, #2
  401e3a:	684d      	ldr	r5, [r1, #4]
  401e3c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  401e40:	60a7      	str	r7, [r4, #8]
  401e42:	2301      	movs	r3, #1
  401e44:	4093      	lsls	r3, r2
  401e46:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  401e4a:	432b      	orrs	r3, r5
  401e4c:	3a08      	subs	r2, #8
  401e4e:	60e2      	str	r2, [r4, #12]
  401e50:	604b      	str	r3, [r1, #4]
  401e52:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  401e56:	60fc      	str	r4, [r7, #12]
  401e58:	4640      	mov	r0, r8
  401e5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  401e5e:	f000 bbbd 	b.w	4025dc <__malloc_unlock>
  401e62:	4770      	bx	lr
  401e64:	0a5a      	lsrs	r2, r3, #9
  401e66:	2a04      	cmp	r2, #4
  401e68:	d852      	bhi.n	401f10 <_free_r+0x13c>
  401e6a:	099a      	lsrs	r2, r3, #6
  401e6c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  401e70:	00ff      	lsls	r7, r7, #3
  401e72:	f102 0538 	add.w	r5, r2, #56	; 0x38
  401e76:	19c8      	adds	r0, r1, r7
  401e78:	59ca      	ldr	r2, [r1, r7]
  401e7a:	3808      	subs	r0, #8
  401e7c:	4290      	cmp	r0, r2
  401e7e:	d04f      	beq.n	401f20 <_free_r+0x14c>
  401e80:	6851      	ldr	r1, [r2, #4]
  401e82:	f021 0103 	bic.w	r1, r1, #3
  401e86:	428b      	cmp	r3, r1
  401e88:	d232      	bcs.n	401ef0 <_free_r+0x11c>
  401e8a:	6892      	ldr	r2, [r2, #8]
  401e8c:	4290      	cmp	r0, r2
  401e8e:	d1f7      	bne.n	401e80 <_free_r+0xac>
  401e90:	68c3      	ldr	r3, [r0, #12]
  401e92:	60a0      	str	r0, [r4, #8]
  401e94:	60e3      	str	r3, [r4, #12]
  401e96:	609c      	str	r4, [r3, #8]
  401e98:	60c4      	str	r4, [r0, #12]
  401e9a:	4640      	mov	r0, r8
  401e9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  401ea0:	f000 bb9c 	b.w	4025dc <__malloc_unlock>
  401ea4:	6895      	ldr	r5, [r2, #8]
  401ea6:	4f3b      	ldr	r7, [pc, #236]	; (401f94 <_free_r+0x1c0>)
  401ea8:	42bd      	cmp	r5, r7
  401eaa:	4403      	add	r3, r0
  401eac:	d040      	beq.n	401f30 <_free_r+0x15c>
  401eae:	68d0      	ldr	r0, [r2, #12]
  401eb0:	60e8      	str	r0, [r5, #12]
  401eb2:	f043 0201 	orr.w	r2, r3, #1
  401eb6:	6085      	str	r5, [r0, #8]
  401eb8:	6062      	str	r2, [r4, #4]
  401eba:	50e3      	str	r3, [r4, r3]
  401ebc:	e7b7      	b.n	401e2e <_free_r+0x5a>
  401ebe:	07ff      	lsls	r7, r7, #31
  401ec0:	4403      	add	r3, r0
  401ec2:	d407      	bmi.n	401ed4 <_free_r+0x100>
  401ec4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  401ec8:	1aa4      	subs	r4, r4, r2
  401eca:	4413      	add	r3, r2
  401ecc:	68a0      	ldr	r0, [r4, #8]
  401ece:	68e2      	ldr	r2, [r4, #12]
  401ed0:	60c2      	str	r2, [r0, #12]
  401ed2:	6090      	str	r0, [r2, #8]
  401ed4:	4a30      	ldr	r2, [pc, #192]	; (401f98 <_free_r+0x1c4>)
  401ed6:	6812      	ldr	r2, [r2, #0]
  401ed8:	f043 0001 	orr.w	r0, r3, #1
  401edc:	4293      	cmp	r3, r2
  401ede:	6060      	str	r0, [r4, #4]
  401ee0:	608c      	str	r4, [r1, #8]
  401ee2:	d3b9      	bcc.n	401e58 <_free_r+0x84>
  401ee4:	4b2d      	ldr	r3, [pc, #180]	; (401f9c <_free_r+0x1c8>)
  401ee6:	4640      	mov	r0, r8
  401ee8:	6819      	ldr	r1, [r3, #0]
  401eea:	f7ff ff23 	bl	401d34 <_malloc_trim_r>
  401eee:	e7b3      	b.n	401e58 <_free_r+0x84>
  401ef0:	4610      	mov	r0, r2
  401ef2:	e7cd      	b.n	401e90 <_free_r+0xbc>
  401ef4:	1811      	adds	r1, r2, r0
  401ef6:	6849      	ldr	r1, [r1, #4]
  401ef8:	07c9      	lsls	r1, r1, #31
  401efa:	d444      	bmi.n	401f86 <_free_r+0x1b2>
  401efc:	6891      	ldr	r1, [r2, #8]
  401efe:	68d2      	ldr	r2, [r2, #12]
  401f00:	60ca      	str	r2, [r1, #12]
  401f02:	4403      	add	r3, r0
  401f04:	f043 0001 	orr.w	r0, r3, #1
  401f08:	6091      	str	r1, [r2, #8]
  401f0a:	6060      	str	r0, [r4, #4]
  401f0c:	50e3      	str	r3, [r4, r3]
  401f0e:	e7a3      	b.n	401e58 <_free_r+0x84>
  401f10:	2a14      	cmp	r2, #20
  401f12:	d816      	bhi.n	401f42 <_free_r+0x16e>
  401f14:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  401f18:	00ff      	lsls	r7, r7, #3
  401f1a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  401f1e:	e7aa      	b.n	401e76 <_free_r+0xa2>
  401f20:	10aa      	asrs	r2, r5, #2
  401f22:	2301      	movs	r3, #1
  401f24:	684d      	ldr	r5, [r1, #4]
  401f26:	4093      	lsls	r3, r2
  401f28:	432b      	orrs	r3, r5
  401f2a:	604b      	str	r3, [r1, #4]
  401f2c:	4603      	mov	r3, r0
  401f2e:	e7b0      	b.n	401e92 <_free_r+0xbe>
  401f30:	f043 0201 	orr.w	r2, r3, #1
  401f34:	614c      	str	r4, [r1, #20]
  401f36:	610c      	str	r4, [r1, #16]
  401f38:	60e5      	str	r5, [r4, #12]
  401f3a:	60a5      	str	r5, [r4, #8]
  401f3c:	6062      	str	r2, [r4, #4]
  401f3e:	50e3      	str	r3, [r4, r3]
  401f40:	e78a      	b.n	401e58 <_free_r+0x84>
  401f42:	2a54      	cmp	r2, #84	; 0x54
  401f44:	d806      	bhi.n	401f54 <_free_r+0x180>
  401f46:	0b1a      	lsrs	r2, r3, #12
  401f48:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  401f4c:	00ff      	lsls	r7, r7, #3
  401f4e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  401f52:	e790      	b.n	401e76 <_free_r+0xa2>
  401f54:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  401f58:	d806      	bhi.n	401f68 <_free_r+0x194>
  401f5a:	0bda      	lsrs	r2, r3, #15
  401f5c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  401f60:	00ff      	lsls	r7, r7, #3
  401f62:	f102 0577 	add.w	r5, r2, #119	; 0x77
  401f66:	e786      	b.n	401e76 <_free_r+0xa2>
  401f68:	f240 5054 	movw	r0, #1364	; 0x554
  401f6c:	4282      	cmp	r2, r0
  401f6e:	d806      	bhi.n	401f7e <_free_r+0x1aa>
  401f70:	0c9a      	lsrs	r2, r3, #18
  401f72:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  401f76:	00ff      	lsls	r7, r7, #3
  401f78:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  401f7c:	e77b      	b.n	401e76 <_free_r+0xa2>
  401f7e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  401f82:	257e      	movs	r5, #126	; 0x7e
  401f84:	e777      	b.n	401e76 <_free_r+0xa2>
  401f86:	f043 0101 	orr.w	r1, r3, #1
  401f8a:	6061      	str	r1, [r4, #4]
  401f8c:	6013      	str	r3, [r2, #0]
  401f8e:	e763      	b.n	401e58 <_free_r+0x84>
  401f90:	2000045c 	.word	0x2000045c
  401f94:	20000464 	.word	0x20000464
  401f98:	20000868 	.word	0x20000868
  401f9c:	20000cf4 	.word	0x20000cf4

00401fa0 <_fwalk_reent>:
  401fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401fa4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  401fa8:	d01f      	beq.n	401fea <_fwalk_reent+0x4a>
  401faa:	4688      	mov	r8, r1
  401fac:	4606      	mov	r6, r0
  401fae:	f04f 0900 	mov.w	r9, #0
  401fb2:	687d      	ldr	r5, [r7, #4]
  401fb4:	68bc      	ldr	r4, [r7, #8]
  401fb6:	3d01      	subs	r5, #1
  401fb8:	d411      	bmi.n	401fde <_fwalk_reent+0x3e>
  401fba:	89a3      	ldrh	r3, [r4, #12]
  401fbc:	2b01      	cmp	r3, #1
  401fbe:	f105 35ff 	add.w	r5, r5, #4294967295
  401fc2:	d908      	bls.n	401fd6 <_fwalk_reent+0x36>
  401fc4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  401fc8:	3301      	adds	r3, #1
  401fca:	4621      	mov	r1, r4
  401fcc:	4630      	mov	r0, r6
  401fce:	d002      	beq.n	401fd6 <_fwalk_reent+0x36>
  401fd0:	47c0      	blx	r8
  401fd2:	ea49 0900 	orr.w	r9, r9, r0
  401fd6:	1c6b      	adds	r3, r5, #1
  401fd8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  401fdc:	d1ed      	bne.n	401fba <_fwalk_reent+0x1a>
  401fde:	683f      	ldr	r7, [r7, #0]
  401fe0:	2f00      	cmp	r7, #0
  401fe2:	d1e6      	bne.n	401fb2 <_fwalk_reent+0x12>
  401fe4:	4648      	mov	r0, r9
  401fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401fea:	46b9      	mov	r9, r7
  401fec:	4648      	mov	r0, r9
  401fee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401ff2:	bf00      	nop

00401ff4 <__retarget_lock_init_recursive>:
  401ff4:	4770      	bx	lr
  401ff6:	bf00      	nop

00401ff8 <__retarget_lock_close_recursive>:
  401ff8:	4770      	bx	lr
  401ffa:	bf00      	nop

00401ffc <__retarget_lock_acquire_recursive>:
  401ffc:	4770      	bx	lr
  401ffe:	bf00      	nop

00402000 <__retarget_lock_release_recursive>:
  402000:	4770      	bx	lr
  402002:	bf00      	nop

00402004 <__swhatbuf_r>:
  402004:	b570      	push	{r4, r5, r6, lr}
  402006:	460c      	mov	r4, r1
  402008:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40200c:	2900      	cmp	r1, #0
  40200e:	b090      	sub	sp, #64	; 0x40
  402010:	4615      	mov	r5, r2
  402012:	461e      	mov	r6, r3
  402014:	db14      	blt.n	402040 <__swhatbuf_r+0x3c>
  402016:	aa01      	add	r2, sp, #4
  402018:	f000 fc28 	bl	40286c <_fstat_r>
  40201c:	2800      	cmp	r0, #0
  40201e:	db0f      	blt.n	402040 <__swhatbuf_r+0x3c>
  402020:	9a02      	ldr	r2, [sp, #8]
  402022:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402026:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40202a:	fab2 f282 	clz	r2, r2
  40202e:	0952      	lsrs	r2, r2, #5
  402030:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402034:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402038:	6032      	str	r2, [r6, #0]
  40203a:	602b      	str	r3, [r5, #0]
  40203c:	b010      	add	sp, #64	; 0x40
  40203e:	bd70      	pop	{r4, r5, r6, pc}
  402040:	89a2      	ldrh	r2, [r4, #12]
  402042:	2300      	movs	r3, #0
  402044:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  402048:	6033      	str	r3, [r6, #0]
  40204a:	d004      	beq.n	402056 <__swhatbuf_r+0x52>
  40204c:	2240      	movs	r2, #64	; 0x40
  40204e:	4618      	mov	r0, r3
  402050:	602a      	str	r2, [r5, #0]
  402052:	b010      	add	sp, #64	; 0x40
  402054:	bd70      	pop	{r4, r5, r6, pc}
  402056:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40205a:	602b      	str	r3, [r5, #0]
  40205c:	b010      	add	sp, #64	; 0x40
  40205e:	bd70      	pop	{r4, r5, r6, pc}

00402060 <malloc>:
  402060:	4b02      	ldr	r3, [pc, #8]	; (40206c <malloc+0xc>)
  402062:	4601      	mov	r1, r0
  402064:	6818      	ldr	r0, [r3, #0]
  402066:	f000 b803 	b.w	402070 <_malloc_r>
  40206a:	bf00      	nop
  40206c:	20000028 	.word	0x20000028

00402070 <_malloc_r>:
  402070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402074:	f101 060b 	add.w	r6, r1, #11
  402078:	2e16      	cmp	r6, #22
  40207a:	b083      	sub	sp, #12
  40207c:	4605      	mov	r5, r0
  40207e:	f240 809e 	bls.w	4021be <_malloc_r+0x14e>
  402082:	f036 0607 	bics.w	r6, r6, #7
  402086:	f100 80bd 	bmi.w	402204 <_malloc_r+0x194>
  40208a:	42b1      	cmp	r1, r6
  40208c:	f200 80ba 	bhi.w	402204 <_malloc_r+0x194>
  402090:	f000 fa9e 	bl	4025d0 <__malloc_lock>
  402094:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  402098:	f0c0 8293 	bcc.w	4025c2 <_malloc_r+0x552>
  40209c:	0a73      	lsrs	r3, r6, #9
  40209e:	f000 80b8 	beq.w	402212 <_malloc_r+0x1a2>
  4020a2:	2b04      	cmp	r3, #4
  4020a4:	f200 8179 	bhi.w	40239a <_malloc_r+0x32a>
  4020a8:	09b3      	lsrs	r3, r6, #6
  4020aa:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4020ae:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4020b2:	00c3      	lsls	r3, r0, #3
  4020b4:	4fbf      	ldr	r7, [pc, #764]	; (4023b4 <_malloc_r+0x344>)
  4020b6:	443b      	add	r3, r7
  4020b8:	f1a3 0108 	sub.w	r1, r3, #8
  4020bc:	685c      	ldr	r4, [r3, #4]
  4020be:	42a1      	cmp	r1, r4
  4020c0:	d106      	bne.n	4020d0 <_malloc_r+0x60>
  4020c2:	e00c      	b.n	4020de <_malloc_r+0x6e>
  4020c4:	2a00      	cmp	r2, #0
  4020c6:	f280 80aa 	bge.w	40221e <_malloc_r+0x1ae>
  4020ca:	68e4      	ldr	r4, [r4, #12]
  4020cc:	42a1      	cmp	r1, r4
  4020ce:	d006      	beq.n	4020de <_malloc_r+0x6e>
  4020d0:	6863      	ldr	r3, [r4, #4]
  4020d2:	f023 0303 	bic.w	r3, r3, #3
  4020d6:	1b9a      	subs	r2, r3, r6
  4020d8:	2a0f      	cmp	r2, #15
  4020da:	ddf3      	ble.n	4020c4 <_malloc_r+0x54>
  4020dc:	4670      	mov	r0, lr
  4020de:	693c      	ldr	r4, [r7, #16]
  4020e0:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4023c8 <_malloc_r+0x358>
  4020e4:	4574      	cmp	r4, lr
  4020e6:	f000 81ab 	beq.w	402440 <_malloc_r+0x3d0>
  4020ea:	6863      	ldr	r3, [r4, #4]
  4020ec:	f023 0303 	bic.w	r3, r3, #3
  4020f0:	1b9a      	subs	r2, r3, r6
  4020f2:	2a0f      	cmp	r2, #15
  4020f4:	f300 8190 	bgt.w	402418 <_malloc_r+0x3a8>
  4020f8:	2a00      	cmp	r2, #0
  4020fa:	f8c7 e014 	str.w	lr, [r7, #20]
  4020fe:	f8c7 e010 	str.w	lr, [r7, #16]
  402102:	f280 809d 	bge.w	402240 <_malloc_r+0x1d0>
  402106:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40210a:	f080 8161 	bcs.w	4023d0 <_malloc_r+0x360>
  40210e:	08db      	lsrs	r3, r3, #3
  402110:	f103 0c01 	add.w	ip, r3, #1
  402114:	1099      	asrs	r1, r3, #2
  402116:	687a      	ldr	r2, [r7, #4]
  402118:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40211c:	f8c4 8008 	str.w	r8, [r4, #8]
  402120:	2301      	movs	r3, #1
  402122:	408b      	lsls	r3, r1
  402124:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  402128:	4313      	orrs	r3, r2
  40212a:	3908      	subs	r1, #8
  40212c:	60e1      	str	r1, [r4, #12]
  40212e:	607b      	str	r3, [r7, #4]
  402130:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  402134:	f8c8 400c 	str.w	r4, [r8, #12]
  402138:	1082      	asrs	r2, r0, #2
  40213a:	2401      	movs	r4, #1
  40213c:	4094      	lsls	r4, r2
  40213e:	429c      	cmp	r4, r3
  402140:	f200 808b 	bhi.w	40225a <_malloc_r+0x1ea>
  402144:	421c      	tst	r4, r3
  402146:	d106      	bne.n	402156 <_malloc_r+0xe6>
  402148:	f020 0003 	bic.w	r0, r0, #3
  40214c:	0064      	lsls	r4, r4, #1
  40214e:	421c      	tst	r4, r3
  402150:	f100 0004 	add.w	r0, r0, #4
  402154:	d0fa      	beq.n	40214c <_malloc_r+0xdc>
  402156:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40215a:	46cc      	mov	ip, r9
  40215c:	4680      	mov	r8, r0
  40215e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402162:	459c      	cmp	ip, r3
  402164:	d107      	bne.n	402176 <_malloc_r+0x106>
  402166:	e16d      	b.n	402444 <_malloc_r+0x3d4>
  402168:	2a00      	cmp	r2, #0
  40216a:	f280 817b 	bge.w	402464 <_malloc_r+0x3f4>
  40216e:	68db      	ldr	r3, [r3, #12]
  402170:	459c      	cmp	ip, r3
  402172:	f000 8167 	beq.w	402444 <_malloc_r+0x3d4>
  402176:	6859      	ldr	r1, [r3, #4]
  402178:	f021 0103 	bic.w	r1, r1, #3
  40217c:	1b8a      	subs	r2, r1, r6
  40217e:	2a0f      	cmp	r2, #15
  402180:	ddf2      	ble.n	402168 <_malloc_r+0xf8>
  402182:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402186:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40218a:	9300      	str	r3, [sp, #0]
  40218c:	199c      	adds	r4, r3, r6
  40218e:	4628      	mov	r0, r5
  402190:	f046 0601 	orr.w	r6, r6, #1
  402194:	f042 0501 	orr.w	r5, r2, #1
  402198:	605e      	str	r6, [r3, #4]
  40219a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40219e:	f8cc 8008 	str.w	r8, [ip, #8]
  4021a2:	617c      	str	r4, [r7, #20]
  4021a4:	613c      	str	r4, [r7, #16]
  4021a6:	f8c4 e00c 	str.w	lr, [r4, #12]
  4021aa:	f8c4 e008 	str.w	lr, [r4, #8]
  4021ae:	6065      	str	r5, [r4, #4]
  4021b0:	505a      	str	r2, [r3, r1]
  4021b2:	f000 fa13 	bl	4025dc <__malloc_unlock>
  4021b6:	9b00      	ldr	r3, [sp, #0]
  4021b8:	f103 0408 	add.w	r4, r3, #8
  4021bc:	e01e      	b.n	4021fc <_malloc_r+0x18c>
  4021be:	2910      	cmp	r1, #16
  4021c0:	d820      	bhi.n	402204 <_malloc_r+0x194>
  4021c2:	f000 fa05 	bl	4025d0 <__malloc_lock>
  4021c6:	2610      	movs	r6, #16
  4021c8:	2318      	movs	r3, #24
  4021ca:	2002      	movs	r0, #2
  4021cc:	4f79      	ldr	r7, [pc, #484]	; (4023b4 <_malloc_r+0x344>)
  4021ce:	443b      	add	r3, r7
  4021d0:	f1a3 0208 	sub.w	r2, r3, #8
  4021d4:	685c      	ldr	r4, [r3, #4]
  4021d6:	4294      	cmp	r4, r2
  4021d8:	f000 813d 	beq.w	402456 <_malloc_r+0x3e6>
  4021dc:	6863      	ldr	r3, [r4, #4]
  4021de:	68e1      	ldr	r1, [r4, #12]
  4021e0:	68a6      	ldr	r6, [r4, #8]
  4021e2:	f023 0303 	bic.w	r3, r3, #3
  4021e6:	4423      	add	r3, r4
  4021e8:	4628      	mov	r0, r5
  4021ea:	685a      	ldr	r2, [r3, #4]
  4021ec:	60f1      	str	r1, [r6, #12]
  4021ee:	f042 0201 	orr.w	r2, r2, #1
  4021f2:	608e      	str	r6, [r1, #8]
  4021f4:	605a      	str	r2, [r3, #4]
  4021f6:	f000 f9f1 	bl	4025dc <__malloc_unlock>
  4021fa:	3408      	adds	r4, #8
  4021fc:	4620      	mov	r0, r4
  4021fe:	b003      	add	sp, #12
  402200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402204:	2400      	movs	r4, #0
  402206:	230c      	movs	r3, #12
  402208:	4620      	mov	r0, r4
  40220a:	602b      	str	r3, [r5, #0]
  40220c:	b003      	add	sp, #12
  40220e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402212:	2040      	movs	r0, #64	; 0x40
  402214:	f44f 7300 	mov.w	r3, #512	; 0x200
  402218:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  40221c:	e74a      	b.n	4020b4 <_malloc_r+0x44>
  40221e:	4423      	add	r3, r4
  402220:	68e1      	ldr	r1, [r4, #12]
  402222:	685a      	ldr	r2, [r3, #4]
  402224:	68a6      	ldr	r6, [r4, #8]
  402226:	f042 0201 	orr.w	r2, r2, #1
  40222a:	60f1      	str	r1, [r6, #12]
  40222c:	4628      	mov	r0, r5
  40222e:	608e      	str	r6, [r1, #8]
  402230:	605a      	str	r2, [r3, #4]
  402232:	f000 f9d3 	bl	4025dc <__malloc_unlock>
  402236:	3408      	adds	r4, #8
  402238:	4620      	mov	r0, r4
  40223a:	b003      	add	sp, #12
  40223c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402240:	4423      	add	r3, r4
  402242:	4628      	mov	r0, r5
  402244:	685a      	ldr	r2, [r3, #4]
  402246:	f042 0201 	orr.w	r2, r2, #1
  40224a:	605a      	str	r2, [r3, #4]
  40224c:	f000 f9c6 	bl	4025dc <__malloc_unlock>
  402250:	3408      	adds	r4, #8
  402252:	4620      	mov	r0, r4
  402254:	b003      	add	sp, #12
  402256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40225a:	68bc      	ldr	r4, [r7, #8]
  40225c:	6863      	ldr	r3, [r4, #4]
  40225e:	f023 0803 	bic.w	r8, r3, #3
  402262:	45b0      	cmp	r8, r6
  402264:	d304      	bcc.n	402270 <_malloc_r+0x200>
  402266:	eba8 0306 	sub.w	r3, r8, r6
  40226a:	2b0f      	cmp	r3, #15
  40226c:	f300 8085 	bgt.w	40237a <_malloc_r+0x30a>
  402270:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4023cc <_malloc_r+0x35c>
  402274:	4b50      	ldr	r3, [pc, #320]	; (4023b8 <_malloc_r+0x348>)
  402276:	f8d9 2000 	ldr.w	r2, [r9]
  40227a:	681b      	ldr	r3, [r3, #0]
  40227c:	3201      	adds	r2, #1
  40227e:	4433      	add	r3, r6
  402280:	eb04 0a08 	add.w	sl, r4, r8
  402284:	f000 8155 	beq.w	402532 <_malloc_r+0x4c2>
  402288:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40228c:	330f      	adds	r3, #15
  40228e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  402292:	f02b 0b0f 	bic.w	fp, fp, #15
  402296:	4659      	mov	r1, fp
  402298:	4628      	mov	r0, r5
  40229a:	f000 f9a5 	bl	4025e8 <_sbrk_r>
  40229e:	1c41      	adds	r1, r0, #1
  4022a0:	4602      	mov	r2, r0
  4022a2:	f000 80fc 	beq.w	40249e <_malloc_r+0x42e>
  4022a6:	4582      	cmp	sl, r0
  4022a8:	f200 80f7 	bhi.w	40249a <_malloc_r+0x42a>
  4022ac:	4b43      	ldr	r3, [pc, #268]	; (4023bc <_malloc_r+0x34c>)
  4022ae:	6819      	ldr	r1, [r3, #0]
  4022b0:	4459      	add	r1, fp
  4022b2:	6019      	str	r1, [r3, #0]
  4022b4:	f000 814d 	beq.w	402552 <_malloc_r+0x4e2>
  4022b8:	f8d9 0000 	ldr.w	r0, [r9]
  4022bc:	3001      	adds	r0, #1
  4022be:	bf1b      	ittet	ne
  4022c0:	eba2 0a0a 	subne.w	sl, r2, sl
  4022c4:	4451      	addne	r1, sl
  4022c6:	f8c9 2000 	streq.w	r2, [r9]
  4022ca:	6019      	strne	r1, [r3, #0]
  4022cc:	f012 0107 	ands.w	r1, r2, #7
  4022d0:	f000 8115 	beq.w	4024fe <_malloc_r+0x48e>
  4022d4:	f1c1 0008 	rsb	r0, r1, #8
  4022d8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4022dc:	4402      	add	r2, r0
  4022de:	3108      	adds	r1, #8
  4022e0:	eb02 090b 	add.w	r9, r2, fp
  4022e4:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4022e8:	eba1 0909 	sub.w	r9, r1, r9
  4022ec:	4649      	mov	r1, r9
  4022ee:	4628      	mov	r0, r5
  4022f0:	9301      	str	r3, [sp, #4]
  4022f2:	9200      	str	r2, [sp, #0]
  4022f4:	f000 f978 	bl	4025e8 <_sbrk_r>
  4022f8:	1c43      	adds	r3, r0, #1
  4022fa:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4022fe:	f000 8143 	beq.w	402588 <_malloc_r+0x518>
  402302:	1a80      	subs	r0, r0, r2
  402304:	4448      	add	r0, r9
  402306:	f040 0001 	orr.w	r0, r0, #1
  40230a:	6819      	ldr	r1, [r3, #0]
  40230c:	60ba      	str	r2, [r7, #8]
  40230e:	4449      	add	r1, r9
  402310:	42bc      	cmp	r4, r7
  402312:	6050      	str	r0, [r2, #4]
  402314:	6019      	str	r1, [r3, #0]
  402316:	d017      	beq.n	402348 <_malloc_r+0x2d8>
  402318:	f1b8 0f0f 	cmp.w	r8, #15
  40231c:	f240 80fb 	bls.w	402516 <_malloc_r+0x4a6>
  402320:	6860      	ldr	r0, [r4, #4]
  402322:	f1a8 020c 	sub.w	r2, r8, #12
  402326:	f022 0207 	bic.w	r2, r2, #7
  40232a:	eb04 0e02 	add.w	lr, r4, r2
  40232e:	f000 0001 	and.w	r0, r0, #1
  402332:	f04f 0c05 	mov.w	ip, #5
  402336:	4310      	orrs	r0, r2
  402338:	2a0f      	cmp	r2, #15
  40233a:	6060      	str	r0, [r4, #4]
  40233c:	f8ce c004 	str.w	ip, [lr, #4]
  402340:	f8ce c008 	str.w	ip, [lr, #8]
  402344:	f200 8117 	bhi.w	402576 <_malloc_r+0x506>
  402348:	4b1d      	ldr	r3, [pc, #116]	; (4023c0 <_malloc_r+0x350>)
  40234a:	68bc      	ldr	r4, [r7, #8]
  40234c:	681a      	ldr	r2, [r3, #0]
  40234e:	4291      	cmp	r1, r2
  402350:	bf88      	it	hi
  402352:	6019      	strhi	r1, [r3, #0]
  402354:	4b1b      	ldr	r3, [pc, #108]	; (4023c4 <_malloc_r+0x354>)
  402356:	681a      	ldr	r2, [r3, #0]
  402358:	4291      	cmp	r1, r2
  40235a:	6862      	ldr	r2, [r4, #4]
  40235c:	bf88      	it	hi
  40235e:	6019      	strhi	r1, [r3, #0]
  402360:	f022 0203 	bic.w	r2, r2, #3
  402364:	4296      	cmp	r6, r2
  402366:	eba2 0306 	sub.w	r3, r2, r6
  40236a:	d801      	bhi.n	402370 <_malloc_r+0x300>
  40236c:	2b0f      	cmp	r3, #15
  40236e:	dc04      	bgt.n	40237a <_malloc_r+0x30a>
  402370:	4628      	mov	r0, r5
  402372:	f000 f933 	bl	4025dc <__malloc_unlock>
  402376:	2400      	movs	r4, #0
  402378:	e740      	b.n	4021fc <_malloc_r+0x18c>
  40237a:	19a2      	adds	r2, r4, r6
  40237c:	f043 0301 	orr.w	r3, r3, #1
  402380:	f046 0601 	orr.w	r6, r6, #1
  402384:	6066      	str	r6, [r4, #4]
  402386:	4628      	mov	r0, r5
  402388:	60ba      	str	r2, [r7, #8]
  40238a:	6053      	str	r3, [r2, #4]
  40238c:	f000 f926 	bl	4025dc <__malloc_unlock>
  402390:	3408      	adds	r4, #8
  402392:	4620      	mov	r0, r4
  402394:	b003      	add	sp, #12
  402396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40239a:	2b14      	cmp	r3, #20
  40239c:	d971      	bls.n	402482 <_malloc_r+0x412>
  40239e:	2b54      	cmp	r3, #84	; 0x54
  4023a0:	f200 80a3 	bhi.w	4024ea <_malloc_r+0x47a>
  4023a4:	0b33      	lsrs	r3, r6, #12
  4023a6:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4023aa:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4023ae:	00c3      	lsls	r3, r0, #3
  4023b0:	e680      	b.n	4020b4 <_malloc_r+0x44>
  4023b2:	bf00      	nop
  4023b4:	2000045c 	.word	0x2000045c
  4023b8:	20000cf4 	.word	0x20000cf4
  4023bc:	20000cc4 	.word	0x20000cc4
  4023c0:	20000cec 	.word	0x20000cec
  4023c4:	20000cf0 	.word	0x20000cf0
  4023c8:	20000464 	.word	0x20000464
  4023cc:	20000864 	.word	0x20000864
  4023d0:	0a5a      	lsrs	r2, r3, #9
  4023d2:	2a04      	cmp	r2, #4
  4023d4:	d95b      	bls.n	40248e <_malloc_r+0x41e>
  4023d6:	2a14      	cmp	r2, #20
  4023d8:	f200 80ae 	bhi.w	402538 <_malloc_r+0x4c8>
  4023dc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4023e0:	00c9      	lsls	r1, r1, #3
  4023e2:	325b      	adds	r2, #91	; 0x5b
  4023e4:	eb07 0c01 	add.w	ip, r7, r1
  4023e8:	5879      	ldr	r1, [r7, r1]
  4023ea:	f1ac 0c08 	sub.w	ip, ip, #8
  4023ee:	458c      	cmp	ip, r1
  4023f0:	f000 8088 	beq.w	402504 <_malloc_r+0x494>
  4023f4:	684a      	ldr	r2, [r1, #4]
  4023f6:	f022 0203 	bic.w	r2, r2, #3
  4023fa:	4293      	cmp	r3, r2
  4023fc:	d273      	bcs.n	4024e6 <_malloc_r+0x476>
  4023fe:	6889      	ldr	r1, [r1, #8]
  402400:	458c      	cmp	ip, r1
  402402:	d1f7      	bne.n	4023f4 <_malloc_r+0x384>
  402404:	f8dc 200c 	ldr.w	r2, [ip, #12]
  402408:	687b      	ldr	r3, [r7, #4]
  40240a:	60e2      	str	r2, [r4, #12]
  40240c:	f8c4 c008 	str.w	ip, [r4, #8]
  402410:	6094      	str	r4, [r2, #8]
  402412:	f8cc 400c 	str.w	r4, [ip, #12]
  402416:	e68f      	b.n	402138 <_malloc_r+0xc8>
  402418:	19a1      	adds	r1, r4, r6
  40241a:	f046 0c01 	orr.w	ip, r6, #1
  40241e:	f042 0601 	orr.w	r6, r2, #1
  402422:	f8c4 c004 	str.w	ip, [r4, #4]
  402426:	4628      	mov	r0, r5
  402428:	6179      	str	r1, [r7, #20]
  40242a:	6139      	str	r1, [r7, #16]
  40242c:	f8c1 e00c 	str.w	lr, [r1, #12]
  402430:	f8c1 e008 	str.w	lr, [r1, #8]
  402434:	604e      	str	r6, [r1, #4]
  402436:	50e2      	str	r2, [r4, r3]
  402438:	f000 f8d0 	bl	4025dc <__malloc_unlock>
  40243c:	3408      	adds	r4, #8
  40243e:	e6dd      	b.n	4021fc <_malloc_r+0x18c>
  402440:	687b      	ldr	r3, [r7, #4]
  402442:	e679      	b.n	402138 <_malloc_r+0xc8>
  402444:	f108 0801 	add.w	r8, r8, #1
  402448:	f018 0f03 	tst.w	r8, #3
  40244c:	f10c 0c08 	add.w	ip, ip, #8
  402450:	f47f ae85 	bne.w	40215e <_malloc_r+0xee>
  402454:	e02d      	b.n	4024b2 <_malloc_r+0x442>
  402456:	68dc      	ldr	r4, [r3, #12]
  402458:	42a3      	cmp	r3, r4
  40245a:	bf08      	it	eq
  40245c:	3002      	addeq	r0, #2
  40245e:	f43f ae3e 	beq.w	4020de <_malloc_r+0x6e>
  402462:	e6bb      	b.n	4021dc <_malloc_r+0x16c>
  402464:	4419      	add	r1, r3
  402466:	461c      	mov	r4, r3
  402468:	684a      	ldr	r2, [r1, #4]
  40246a:	68db      	ldr	r3, [r3, #12]
  40246c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  402470:	f042 0201 	orr.w	r2, r2, #1
  402474:	604a      	str	r2, [r1, #4]
  402476:	4628      	mov	r0, r5
  402478:	60f3      	str	r3, [r6, #12]
  40247a:	609e      	str	r6, [r3, #8]
  40247c:	f000 f8ae 	bl	4025dc <__malloc_unlock>
  402480:	e6bc      	b.n	4021fc <_malloc_r+0x18c>
  402482:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  402486:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40248a:	00c3      	lsls	r3, r0, #3
  40248c:	e612      	b.n	4020b4 <_malloc_r+0x44>
  40248e:	099a      	lsrs	r2, r3, #6
  402490:	f102 0139 	add.w	r1, r2, #57	; 0x39
  402494:	00c9      	lsls	r1, r1, #3
  402496:	3238      	adds	r2, #56	; 0x38
  402498:	e7a4      	b.n	4023e4 <_malloc_r+0x374>
  40249a:	42bc      	cmp	r4, r7
  40249c:	d054      	beq.n	402548 <_malloc_r+0x4d8>
  40249e:	68bc      	ldr	r4, [r7, #8]
  4024a0:	6862      	ldr	r2, [r4, #4]
  4024a2:	f022 0203 	bic.w	r2, r2, #3
  4024a6:	e75d      	b.n	402364 <_malloc_r+0x2f4>
  4024a8:	f859 3908 	ldr.w	r3, [r9], #-8
  4024ac:	4599      	cmp	r9, r3
  4024ae:	f040 8086 	bne.w	4025be <_malloc_r+0x54e>
  4024b2:	f010 0f03 	tst.w	r0, #3
  4024b6:	f100 30ff 	add.w	r0, r0, #4294967295
  4024ba:	d1f5      	bne.n	4024a8 <_malloc_r+0x438>
  4024bc:	687b      	ldr	r3, [r7, #4]
  4024be:	ea23 0304 	bic.w	r3, r3, r4
  4024c2:	607b      	str	r3, [r7, #4]
  4024c4:	0064      	lsls	r4, r4, #1
  4024c6:	429c      	cmp	r4, r3
  4024c8:	f63f aec7 	bhi.w	40225a <_malloc_r+0x1ea>
  4024cc:	2c00      	cmp	r4, #0
  4024ce:	f43f aec4 	beq.w	40225a <_malloc_r+0x1ea>
  4024d2:	421c      	tst	r4, r3
  4024d4:	4640      	mov	r0, r8
  4024d6:	f47f ae3e 	bne.w	402156 <_malloc_r+0xe6>
  4024da:	0064      	lsls	r4, r4, #1
  4024dc:	421c      	tst	r4, r3
  4024de:	f100 0004 	add.w	r0, r0, #4
  4024e2:	d0fa      	beq.n	4024da <_malloc_r+0x46a>
  4024e4:	e637      	b.n	402156 <_malloc_r+0xe6>
  4024e6:	468c      	mov	ip, r1
  4024e8:	e78c      	b.n	402404 <_malloc_r+0x394>
  4024ea:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4024ee:	d815      	bhi.n	40251c <_malloc_r+0x4ac>
  4024f0:	0bf3      	lsrs	r3, r6, #15
  4024f2:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4024f6:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4024fa:	00c3      	lsls	r3, r0, #3
  4024fc:	e5da      	b.n	4020b4 <_malloc_r+0x44>
  4024fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402502:	e6ed      	b.n	4022e0 <_malloc_r+0x270>
  402504:	687b      	ldr	r3, [r7, #4]
  402506:	1092      	asrs	r2, r2, #2
  402508:	2101      	movs	r1, #1
  40250a:	fa01 f202 	lsl.w	r2, r1, r2
  40250e:	4313      	orrs	r3, r2
  402510:	607b      	str	r3, [r7, #4]
  402512:	4662      	mov	r2, ip
  402514:	e779      	b.n	40240a <_malloc_r+0x39a>
  402516:	2301      	movs	r3, #1
  402518:	6053      	str	r3, [r2, #4]
  40251a:	e729      	b.n	402370 <_malloc_r+0x300>
  40251c:	f240 5254 	movw	r2, #1364	; 0x554
  402520:	4293      	cmp	r3, r2
  402522:	d822      	bhi.n	40256a <_malloc_r+0x4fa>
  402524:	0cb3      	lsrs	r3, r6, #18
  402526:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40252a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40252e:	00c3      	lsls	r3, r0, #3
  402530:	e5c0      	b.n	4020b4 <_malloc_r+0x44>
  402532:	f103 0b10 	add.w	fp, r3, #16
  402536:	e6ae      	b.n	402296 <_malloc_r+0x226>
  402538:	2a54      	cmp	r2, #84	; 0x54
  40253a:	d829      	bhi.n	402590 <_malloc_r+0x520>
  40253c:	0b1a      	lsrs	r2, r3, #12
  40253e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  402542:	00c9      	lsls	r1, r1, #3
  402544:	326e      	adds	r2, #110	; 0x6e
  402546:	e74d      	b.n	4023e4 <_malloc_r+0x374>
  402548:	4b20      	ldr	r3, [pc, #128]	; (4025cc <_malloc_r+0x55c>)
  40254a:	6819      	ldr	r1, [r3, #0]
  40254c:	4459      	add	r1, fp
  40254e:	6019      	str	r1, [r3, #0]
  402550:	e6b2      	b.n	4022b8 <_malloc_r+0x248>
  402552:	f3ca 000b 	ubfx	r0, sl, #0, #12
  402556:	2800      	cmp	r0, #0
  402558:	f47f aeae 	bne.w	4022b8 <_malloc_r+0x248>
  40255c:	eb08 030b 	add.w	r3, r8, fp
  402560:	68ba      	ldr	r2, [r7, #8]
  402562:	f043 0301 	orr.w	r3, r3, #1
  402566:	6053      	str	r3, [r2, #4]
  402568:	e6ee      	b.n	402348 <_malloc_r+0x2d8>
  40256a:	207f      	movs	r0, #127	; 0x7f
  40256c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  402570:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  402574:	e59e      	b.n	4020b4 <_malloc_r+0x44>
  402576:	f104 0108 	add.w	r1, r4, #8
  40257a:	4628      	mov	r0, r5
  40257c:	9300      	str	r3, [sp, #0]
  40257e:	f7ff fc29 	bl	401dd4 <_free_r>
  402582:	9b00      	ldr	r3, [sp, #0]
  402584:	6819      	ldr	r1, [r3, #0]
  402586:	e6df      	b.n	402348 <_malloc_r+0x2d8>
  402588:	2001      	movs	r0, #1
  40258a:	f04f 0900 	mov.w	r9, #0
  40258e:	e6bc      	b.n	40230a <_malloc_r+0x29a>
  402590:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402594:	d805      	bhi.n	4025a2 <_malloc_r+0x532>
  402596:	0bda      	lsrs	r2, r3, #15
  402598:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40259c:	00c9      	lsls	r1, r1, #3
  40259e:	3277      	adds	r2, #119	; 0x77
  4025a0:	e720      	b.n	4023e4 <_malloc_r+0x374>
  4025a2:	f240 5154 	movw	r1, #1364	; 0x554
  4025a6:	428a      	cmp	r2, r1
  4025a8:	d805      	bhi.n	4025b6 <_malloc_r+0x546>
  4025aa:	0c9a      	lsrs	r2, r3, #18
  4025ac:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4025b0:	00c9      	lsls	r1, r1, #3
  4025b2:	327c      	adds	r2, #124	; 0x7c
  4025b4:	e716      	b.n	4023e4 <_malloc_r+0x374>
  4025b6:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4025ba:	227e      	movs	r2, #126	; 0x7e
  4025bc:	e712      	b.n	4023e4 <_malloc_r+0x374>
  4025be:	687b      	ldr	r3, [r7, #4]
  4025c0:	e780      	b.n	4024c4 <_malloc_r+0x454>
  4025c2:	08f0      	lsrs	r0, r6, #3
  4025c4:	f106 0308 	add.w	r3, r6, #8
  4025c8:	e600      	b.n	4021cc <_malloc_r+0x15c>
  4025ca:	bf00      	nop
  4025cc:	20000cc4 	.word	0x20000cc4

004025d0 <__malloc_lock>:
  4025d0:	4801      	ldr	r0, [pc, #4]	; (4025d8 <__malloc_lock+0x8>)
  4025d2:	f7ff bd13 	b.w	401ffc <__retarget_lock_acquire_recursive>
  4025d6:	bf00      	nop
  4025d8:	20000d28 	.word	0x20000d28

004025dc <__malloc_unlock>:
  4025dc:	4801      	ldr	r0, [pc, #4]	; (4025e4 <__malloc_unlock+0x8>)
  4025de:	f7ff bd0f 	b.w	402000 <__retarget_lock_release_recursive>
  4025e2:	bf00      	nop
  4025e4:	20000d28 	.word	0x20000d28

004025e8 <_sbrk_r>:
  4025e8:	b538      	push	{r3, r4, r5, lr}
  4025ea:	4c07      	ldr	r4, [pc, #28]	; (402608 <_sbrk_r+0x20>)
  4025ec:	2300      	movs	r3, #0
  4025ee:	4605      	mov	r5, r0
  4025f0:	4608      	mov	r0, r1
  4025f2:	6023      	str	r3, [r4, #0]
  4025f4:	f7fe fef8 	bl	4013e8 <_sbrk>
  4025f8:	1c43      	adds	r3, r0, #1
  4025fa:	d000      	beq.n	4025fe <_sbrk_r+0x16>
  4025fc:	bd38      	pop	{r3, r4, r5, pc}
  4025fe:	6823      	ldr	r3, [r4, #0]
  402600:	2b00      	cmp	r3, #0
  402602:	d0fb      	beq.n	4025fc <_sbrk_r+0x14>
  402604:	602b      	str	r3, [r5, #0]
  402606:	bd38      	pop	{r3, r4, r5, pc}
  402608:	20000d3c 	.word	0x20000d3c

0040260c <__sread>:
  40260c:	b510      	push	{r4, lr}
  40260e:	460c      	mov	r4, r1
  402610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402614:	f000 f954 	bl	4028c0 <_read_r>
  402618:	2800      	cmp	r0, #0
  40261a:	db03      	blt.n	402624 <__sread+0x18>
  40261c:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40261e:	4403      	add	r3, r0
  402620:	6523      	str	r3, [r4, #80]	; 0x50
  402622:	bd10      	pop	{r4, pc}
  402624:	89a3      	ldrh	r3, [r4, #12]
  402626:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40262a:	81a3      	strh	r3, [r4, #12]
  40262c:	bd10      	pop	{r4, pc}
  40262e:	bf00      	nop

00402630 <__swrite>:
  402630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402634:	4616      	mov	r6, r2
  402636:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40263a:	461f      	mov	r7, r3
  40263c:	05d3      	lsls	r3, r2, #23
  40263e:	460c      	mov	r4, r1
  402640:	4605      	mov	r5, r0
  402642:	d507      	bpl.n	402654 <__swrite+0x24>
  402644:	2200      	movs	r2, #0
  402646:	2302      	movs	r3, #2
  402648:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40264c:	f000 f922 	bl	402894 <_lseek_r>
  402650:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402654:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402658:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40265c:	81a2      	strh	r2, [r4, #12]
  40265e:	463b      	mov	r3, r7
  402660:	4632      	mov	r2, r6
  402662:	4628      	mov	r0, r5
  402664:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402668:	f000 b814 	b.w	402694 <_write_r>

0040266c <__sseek>:
  40266c:	b510      	push	{r4, lr}
  40266e:	460c      	mov	r4, r1
  402670:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402674:	f000 f90e 	bl	402894 <_lseek_r>
  402678:	89a3      	ldrh	r3, [r4, #12]
  40267a:	1c42      	adds	r2, r0, #1
  40267c:	bf0e      	itee	eq
  40267e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  402682:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  402686:	6520      	strne	r0, [r4, #80]	; 0x50
  402688:	81a3      	strh	r3, [r4, #12]
  40268a:	bd10      	pop	{r4, pc}

0040268c <__sclose>:
  40268c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402690:	f000 b878 	b.w	402784 <_close_r>

00402694 <_write_r>:
  402694:	b570      	push	{r4, r5, r6, lr}
  402696:	460d      	mov	r5, r1
  402698:	4c08      	ldr	r4, [pc, #32]	; (4026bc <_write_r+0x28>)
  40269a:	4611      	mov	r1, r2
  40269c:	4606      	mov	r6, r0
  40269e:	461a      	mov	r2, r3
  4026a0:	4628      	mov	r0, r5
  4026a2:	2300      	movs	r3, #0
  4026a4:	6023      	str	r3, [r4, #0]
  4026a6:	f7fd fd65 	bl	400174 <_write>
  4026aa:	1c43      	adds	r3, r0, #1
  4026ac:	d000      	beq.n	4026b0 <_write_r+0x1c>
  4026ae:	bd70      	pop	{r4, r5, r6, pc}
  4026b0:	6823      	ldr	r3, [r4, #0]
  4026b2:	2b00      	cmp	r3, #0
  4026b4:	d0fb      	beq.n	4026ae <_write_r+0x1a>
  4026b6:	6033      	str	r3, [r6, #0]
  4026b8:	bd70      	pop	{r4, r5, r6, pc}
  4026ba:	bf00      	nop
  4026bc:	20000d3c 	.word	0x20000d3c

004026c0 <__register_exitproc>:
  4026c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4026c4:	4d2c      	ldr	r5, [pc, #176]	; (402778 <__register_exitproc+0xb8>)
  4026c6:	4606      	mov	r6, r0
  4026c8:	6828      	ldr	r0, [r5, #0]
  4026ca:	4698      	mov	r8, r3
  4026cc:	460f      	mov	r7, r1
  4026ce:	4691      	mov	r9, r2
  4026d0:	f7ff fc94 	bl	401ffc <__retarget_lock_acquire_recursive>
  4026d4:	4b29      	ldr	r3, [pc, #164]	; (40277c <__register_exitproc+0xbc>)
  4026d6:	681c      	ldr	r4, [r3, #0]
  4026d8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4026dc:	2b00      	cmp	r3, #0
  4026de:	d03e      	beq.n	40275e <__register_exitproc+0x9e>
  4026e0:	685a      	ldr	r2, [r3, #4]
  4026e2:	2a1f      	cmp	r2, #31
  4026e4:	dc1c      	bgt.n	402720 <__register_exitproc+0x60>
  4026e6:	f102 0e01 	add.w	lr, r2, #1
  4026ea:	b176      	cbz	r6, 40270a <__register_exitproc+0x4a>
  4026ec:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4026f0:	2401      	movs	r4, #1
  4026f2:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4026f6:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4026fa:	4094      	lsls	r4, r2
  4026fc:	4320      	orrs	r0, r4
  4026fe:	2e02      	cmp	r6, #2
  402700:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  402704:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  402708:	d023      	beq.n	402752 <__register_exitproc+0x92>
  40270a:	3202      	adds	r2, #2
  40270c:	f8c3 e004 	str.w	lr, [r3, #4]
  402710:	6828      	ldr	r0, [r5, #0]
  402712:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  402716:	f7ff fc73 	bl	402000 <__retarget_lock_release_recursive>
  40271a:	2000      	movs	r0, #0
  40271c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402720:	4b17      	ldr	r3, [pc, #92]	; (402780 <__register_exitproc+0xc0>)
  402722:	b30b      	cbz	r3, 402768 <__register_exitproc+0xa8>
  402724:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402728:	f7ff fc9a 	bl	402060 <malloc>
  40272c:	4603      	mov	r3, r0
  40272e:	b1d8      	cbz	r0, 402768 <__register_exitproc+0xa8>
  402730:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  402734:	6002      	str	r2, [r0, #0]
  402736:	2100      	movs	r1, #0
  402738:	6041      	str	r1, [r0, #4]
  40273a:	460a      	mov	r2, r1
  40273c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  402740:	f04f 0e01 	mov.w	lr, #1
  402744:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  402748:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40274c:	2e00      	cmp	r6, #0
  40274e:	d0dc      	beq.n	40270a <__register_exitproc+0x4a>
  402750:	e7cc      	b.n	4026ec <__register_exitproc+0x2c>
  402752:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  402756:	430c      	orrs	r4, r1
  402758:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40275c:	e7d5      	b.n	40270a <__register_exitproc+0x4a>
  40275e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  402762:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  402766:	e7bb      	b.n	4026e0 <__register_exitproc+0x20>
  402768:	6828      	ldr	r0, [r5, #0]
  40276a:	f7ff fc49 	bl	402000 <__retarget_lock_release_recursive>
  40276e:	f04f 30ff 	mov.w	r0, #4294967295
  402772:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402776:	bf00      	nop
  402778:	20000458 	.word	0x20000458
  40277c:	004028ec 	.word	0x004028ec
  402780:	00402061 	.word	0x00402061

00402784 <_close_r>:
  402784:	b538      	push	{r3, r4, r5, lr}
  402786:	4c07      	ldr	r4, [pc, #28]	; (4027a4 <_close_r+0x20>)
  402788:	2300      	movs	r3, #0
  40278a:	4605      	mov	r5, r0
  40278c:	4608      	mov	r0, r1
  40278e:	6023      	str	r3, [r4, #0]
  402790:	f7fe fe46 	bl	401420 <_close>
  402794:	1c43      	adds	r3, r0, #1
  402796:	d000      	beq.n	40279a <_close_r+0x16>
  402798:	bd38      	pop	{r3, r4, r5, pc}
  40279a:	6823      	ldr	r3, [r4, #0]
  40279c:	2b00      	cmp	r3, #0
  40279e:	d0fb      	beq.n	402798 <_close_r+0x14>
  4027a0:	602b      	str	r3, [r5, #0]
  4027a2:	bd38      	pop	{r3, r4, r5, pc}
  4027a4:	20000d3c 	.word	0x20000d3c

004027a8 <_fclose_r>:
  4027a8:	b570      	push	{r4, r5, r6, lr}
  4027aa:	b159      	cbz	r1, 4027c4 <_fclose_r+0x1c>
  4027ac:	4605      	mov	r5, r0
  4027ae:	460c      	mov	r4, r1
  4027b0:	b110      	cbz	r0, 4027b8 <_fclose_r+0x10>
  4027b2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4027b4:	2b00      	cmp	r3, #0
  4027b6:	d03c      	beq.n	402832 <_fclose_r+0x8a>
  4027b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4027ba:	07d8      	lsls	r0, r3, #31
  4027bc:	d505      	bpl.n	4027ca <_fclose_r+0x22>
  4027be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4027c2:	b92b      	cbnz	r3, 4027d0 <_fclose_r+0x28>
  4027c4:	2600      	movs	r6, #0
  4027c6:	4630      	mov	r0, r6
  4027c8:	bd70      	pop	{r4, r5, r6, pc}
  4027ca:	89a3      	ldrh	r3, [r4, #12]
  4027cc:	0599      	lsls	r1, r3, #22
  4027ce:	d53c      	bpl.n	40284a <_fclose_r+0xa2>
  4027d0:	4621      	mov	r1, r4
  4027d2:	4628      	mov	r0, r5
  4027d4:	f7ff f964 	bl	401aa0 <__sflush_r>
  4027d8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4027da:	4606      	mov	r6, r0
  4027dc:	b133      	cbz	r3, 4027ec <_fclose_r+0x44>
  4027de:	69e1      	ldr	r1, [r4, #28]
  4027e0:	4628      	mov	r0, r5
  4027e2:	4798      	blx	r3
  4027e4:	2800      	cmp	r0, #0
  4027e6:	bfb8      	it	lt
  4027e8:	f04f 36ff 	movlt.w	r6, #4294967295
  4027ec:	89a3      	ldrh	r3, [r4, #12]
  4027ee:	061a      	lsls	r2, r3, #24
  4027f0:	d422      	bmi.n	402838 <_fclose_r+0x90>
  4027f2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4027f4:	b141      	cbz	r1, 402808 <_fclose_r+0x60>
  4027f6:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4027fa:	4299      	cmp	r1, r3
  4027fc:	d002      	beq.n	402804 <_fclose_r+0x5c>
  4027fe:	4628      	mov	r0, r5
  402800:	f7ff fae8 	bl	401dd4 <_free_r>
  402804:	2300      	movs	r3, #0
  402806:	6323      	str	r3, [r4, #48]	; 0x30
  402808:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40280a:	b121      	cbz	r1, 402816 <_fclose_r+0x6e>
  40280c:	4628      	mov	r0, r5
  40280e:	f7ff fae1 	bl	401dd4 <_free_r>
  402812:	2300      	movs	r3, #0
  402814:	6463      	str	r3, [r4, #68]	; 0x44
  402816:	f7ff fa67 	bl	401ce8 <__sfp_lock_acquire>
  40281a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40281c:	2200      	movs	r2, #0
  40281e:	07db      	lsls	r3, r3, #31
  402820:	81a2      	strh	r2, [r4, #12]
  402822:	d50e      	bpl.n	402842 <_fclose_r+0x9a>
  402824:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402826:	f7ff fbe7 	bl	401ff8 <__retarget_lock_close_recursive>
  40282a:	f7ff fa63 	bl	401cf4 <__sfp_lock_release>
  40282e:	4630      	mov	r0, r6
  402830:	bd70      	pop	{r4, r5, r6, pc}
  402832:	f7ff fa2d 	bl	401c90 <__sinit>
  402836:	e7bf      	b.n	4027b8 <_fclose_r+0x10>
  402838:	6921      	ldr	r1, [r4, #16]
  40283a:	4628      	mov	r0, r5
  40283c:	f7ff faca 	bl	401dd4 <_free_r>
  402840:	e7d7      	b.n	4027f2 <_fclose_r+0x4a>
  402842:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402844:	f7ff fbdc 	bl	402000 <__retarget_lock_release_recursive>
  402848:	e7ec      	b.n	402824 <_fclose_r+0x7c>
  40284a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40284c:	f7ff fbd6 	bl	401ffc <__retarget_lock_acquire_recursive>
  402850:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402854:	2b00      	cmp	r3, #0
  402856:	d1bb      	bne.n	4027d0 <_fclose_r+0x28>
  402858:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40285a:	f016 0601 	ands.w	r6, r6, #1
  40285e:	d1b1      	bne.n	4027c4 <_fclose_r+0x1c>
  402860:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402862:	f7ff fbcd 	bl	402000 <__retarget_lock_release_recursive>
  402866:	4630      	mov	r0, r6
  402868:	bd70      	pop	{r4, r5, r6, pc}
  40286a:	bf00      	nop

0040286c <_fstat_r>:
  40286c:	b538      	push	{r3, r4, r5, lr}
  40286e:	460b      	mov	r3, r1
  402870:	4c07      	ldr	r4, [pc, #28]	; (402890 <_fstat_r+0x24>)
  402872:	4605      	mov	r5, r0
  402874:	4611      	mov	r1, r2
  402876:	4618      	mov	r0, r3
  402878:	2300      	movs	r3, #0
  40287a:	6023      	str	r3, [r4, #0]
  40287c:	f7fe fdd3 	bl	401426 <_fstat>
  402880:	1c43      	adds	r3, r0, #1
  402882:	d000      	beq.n	402886 <_fstat_r+0x1a>
  402884:	bd38      	pop	{r3, r4, r5, pc}
  402886:	6823      	ldr	r3, [r4, #0]
  402888:	2b00      	cmp	r3, #0
  40288a:	d0fb      	beq.n	402884 <_fstat_r+0x18>
  40288c:	602b      	str	r3, [r5, #0]
  40288e:	bd38      	pop	{r3, r4, r5, pc}
  402890:	20000d3c 	.word	0x20000d3c

00402894 <_lseek_r>:
  402894:	b570      	push	{r4, r5, r6, lr}
  402896:	460d      	mov	r5, r1
  402898:	4c08      	ldr	r4, [pc, #32]	; (4028bc <_lseek_r+0x28>)
  40289a:	4611      	mov	r1, r2
  40289c:	4606      	mov	r6, r0
  40289e:	461a      	mov	r2, r3
  4028a0:	4628      	mov	r0, r5
  4028a2:	2300      	movs	r3, #0
  4028a4:	6023      	str	r3, [r4, #0]
  4028a6:	f7fe fdc3 	bl	401430 <_lseek>
  4028aa:	1c43      	adds	r3, r0, #1
  4028ac:	d000      	beq.n	4028b0 <_lseek_r+0x1c>
  4028ae:	bd70      	pop	{r4, r5, r6, pc}
  4028b0:	6823      	ldr	r3, [r4, #0]
  4028b2:	2b00      	cmp	r3, #0
  4028b4:	d0fb      	beq.n	4028ae <_lseek_r+0x1a>
  4028b6:	6033      	str	r3, [r6, #0]
  4028b8:	bd70      	pop	{r4, r5, r6, pc}
  4028ba:	bf00      	nop
  4028bc:	20000d3c 	.word	0x20000d3c

004028c0 <_read_r>:
  4028c0:	b570      	push	{r4, r5, r6, lr}
  4028c2:	460d      	mov	r5, r1
  4028c4:	4c08      	ldr	r4, [pc, #32]	; (4028e8 <_read_r+0x28>)
  4028c6:	4611      	mov	r1, r2
  4028c8:	4606      	mov	r6, r0
  4028ca:	461a      	mov	r2, r3
  4028cc:	4628      	mov	r0, r5
  4028ce:	2300      	movs	r3, #0
  4028d0:	6023      	str	r3, [r4, #0]
  4028d2:	f7fd fc31 	bl	400138 <_read>
  4028d6:	1c43      	adds	r3, r0, #1
  4028d8:	d000      	beq.n	4028dc <_read_r+0x1c>
  4028da:	bd70      	pop	{r4, r5, r6, pc}
  4028dc:	6823      	ldr	r3, [r4, #0]
  4028de:	2b00      	cmp	r3, #0
  4028e0:	d0fb      	beq.n	4028da <_read_r+0x1a>
  4028e2:	6033      	str	r3, [r6, #0]
  4028e4:	bd70      	pop	{r4, r5, r6, pc}
  4028e6:	bf00      	nop
  4028e8:	20000d3c 	.word	0x20000d3c

004028ec <_global_impure_ptr>:
  4028ec:	20000030                                0.. 

004028f0 <_init>:
  4028f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4028f2:	bf00      	nop
  4028f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4028f6:	bc08      	pop	{r3}
  4028f8:	469e      	mov	lr, r3
  4028fa:	4770      	bx	lr

004028fc <__init_array_start>:
  4028fc:	00401a81 	.word	0x00401a81

00402900 <__frame_dummy_init_array_entry>:
  402900:	004000f1                                ..@.

00402904 <_fini>:
  402904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402906:	bf00      	nop
  402908:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40290a:	bc08      	pop	{r3}
  40290c:	469e      	mov	lr, r3
  40290e:	4770      	bx	lr

00402910 <__fini_array_start>:
  402910:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <g_ul_lcd_x_length>:
2000000c:	00f0 0000                                   ....

20000010 <g_ul_lcd_y_length>:
20000010:	0140 0000                                   @...

20000014 <SystemCoreClock>:
20000014:	0900 003d                                   ..=.

20000018 <usart_options.8461>:
20000018:	2580 0000 00c0 0000 0800 0000 0000 0000     .%..............

20000028 <_impure_ptr>:
20000028:	0030 2000 0000 0000                         0.. ....

20000030 <impure_data>:
20000030:	0000 0000 031c 2000 0384 2000 03ec 2000     ....... ... ... 
	...
200000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000458 <__atexit_recursive_mutex>:
20000458:	0d18 2000                                   ... 

2000045c <__malloc_av_>:
	...
20000464:	045c 2000 045c 2000 0464 2000 0464 2000     \.. \.. d.. d.. 
20000474:	046c 2000 046c 2000 0474 2000 0474 2000     l.. l.. t.. t.. 
20000484:	047c 2000 047c 2000 0484 2000 0484 2000     |.. |.. ... ... 
20000494:	048c 2000 048c 2000 0494 2000 0494 2000     ... ... ... ... 
200004a4:	049c 2000 049c 2000 04a4 2000 04a4 2000     ... ... ... ... 
200004b4:	04ac 2000 04ac 2000 04b4 2000 04b4 2000     ... ... ... ... 
200004c4:	04bc 2000 04bc 2000 04c4 2000 04c4 2000     ... ... ... ... 
200004d4:	04cc 2000 04cc 2000 04d4 2000 04d4 2000     ... ... ... ... 
200004e4:	04dc 2000 04dc 2000 04e4 2000 04e4 2000     ... ... ... ... 
200004f4:	04ec 2000 04ec 2000 04f4 2000 04f4 2000     ... ... ... ... 
20000504:	04fc 2000 04fc 2000 0504 2000 0504 2000     ... ... ... ... 
20000514:	050c 2000 050c 2000 0514 2000 0514 2000     ... ... ... ... 
20000524:	051c 2000 051c 2000 0524 2000 0524 2000     ... ... $.. $.. 
20000534:	052c 2000 052c 2000 0534 2000 0534 2000     ,.. ,.. 4.. 4.. 
20000544:	053c 2000 053c 2000 0544 2000 0544 2000     <.. <.. D.. D.. 
20000554:	054c 2000 054c 2000 0554 2000 0554 2000     L.. L.. T.. T.. 
20000564:	055c 2000 055c 2000 0564 2000 0564 2000     \.. \.. d.. d.. 
20000574:	056c 2000 056c 2000 0574 2000 0574 2000     l.. l.. t.. t.. 
20000584:	057c 2000 057c 2000 0584 2000 0584 2000     |.. |.. ... ... 
20000594:	058c 2000 058c 2000 0594 2000 0594 2000     ... ... ... ... 
200005a4:	059c 2000 059c 2000 05a4 2000 05a4 2000     ... ... ... ... 
200005b4:	05ac 2000 05ac 2000 05b4 2000 05b4 2000     ... ... ... ... 
200005c4:	05bc 2000 05bc 2000 05c4 2000 05c4 2000     ... ... ... ... 
200005d4:	05cc 2000 05cc 2000 05d4 2000 05d4 2000     ... ... ... ... 
200005e4:	05dc 2000 05dc 2000 05e4 2000 05e4 2000     ... ... ... ... 
200005f4:	05ec 2000 05ec 2000 05f4 2000 05f4 2000     ... ... ... ... 
20000604:	05fc 2000 05fc 2000 0604 2000 0604 2000     ... ... ... ... 
20000614:	060c 2000 060c 2000 0614 2000 0614 2000     ... ... ... ... 
20000624:	061c 2000 061c 2000 0624 2000 0624 2000     ... ... $.. $.. 
20000634:	062c 2000 062c 2000 0634 2000 0634 2000     ,.. ,.. 4.. 4.. 
20000644:	063c 2000 063c 2000 0644 2000 0644 2000     <.. <.. D.. D.. 
20000654:	064c 2000 064c 2000 0654 2000 0654 2000     L.. L.. T.. T.. 
20000664:	065c 2000 065c 2000 0664 2000 0664 2000     \.. \.. d.. d.. 
20000674:	066c 2000 066c 2000 0674 2000 0674 2000     l.. l.. t.. t.. 
20000684:	067c 2000 067c 2000 0684 2000 0684 2000     |.. |.. ... ... 
20000694:	068c 2000 068c 2000 0694 2000 0694 2000     ... ... ... ... 
200006a4:	069c 2000 069c 2000 06a4 2000 06a4 2000     ... ... ... ... 
200006b4:	06ac 2000 06ac 2000 06b4 2000 06b4 2000     ... ... ... ... 
200006c4:	06bc 2000 06bc 2000 06c4 2000 06c4 2000     ... ... ... ... 
200006d4:	06cc 2000 06cc 2000 06d4 2000 06d4 2000     ... ... ... ... 
200006e4:	06dc 2000 06dc 2000 06e4 2000 06e4 2000     ... ... ... ... 
200006f4:	06ec 2000 06ec 2000 06f4 2000 06f4 2000     ... ... ... ... 
20000704:	06fc 2000 06fc 2000 0704 2000 0704 2000     ... ... ... ... 
20000714:	070c 2000 070c 2000 0714 2000 0714 2000     ... ... ... ... 
20000724:	071c 2000 071c 2000 0724 2000 0724 2000     ... ... $.. $.. 
20000734:	072c 2000 072c 2000 0734 2000 0734 2000     ,.. ,.. 4.. 4.. 
20000744:	073c 2000 073c 2000 0744 2000 0744 2000     <.. <.. D.. D.. 
20000754:	074c 2000 074c 2000 0754 2000 0754 2000     L.. L.. T.. T.. 
20000764:	075c 2000 075c 2000 0764 2000 0764 2000     \.. \.. d.. d.. 
20000774:	076c 2000 076c 2000 0774 2000 0774 2000     l.. l.. t.. t.. 
20000784:	077c 2000 077c 2000 0784 2000 0784 2000     |.. |.. ... ... 
20000794:	078c 2000 078c 2000 0794 2000 0794 2000     ... ... ... ... 
200007a4:	079c 2000 079c 2000 07a4 2000 07a4 2000     ... ... ... ... 
200007b4:	07ac 2000 07ac 2000 07b4 2000 07b4 2000     ... ... ... ... 
200007c4:	07bc 2000 07bc 2000 07c4 2000 07c4 2000     ... ... ... ... 
200007d4:	07cc 2000 07cc 2000 07d4 2000 07d4 2000     ... ... ... ... 
200007e4:	07dc 2000 07dc 2000 07e4 2000 07e4 2000     ... ... ... ... 
200007f4:	07ec 2000 07ec 2000 07f4 2000 07f4 2000     ... ... ... ... 
20000804:	07fc 2000 07fc 2000 0804 2000 0804 2000     ... ... ... ... 
20000814:	080c 2000 080c 2000 0814 2000 0814 2000     ... ... ... ... 
20000824:	081c 2000 081c 2000 0824 2000 0824 2000     ... ... $.. $.. 
20000834:	082c 2000 082c 2000 0834 2000 0834 2000     ,.. ,.. 4.. 4.. 
20000844:	083c 2000 083c 2000 0844 2000 0844 2000     <.. <.. D.. D.. 
20000854:	084c 2000 084c 2000 0854 2000 0854 2000     L.. L.. T.. T.. 

20000864 <__malloc_sbrk_base>:
20000864:	ffff ffff                                   ....

20000868 <__malloc_trim_threshold>:
20000868:	0000 0002                                   ....
