<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="751pt" height="638pt"
 viewBox="0.00 0.00 751.00 638.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 634)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-634 747,-634 747,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 723,-8 723,-8 729,-8 735,-14 735,-20 735,-20 735,-610 735,-610 735,-616 729,-622 723,-622 723,-622 20,-622 20,-622 14,-622 8,-616 8,-610 8,-610 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="371.5" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="371.5" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\kernel&#61;&#10;\kernel_addr_check&#61;true&#10;\kernel_extras&#61;&#10;\load_addr_mask&#61;18446744073709551615&#10;\load_offset&#61;0&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;0:536870911&#10;\memories&#61;system.mem_ctrls&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;&#45;1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 715,-16 715,-16 721,-16 727,-22 727,-28 727,-28 727,-564 727,-564 727,-570 721,-576 715,-576 715,-576 28,-576 28,-576 22,-576 16,-570 16,-564 16,-564 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="371.5" y="-560.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="371.5" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\response_latency&#61;2&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M382,-354C382,-354 506,-354 506,-354 512,-354 518,-360 518,-366 518,-366 518,-433 518,-433 518,-439 512,-445 506,-445 506,-445 382,-445 382,-445 376,-445 370,-439 370,-433 370,-433 370,-366 370,-366 370,-360 376,-354 382,-354"/>
<text text-anchor="middle" x="444" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="444" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust12" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust12"><a xlink:title="IDD0&#61;0.08&#10;\IDD02&#61;0.004&#10;\IDD2N&#61;0.034&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.025&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.047&#10;\IDD3N2&#61;0.003&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.041&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.243&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.228&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.28&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.03&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.2&#10;\VDD2&#61;2.5&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;2&#10;\banks_per_rank&#61;8&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\default_p_state&#61;UNDEFINED&#10;\device_bus_width&#61;16&#10;\device_rowbuffer_size&#61;2048&#10;\device_size&#61;1073741824&#10;\devices_per_rank&#61;4&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\mem_sched_policy&#61;frfcfs&#10;\min_writes_per_switch&#61;16&#10;\null&#61;false&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\page_policy&#61;open_adaptive&#10;\power_model&#61;&#10;\qos_masters&#61; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\range&#61;0:536870911&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;64&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\tBURST&#61;3332&#10;\tCCD_L&#61;5000&#10;\tCCD_L_WR&#61;5000&#10;\tCK&#61;833&#10;\tCL&#61;14160&#10;\tCS&#61;1666&#10;\tRAS&#61;32000&#10;\tRCD&#61;14160&#10;\tREFI&#61;7800000&#10;\tRFC&#61;350000&#10;\tRP&#61;14160&#10;\tRRD&#61;5300&#10;\tRRD_L&#61;6400&#10;\tRTP&#61;7500&#10;\tRTW&#61;1666&#10;\tWR&#61;15000&#10;\tWTR&#61;5000&#10;\tXAW&#61;30000&#10;\tXP&#61;6000&#10;\tXPDLL&#61;0&#10;\tXS&#61;340000&#10;\tXSDLL&#61;0&#10;\write_buffer_size&#61;128&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M36,-163C36,-163 157,-163 157,-163 163,-163 169,-169 169,-175 169,-175 169,-242 169,-242 169,-248 163,-254 157,-254 157,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="96.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="96.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR4_2400_4x16</text>
</a>
</g>
</g>
<g id="clust15" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust15"><a xlink:title="branchPred&#61;Null&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\cpu_id&#61;0&#10;\default_p_state&#61;UNDEFINED&#10;\do_checkpoint_insts&#61;true&#10;\do_quiesce&#61;true&#10;\do_statistics_insts&#61;true&#10;\dtb&#61;system.cpu.dtb&#10;\eventq_index&#61;0&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;system.cpu.interrupts&#10;\isa&#61;system.cpu.isa&#10;\itb&#61;system.cpu.itb&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\numThreads&#61;1&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\profile&#61;0&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\tracer&#61;system.cpu.tracer&#10;\wait_for_remote_gdb&#61;false&#10;\workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M201,-24C201,-24 705,-24 705,-24 711,-24 717,-30 717,-36 717,-36 717,-334 717,-334 717,-340 711,-346 705,-346 705,-346 201,-346 201,-346 195,-346 189,-340 189,-334 189,-334 189,-36 189,-36 189,-30 195,-24 201,-24"/>
<text text-anchor="middle" x="453" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="453" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: TimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust16" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust16"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M209,-32C209,-32 377,-32 377,-32 383,-32 389,-38 389,-44 389,-44 389,-111 389,-111 389,-117 383,-123 377,-123 377,-123 209,-123 209,-123 203,-123 197,-117 197,-111 197,-111 197,-44 197,-44 197,-38 203,-32 209,-32"/>
<text text-anchor="middle" x="293" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="293" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust20" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust20"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M576,-155C576,-155 697,-155 697,-155 703,-155 709,-161 709,-167 709,-167 709,-288 709,-288 709,-294 703,-300 697,-300 697,-300 576,-300 576,-300 570,-300 564,-294 564,-288 564,-288 564,-167 564,-167 564,-161 570,-155 576,-155"/>
<text text-anchor="middle" x="636.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="636.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust21" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust21"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M584,-163C584,-163 689,-163 689,-163 695,-163 701,-169 701,-175 701,-175 701,-242 701,-242 701,-248 695,-254 689,-254 689,-254 584,-254 584,-254 578,-254 572,-248 572,-242 572,-242 572,-175 572,-175 572,-169 578,-163 584,-163"/>
<text text-anchor="middle" x="636.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="636.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust26" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust26"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M423,-155C423,-155 544,-155 544,-155 550,-155 556,-161 556,-167 556,-167 556,-288 556,-288 556,-294 550,-300 544,-300 544,-300 423,-300 423,-300 417,-300 411,-294 411,-288 411,-288 411,-167 411,-167 411,-161 417,-155 423,-155"/>
<text text-anchor="middle" x="483.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="483.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust27" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust27"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M431,-163C431,-163 536,-163 536,-163 542,-163 548,-169 548,-175 548,-175 548,-242 548,-242 548,-248 542,-254 536,-254 536,-254 431,-254 431,-254 425,-254 419,-248 419,-242 419,-242 419,-175 419,-175 419,-169 425,-163 431,-163"/>
<text text-anchor="middle" x="483.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="483.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust32" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust32"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;65536&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M469,-32C469,-32 637,-32 637,-32 643,-32 649,-38 649,-44 649,-44 649,-111 649,-111 649,-117 643,-123 637,-123 637,-123 469,-123 469,-123 463,-123 457,-117 457,-111 457,-111 457,-44 457,-44 457,-38 463,-32 469,-32"/>
<text text-anchor="middle" x="553" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="553" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M447.5,-493.5C447.5,-493.5 518.5,-493.5 518.5,-493.5 524.5,-493.5 530.5,-499.5 530.5,-505.5 530.5,-505.5 530.5,-517.5 530.5,-517.5 530.5,-523.5 524.5,-529.5 518.5,-529.5 518.5,-529.5 447.5,-529.5 447.5,-529.5 441.5,-529.5 435.5,-523.5 435.5,-517.5 435.5,-517.5 435.5,-505.5 435.5,-505.5 435.5,-499.5 441.5,-493.5 447.5,-493.5"/>
<text text-anchor="middle" x="483" y="-507.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M468,-362.5C468,-362.5 498,-362.5 498,-362.5 504,-362.5 510,-368.5 510,-374.5 510,-374.5 510,-386.5 510,-386.5 510,-392.5 504,-398.5 498,-398.5 498,-398.5 468,-398.5 468,-398.5 462,-398.5 456,-392.5 456,-386.5 456,-386.5 456,-374.5 456,-374.5 456,-368.5 462,-362.5 468,-362.5"/>
<text text-anchor="middle" x="483" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M483,-493.37C483,-471.781 483,-434.412 483,-408.852"/>
<polygon fill="black" stroke="black" points="486.5,-408.701 483,-398.701 479.5,-408.701 486.5,-408.701"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M390,-362.5C390,-362.5 426,-362.5 426,-362.5 432,-362.5 438,-368.5 438,-374.5 438,-374.5 438,-386.5 438,-386.5 438,-392.5 432,-398.5 426,-398.5 426,-398.5 390,-398.5 390,-398.5 384,-398.5 378,-392.5 378,-386.5 378,-386.5 378,-374.5 378,-374.5 378,-368.5 384,-362.5 390,-362.5"/>
<text text-anchor="middle" x="408" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node4" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M117,-171.5C117,-171.5 147,-171.5 147,-171.5 153,-171.5 159,-177.5 159,-183.5 159,-183.5 159,-195.5 159,-195.5 159,-201.5 153,-207.5 147,-207.5 147,-207.5 117,-207.5 117,-207.5 111,-207.5 105,-201.5 105,-195.5 105,-195.5 105,-183.5 105,-183.5 105,-177.5 111,-171.5 117,-171.5"/>
<text text-anchor="middle" x="132" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M377.706,-379.216C321.189,-378.054 202.706,-372.44 173,-346 136.524,-313.534 130.752,-252.844 130.755,-217.652"/>
<polygon fill="black" stroke="black" points="134.255,-217.662 130.914,-207.608 127.256,-217.552 134.255,-217.662"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M217,-40.5C217,-40.5 277,-40.5 277,-40.5 283,-40.5 289,-46.5 289,-52.5 289,-52.5 289,-64.5 289,-64.5 289,-70.5 283,-76.5 277,-76.5 277,-76.5 217,-76.5 217,-76.5 211,-76.5 205,-70.5 205,-64.5 205,-64.5 205,-52.5 205,-52.5 205,-46.5 211,-40.5 217,-40.5"/>
<text text-anchor="middle" x="247" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge3" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M454.59,-357.241C452.111,-355.969 449.567,-354.86 447,-354 433.193,-349.372 195.139,-356.453 185,-346 170.224,-330.766 178.974,-175.349 185,-155 194.037,-124.484 216.23,-94.5792 231.456,-76.5863"/>
<polygon fill="black" stroke="black" points="452.83,-360.267 463.205,-362.413 456.432,-354.265 452.83,-360.267"/>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node9" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M592,-171.5C592,-171.5 622,-171.5 622,-171.5 628,-171.5 634,-177.5 634,-183.5 634,-183.5 634,-195.5 634,-195.5 634,-201.5 628,-207.5 622,-207.5 622,-207.5 592,-207.5 592,-207.5 586,-207.5 580,-201.5 580,-195.5 580,-195.5 580,-183.5 580,-183.5 580,-177.5 586,-171.5 592,-171.5"/>
<text text-anchor="middle" x="607" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_dtb_walker_port -->
<g id="edge6" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M519.871,-367.909C531.432,-362.754 543.403,-355.618 552,-346 588.449,-305.221 601.125,-238.732 605.213,-207.597"/>
<polygon fill="black" stroke="black" points="518.285,-364.776 510.34,-371.785 520.922,-371.26 518.285,-364.776"/>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node10" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M468,-171.5C468,-171.5 498,-171.5 498,-171.5 504,-171.5 510,-177.5 510,-183.5 510,-183.5 510,-195.5 510,-195.5 510,-201.5 504,-207.5 498,-207.5 498,-207.5 468,-207.5 468,-207.5 462,-207.5 456,-201.5 456,-195.5 456,-195.5 456,-183.5 456,-183.5 456,-177.5 462,-171.5 468,-171.5"/>
<text text-anchor="middle" x="483" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_itb_walker_port -->
<g id="edge5" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_itb_walker_port</title>
<path fill="none" stroke="black" d="M483,-352.16C483,-312.613 483,-240.589 483,-207.703"/>
<polygon fill="black" stroke="black" points="479.5,-352.394 483,-362.394 486.5,-352.394 479.5,-352.394"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node11" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M569,-40.5C569,-40.5 629,-40.5 629,-40.5 635,-40.5 641,-46.5 641,-52.5 641,-52.5 641,-64.5 641,-64.5 641,-70.5 635,-76.5 629,-76.5 629,-76.5 569,-76.5 569,-76.5 563,-76.5 557,-70.5 557,-64.5 557,-64.5 557,-52.5 557,-52.5 557,-46.5 563,-40.5 569,-40.5"/>
<text text-anchor="middle" x="599" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge4" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M520.212,-379.492C577.107,-378.599 681.606,-373.189 705,-346 760.366,-281.652 739.516,-232.555 705,-155 689.591,-120.376 654.738,-93.0266 629.187,-76.6238"/>
<polygon fill="black" stroke="black" points="520.131,-375.993 510.173,-379.611 520.213,-382.992 520.131,-375.993"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node5" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M209.5,-171.5C209.5,-171.5 276.5,-171.5 276.5,-171.5 282.5,-171.5 288.5,-177.5 288.5,-183.5 288.5,-183.5 288.5,-195.5 288.5,-195.5 288.5,-201.5 282.5,-207.5 276.5,-207.5 276.5,-207.5 209.5,-207.5 209.5,-207.5 203.5,-207.5 197.5,-201.5 197.5,-195.5 197.5,-195.5 197.5,-183.5 197.5,-183.5 197.5,-177.5 203.5,-171.5 209.5,-171.5"/>
<text text-anchor="middle" x="243" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node8" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M318.5,-40.5C318.5,-40.5 369.5,-40.5 369.5,-40.5 375.5,-40.5 381.5,-46.5 381.5,-52.5 381.5,-52.5 381.5,-64.5 381.5,-64.5 381.5,-70.5 375.5,-76.5 369.5,-76.5 369.5,-76.5 318.5,-76.5 318.5,-76.5 312.5,-76.5 306.5,-70.5 306.5,-64.5 306.5,-64.5 306.5,-52.5 306.5,-52.5 306.5,-46.5 312.5,-40.5 318.5,-40.5"/>
<text text-anchor="middle" x="344" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge7" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M258.052,-171.265C269.305,-158.215 284.936,-139.739 298,-123 307.544,-110.771 317.706,-96.8471 326.044,-85.1602"/>
<polygon fill="black" stroke="black" points="329.097,-86.9065 332.025,-76.7244 323.386,-82.8579 329.097,-86.9065"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node6" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M319,-171.5C319,-171.5 391,-171.5 391,-171.5 397,-171.5 403,-177.5 403,-183.5 403,-183.5 403,-195.5 403,-195.5 403,-201.5 397,-207.5 391,-207.5 391,-207.5 319,-207.5 319,-207.5 313,-207.5 307,-201.5 307,-195.5 307,-195.5 307,-183.5 307,-183.5 307,-177.5 313,-171.5 319,-171.5"/>
<text text-anchor="middle" x="355" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node12" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M476.5,-40.5C476.5,-40.5 527.5,-40.5 527.5,-40.5 533.5,-40.5 539.5,-46.5 539.5,-52.5 539.5,-52.5 539.5,-64.5 539.5,-64.5 539.5,-70.5 533.5,-76.5 527.5,-76.5 527.5,-76.5 476.5,-76.5 476.5,-76.5 470.5,-76.5 464.5,-70.5 464.5,-64.5 464.5,-64.5 464.5,-52.5 464.5,-52.5 464.5,-46.5 470.5,-40.5 476.5,-40.5"/>
<text text-anchor="middle" x="502" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge8" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M374.52,-171.37C400.22,-148.817 445.543,-109.044 474.649,-83.5018"/>
<polygon fill="black" stroke="black" points="477.191,-85.9277 482.399,-76.7011 472.574,-80.6663 477.191,-85.9277"/>
</g>
</g>
</svg>
