# do Lab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:31:04 on Sep 25,2024
# vlog -work work Lab3.vo 
# -- Compiling module Lab3
# 
# Top level modules:
# 	Lab3
# End time: 21:31:04 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:31:04 on Sep 25,2024
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module Lab3_vlg_sample_tst
# -- Compiling module Lab3_vlg_check_tst
# -- Compiling module Lab3_vlg_vec_tst
# 
# Top level modules:
# 	Lab3_vlg_vec_tst
# End time: 21:31:04 on Sep 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -do "Lab3.do" 
# Start time: 21:31:04 on Sep 25,2024
# Loading work.Lab3_vlg_vec_tst
# Loading work.Lab3
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading work.Lab3_vlg_sample_tst
# Loading work.Lab3_vlg_check_tst
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ERROR! Vector Mismatch for output port Sb :: @time = 20000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port Sc :: @time = 20000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port Sc :: @time = 30000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port Sf :: @time = 30000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port Se :: @time = 40000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port Sa :: @time = 50000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port Sd :: @time = 50000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port Sa :: @time = 60000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port Sc :: @time = 60000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port Sd :: @time = 60000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port Sf :: @time = 60000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port Sg :: @time = 60000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port Sb :: @time = 70000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port Sd :: @time = 80000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port Sf :: @time = 80000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port Sg :: @time = 80000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port Sb :: @time = 100000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port Sf :: @time = 100000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port Sg :: @time = 100000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port Sd :: @time = 120000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port Se :: @time = 120000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port Sa :: @time = 130000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port Sb :: @time = 130000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port Sc :: @time = 130000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port Sf :: @time = 130000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port Sb :: @time = 140000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port Sc :: @time = 140000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port Sb :: @time = 150000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port Sc :: @time = 150000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port Sa :: @time = 160000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port Sf :: @time = 160000.000 ps
#      Expected value = 1
#      Real value = 0
#          31 mismatched vectors : Simulation failed !
# ** Note: $finish    : Waveform1.vwf.vt(408)
#    Time: 1 us  Iteration: 0  Instance: /Lab3_vlg_vec_tst/tb_out
# End time: 21:31:05 on Sep 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
