Summary
======
Overall execution cycle = 267200613
Total execution cycles per core:
- Processor 0 = 266429239
- Processor 1 = 263376966
- Processor 2 = 33068313
- Processor 3 = 267200613
======
Number of compute cycles per core:
- Processor 0 = 17729254
- Processor 1 = 17120545
- Processor 2 = 17556877
- Processor 3 = 17140113
======
Number of load/store instructions per core:
- Processor 0: Load = 2380720, Store = 889412
- Processor 1: Load = 2388005, Store = 899247
- Processor 2: Load = 74523, Store = 43175
- Processor 3: Load = 2416052, Store = 908867
======
Number of idle cycles
- Processor 0 = 248699985
- Processor 1 = 246256421
- Processor 2 = 15511436
- Processor 3 = 250060500
======
Data cache miss rate for each core
- Processor 0 = 0.41288394474596135 (1350185/3270132)
- Processor 1 = 0.41129825154870997 (1352041/3287252)
- Processor 2 = 0.52912538870669 (62277/117698)
- Processor 3 = 0.4149472513465742 (1379666/3324919)
======
Amount of Data traffic in bytes on the bus
= 2001119
======
Number of invalidations or updates on the bus
= 598336
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2896576, numSharedAccess = 373556
- Cache 1: numPrivateAccess = 2929161, numSharedAccess = 358091
- Cache 2: numPrivateAccess = 96572, numSharedAccess = 21126
- Cache 3: numPrivateAccess = 2928716, numSharedAccess = 396203
======
Number of times each state is entered
- Cache 0: numO = 14
- Cache 1: numO = 1
- Cache 2: numO = 16
- Cache 3: numO = 3
