INTSTYLE=ise
INFILE=/home/josh/ComArch/FPGA_Study/Verilog_files/sevseg_display/seg_test.ncd
OUTFILE=/home/josh/ComArch/FPGA_Study/Verilog_files/sevseg_display/seg_test.bit
FAMILY=Spartan6
PART=xc6slx9-2tqg144
WORKINGDIR=/home/josh/ComArch/FPGA_Study/Verilog_files/sevseg_display
LICENSE=WebPack
USER_INFO=211475887_0_0_838
