Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Nov 30 19:17:17 2017
| Host         : LAPTOP-MKE09LNG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab06_control_sets_placed.rpt
| Design       : Lab06
| Device       : xc7a75t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            7 |
| No           | No                    | Yes                    |              43 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              24 |            8 |
| Yes          | No                    | Yes                    |             256 |          135 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------------+---------------------------------+------------------+----------------+
|     Clock Signal    |          Enable Signal         |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------+--------------------------------+---------------------------------+------------------+----------------+
|  CLK50MHZ_IBUF_BUFG | my_inc/addr_b                  |                                 |                2 |              4 |
|  CLK50MHZ_IBUF_BUFG |                                |                                 |                7 |              8 |
|  CLK50MHZ_IBUF_BUFG | my_inc/regfile_reg[3][15][0]   | my_regfile/regfile_reg[15][0]_0 |                8 |             16 |
|  CLK50MHZ_IBUF_BUFG | my_inc/regfile_reg[4][15][0]   | my_regfile/regfile_reg[15][0]_0 |                8 |             16 |
|  CLK50MHZ_IBUF_BUFG | my_inc/regfile_reg[5][15][0]   | my_regfile/regfile_reg[15][0]_0 |               10 |             16 |
|  CLK50MHZ_IBUF_BUFG | my_inc/regfile_reg[6][15][0]   | my_regfile/regfile_reg[15][0]_0 |                7 |             16 |
|  CLK50MHZ_IBUF_BUFG | my_inc/regfile_reg[7][15][0]   | my_regfile/regfile_reg[15][0]_0 |                7 |             16 |
|  CLK50MHZ_IBUF_BUFG | my_inc/regfile_reg[8][15][0]   | my_regfile/regfile_reg[15][0]_0 |                7 |             16 |
|  CLK50MHZ_IBUF_BUFG | my_inc/regfile_reg[9][15][0]   | my_regfile/regfile_reg[15][0]_0 |                9 |             16 |
|  CLK50MHZ_IBUF_BUFG | my_inc/regfile_reg[1][15]_0[0] | my_regfile/regfile_reg[15][0]_0 |                7 |             16 |
|  CLK50MHZ_IBUF_BUFG | my_inc/regfile_reg[2][15][0]   | my_regfile/regfile_reg[15][0]_0 |               13 |             16 |
|  CLK50MHZ_IBUF_BUFG | my_inc/E[0]                    | my_regfile/regfile_reg[15][0]_0 |                8 |             16 |
|  CLK50MHZ_IBUF_BUFG | my_inc/regfile_reg[10][15][0]  | my_regfile/regfile_reg[15][0]_0 |                9 |             16 |
|  CLK50MHZ_IBUF_BUFG | my_inc/regfile_reg[11][15][0]  | my_regfile/regfile_reg[15][0]_0 |                8 |             16 |
|  CLK50MHZ_IBUF_BUFG | my_inc/regfile_reg[12][15][0]  | my_regfile/regfile_reg[15][0]_0 |                8 |             16 |
|  CLK50MHZ_IBUF_BUFG | my_inc/regfile_reg[13][15][0]  | my_regfile/regfile_reg[15][0]_0 |                8 |             16 |
|  CLK50MHZ_IBUF_BUFG | my_inc/regfile_reg[14][15][0]  | my_regfile/regfile_reg[15][0]_0 |               10 |             16 |
|  CLK50MHZ_IBUF_BUFG | my_inc/regfile_reg[15][15][0]  | my_regfile/regfile_reg[15][0]_0 |                8 |             16 |
|  CLK50MHZ_IBUF_BUFG | my_inc/data_c                  |                                 |                6 |             20 |
|  CLK50MHZ_IBUF_BUFG |                                | my_regfile/regfile_reg[15][0]_0 |               10 |             43 |
+---------------------+--------------------------------+---------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 8      |                     1 |
| 16+    |                    18 |
+--------+-----------------------+


