


ARM Macro Assembler    Page 1 


    1 00000000         ; ADC Registers
    2 00000000 400FE638 
                       RCGCADC EQU              0x400FE638  ; ADC clock registe
                                                            r
    3 00000000         
    4 00000000         ; ADC0 base address EQU 0x40038000
    5 00000000 40038000 
                       ADC0_ACTSS
                               EQU              0x40038000  ; Sample sequencer 
                                                            (ADC0 base address)
                                                            
    6 00000000 40038004 
                       ADC0_RIS
                               EQU              0x40038004  ; Interrupt status
    7 00000000 40038008 
                       ADC0_IM EQU              0x40038008  ; Interrupt select
    8 00000000 40038034 
                       ADC0_ISC
                               EQU              0x40038034  ; Interrupt status 
                                                            and clear
    9 00000000 40038014 
                       ADC0_EMUX
                               EQU              0x40038014  ; Trigger select
   10 00000000 40038028 
                       ADC0_PSSI
                               EQU              0x40038028  ; Initiate sample
   11 00000000 400380A0 
                       ADC0_SSMUX3
                               EQU              0x400380A0  ; Input channel sel
                                                            ect
   12 00000000 400380A4 
                       ADC0_SSCTL3
                               EQU              0x400380A4  ; Sample sequence c
                                                            ontrol
   13 00000000 400380A8 
                       ADC0_SSFIFO3
                               EQU              0x400380A8  ; Channel 3 results
                                                            
   14 00000000 40038FC4 
                       ADC0_PP EQU              0x40038FC4  ; Sample rate
   15 00000000 40038FC4 
                       ADC0_TTSSEL
                               EQU              0x40038FC4  ; Trigger source se
                                                            lect
   16 00000000         
   17 00000000         ; GPIO Registers
   18 00000000 400FE608 
                       RCGCGPIO
                               EQU              0x400FE608  ; GPIO clock regist
                                                            er
   19 00000000         ; PORT E base address EQU 0x40024000
   20 00000000 4002451C 
                       PORTE_DEN
                               EQU              0x4002451C  ; Digital Enable
   21 00000000 4002452C 
                       PORTE_PCTL
                               EQU              0x4002452C  ; Alternative funct
                                                            ion configuration
   22 00000000 40024420 



ARM Macro Assembler    Page 2 


                       PORTE_AFSEL
                               EQU              0x40024420  ; Alternate functio
                                                            n select
   23 00000000 40024528 
                       PORTE_AMSEL
                               EQU              0x40024528  ; Enable analog 
   24 00000000         
   25 00000000         ; PORT F base address EQU 0x40025000
   26 00000000 4002551C 
                       PORTF_DEN
                               EQU              0x4002551C  ; Digital Enable
   27 00000000 40025528 
                       PORTF_AMSEL
                               EQU              0x40025528  ; Enable analog
   28 00000000 40025400 
                       PORTF_GPIODIR
                               EQU              0x40025400  ; Direction
   29 00000000 40025510 
                       PORTF_GPIOPUR
                               EQU              0x40025510  ;
   30 00000000         
   31 00000000         
   32 00000000         
   33 00000000         
   34 00000000         ;label   directive   value   comment
   35 00000000                 AREA             InitializeRoutine,CODE,READONLY
   36 00000000                 THUMB
   37 00000000                 EXPORT           initialize
   38 00000000         
   39 00000000         initialize
                               PROC
   40 00000000         
   41 00000000 B503            PUSH{LR,R1,R0}
   42 00000002         
   43 00000002         ; Start clocks for features to be used
   44 00000002 492E            LDR              R1, =RCGCADC 
                                                            ; Turn on ADC clock
                                                            
   45 00000004 6808            LDR              R0, [R1]
   46 00000006 F040 0001       ORR              R0, R0, #0x01 ; set bit 0 to en
                                                            able ADC0 clock
   47 0000000A 6008            STR              R0, [R1]
   48 0000000C BF00            NOP
   49 0000000E BF00            NOP
   50 00000010 BF00            NOP                          ; Let clock stabili
                                                            ze
   51 00000012 492B            LDR              R1, =RCGCGPIO ; Turn on GPIO cl
                                                            ock
   52 00000014 6808            LDR              R0, [R1]
   53 00000016 F040 0030       ORR              R0, R0, #0x30 ; set bit 4 and 5
                                                             to enable port E a
                                                            nd port F clock
   54 0000001A 6008            STR              R0, [R1]
   55 0000001C BF00            NOP
   56 0000001E BF00            NOP
   57 00000020 BF00            NOP                          ; Let clock stabili
                                                            ze
   58 00000022         
   59 00000022         ; Setup GPIO to make PE3 input for ADC0



ARM Macro Assembler    Page 3 


   60 00000022         ; Enable alternate functions
   61 00000022 4928            LDR              R1, =PORTE_AFSEL
   62 00000024 6808            LDR              R0, [R1]
   63 00000026 F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able alt functions 
                                                            on PE3
   64 0000002A 6008            STR              R0, [R1]
   65 0000002C         ; PCTL does not have to be configured
   66 0000002C         ; since ADC0 is automatically selected when
   67 0000002C         ; port pin is set to analog.
   68 0000002C         ; Disable digital on PE3
   69 0000002C         
   70 0000002C 4926            LDR              R1, =PORTE_DEN
   71 0000002E 6808            LDR              R0, [R1]
   72 00000030 F020 0008       BIC              R0, R0, #0x08 ; clear bit 3 to 
                                                            disable analog on P
                                                            E3
   73 00000034 6008            STR              R0, [R1]
   74 00000036         
   75 00000036         ; Enable analog on PE3
   76 00000036 4925            LDR              R1, =PORTE_AMSEL
   77 00000038 6808            LDR              R0, [R1]
   78 0000003A F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able analog on PE3
   79 0000003E 6008            STR              R0, [R1]
   80 00000040         
   81 00000040         ;Configure Port PB4 for switch input
   82 00000040         
   83 00000040 4923            LDR              R1, =PORTF_DEN
   84 00000042 6808            LDR              R0, [R1]
   85 00000044 F040 0010       ORR              R0, R0, #0x10 ; set bit 4 to en
                                                            able analog on PF4
   86 00000048 6008            STR              R0, [R1]
   87 0000004A         ; Enable analog on PE3
   88 0000004A 4922            LDR              R1, =PORTF_AMSEL
   89 0000004C 6808            LDR              R0, [R1]
   90 0000004E F020 0010       BIC              R0, R0, #0x10 ; clear bit 4 to 
                                                            disable analog on P
                                                            F4
   91 00000052 6008            STR              R0, [R1]
   92 00000054         
   93 00000054 4920            LDR              R1, =PORTF_GPIODIR
   94 00000056 6808            LDR              R0, [R1]
   95 00000058 F020 0010       BIC              R0, R0, #0x10 ; clear bit 4 mak
                                                            e input
   96 0000005C 6008            STR              R0, [R1]
   97 0000005E         
   98 0000005E 491F            LDR              R1, =PORTF_GPIOPUR
   99 00000060 6808            LDR              R0, [R1]
  100 00000062 F040 0010       ORR              R0, R0, #0x10 ; pull up PF4 for
                                                             switch
  101 00000066 6008            STR              R0, [R1]
  102 00000068         
  103 00000068         
  104 00000068         
  105 00000068         
  106 00000068         
  107 00000068         ; Disable sequencer while ADC setup
  108 00000068 491D            LDR              R1, =ADC0_ACTSS



ARM Macro Assembler    Page 4 


  109 0000006A 6808            LDR              R0, [R1]
  110 0000006C F020 0008       BIC              R0, R0, #0x08 ; clear bit 3 to 
                                                            disable seq 3
  111 00000070 6008            STR              R0, [R1]
  112 00000072         
  113 00000072         ; Select PWM generator's PWM module
  114 00000072 491C            LDR              R1, =ADC0_TTSSEL
  115 00000074 6808            LDR              R0, [R1]
  116 00000076 F020 0030       BIC              R0, R0, #0x30 ; select PWM zero
                                                             for generator zero
                                                             
  117 0000007A 6008            STR              R0, [R1]
  118 0000007C         
  119 0000007C         ; Select trigger source
  120 0000007C 491A            LDR              R1, =ADC0_EMUX
  121 0000007E 6808            LDR              R0, [R1]
  122 00000080 F420 4070       BIC              R0, R0, #0xF000 
                                                            ; clear bits 15:12 
                                                            
  123 00000084 F440 40C0       ORR              R0, R0, #0x6000 ; Use PWM gener
                                                            ator 0 for triggeri
                                                            ng
  124 00000088 6008            STR              R0, [R1]
  125 0000008A         
  126 0000008A         ; Select input channel
  127 0000008A 4918            LDR              R1, =ADC0_SSMUX3
  128 0000008C 6808            LDR              R0, [R1]
  129 0000008E F020 000F       BIC              R0, R0, #0x000F ; clear bits 3:
                                                            0 to select AIN0
  130 00000092 6008            STR              R0, [R1]
  131 00000094         ; Config sample sequence
  132 00000094 4916            LDR              R1, =ADC0_SSCTL3
  133 00000096 6808            LDR              R0, [R1]
  134 00000098 F040 0006       ORR              R0, R0, #0x06 ; set bit 1 (END0
                                                            ) ?EN
  135 0000009C 6008            STR              R0, [R1]
  136 0000009E         ; Set sample rate
  137 0000009E 4911            LDR              R1, =ADC0_PP
  138 000000A0 6808            LDR              R0, [R1]
  139 000000A2 F020 000F       BIC              R0, #0x0F   ; 
  140 000000A6 F040 0001       ORR              R0, R0, #0x01 ; set bits 3:0 to
                                                             1 for 125k sps
  141 000000AA 6008            STR              R0, [R1]
  142 000000AC         ; Done with setup, enable sequencer
  143 000000AC 490C            LDR              R1, =ADC0_ACTSS
  144 000000AE 6808            LDR              R0, [R1]
  145 000000B0 F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able seq 3
  146 000000B4 6008            STR              R0, [R1]    ; sampling enabled 
                                                            but not initiated y
                                                            et
  147 000000B6         
  148 000000B6 E8BD 4003       POP{LR,R1,R0}
  149 000000BA 4770            BX               LR
  150 000000BC                 ENDP
  151 000000BC         
  152 000000BC                 ALIGN
  153 000000BC                 END
              400FE638 



ARM Macro Assembler    Page 5 


              400FE608 
              40024420 
              4002451C 
              40024528 
              4002551C 
              40025528 
              40025400 
              40025510 
              40038000 
              40038FC4 
              40038014 
              400380A0 
              400380A4 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\initialize.d -o.\objects\initialize.o -I.\RTE\_Target
_1 -IC:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 -IC:\Keil_v
5\ARM\CMSIS\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION 
SETA 524" --predefine="TM4C1231H6PM SETA 1" --list=.\listings\initialize.lst co
des\initialize.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

InitializeRoutine 00000000

Symbol: InitializeRoutine
   Definitions
      At line 35 in file codes\initialize.s
   Uses
      None
Comment: InitializeRoutine unused
initialize 00000000

Symbol: initialize
   Definitions
      At line 39 in file codes\initialize.s
   Uses
      At line 37 in file codes\initialize.s
Comment: initialize used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADC0_ACTSS 40038000

Symbol: ADC0_ACTSS
   Definitions
      At line 5 in file codes\initialize.s
   Uses
      At line 108 in file codes\initialize.s
      At line 143 in file codes\initialize.s

ADC0_EMUX 40038014

Symbol: ADC0_EMUX
   Definitions
      At line 9 in file codes\initialize.s
   Uses
      At line 120 in file codes\initialize.s
Comment: ADC0_EMUX used once
ADC0_IM 40038008

Symbol: ADC0_IM
   Definitions
      At line 7 in file codes\initialize.s
   Uses
      None
Comment: ADC0_IM unused
ADC0_ISC 40038034

Symbol: ADC0_ISC
   Definitions
      At line 8 in file codes\initialize.s
   Uses
      None
Comment: ADC0_ISC unused
ADC0_PP 40038FC4

Symbol: ADC0_PP
   Definitions
      At line 14 in file codes\initialize.s
   Uses
      At line 137 in file codes\initialize.s
Comment: ADC0_PP used once
ADC0_PSSI 40038028

Symbol: ADC0_PSSI
   Definitions
      At line 10 in file codes\initialize.s
   Uses
      None
Comment: ADC0_PSSI unused
ADC0_RIS 40038004

Symbol: ADC0_RIS
   Definitions
      At line 6 in file codes\initialize.s
   Uses
      None
Comment: ADC0_RIS unused
ADC0_SSCTL3 400380A4




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: ADC0_SSCTL3
   Definitions
      At line 12 in file codes\initialize.s
   Uses
      At line 132 in file codes\initialize.s
Comment: ADC0_SSCTL3 used once
ADC0_SSFIFO3 400380A8

Symbol: ADC0_SSFIFO3
   Definitions
      At line 13 in file codes\initialize.s
   Uses
      None
Comment: ADC0_SSFIFO3 unused
ADC0_SSMUX3 400380A0

Symbol: ADC0_SSMUX3
   Definitions
      At line 11 in file codes\initialize.s
   Uses
      At line 127 in file codes\initialize.s
Comment: ADC0_SSMUX3 used once
ADC0_TTSSEL 40038FC4

Symbol: ADC0_TTSSEL
   Definitions
      At line 15 in file codes\initialize.s
   Uses
      At line 114 in file codes\initialize.s
Comment: ADC0_TTSSEL used once
PORTE_AFSEL 40024420

Symbol: PORTE_AFSEL
   Definitions
      At line 22 in file codes\initialize.s
   Uses
      At line 61 in file codes\initialize.s
Comment: PORTE_AFSEL used once
PORTE_AMSEL 40024528

Symbol: PORTE_AMSEL
   Definitions
      At line 23 in file codes\initialize.s
   Uses
      At line 76 in file codes\initialize.s
Comment: PORTE_AMSEL used once
PORTE_DEN 4002451C

Symbol: PORTE_DEN
   Definitions
      At line 20 in file codes\initialize.s
   Uses
      At line 70 in file codes\initialize.s
Comment: PORTE_DEN used once
PORTE_PCTL 4002452C

Symbol: PORTE_PCTL
   Definitions
      At line 21 in file codes\initialize.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: PORTE_PCTL unused
PORTF_AMSEL 40025528

Symbol: PORTF_AMSEL
   Definitions
      At line 27 in file codes\initialize.s
   Uses
      At line 88 in file codes\initialize.s
Comment: PORTF_AMSEL used once
PORTF_DEN 4002551C

Symbol: PORTF_DEN
   Definitions
      At line 26 in file codes\initialize.s
   Uses
      At line 83 in file codes\initialize.s
Comment: PORTF_DEN used once
PORTF_GPIODIR 40025400

Symbol: PORTF_GPIODIR
   Definitions
      At line 28 in file codes\initialize.s
   Uses
      At line 93 in file codes\initialize.s
Comment: PORTF_GPIODIR used once
PORTF_GPIOPUR 40025510

Symbol: PORTF_GPIOPUR
   Definitions
      At line 29 in file codes\initialize.s
   Uses
      At line 98 in file codes\initialize.s
Comment: PORTF_GPIOPUR used once
RCGCADC 400FE638

Symbol: RCGCADC
   Definitions
      At line 2 in file codes\initialize.s
   Uses
      At line 44 in file codes\initialize.s
Comment: RCGCADC used once
RCGCGPIO 400FE608

Symbol: RCGCGPIO
   Definitions
      At line 18 in file codes\initialize.s
   Uses
      At line 51 in file codes\initialize.s
Comment: RCGCGPIO used once
21 symbols
359 symbols in table
