dsp_init_clk_pll_clk_wiz.v,verilog,xil_defaultlib,../../../../../../../../casper_astro/mlib_devel/100gbe/u50/dsp_packetizer/dsp_packetizer.srcs/dsp_init_clk_pll/ip/dsp_init_clk_pll/dsp_init_clk_pll_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
dsp_init_clk_pll.v,verilog,xil_defaultlib,../../../../../../../../casper_astro/mlib_devel/100gbe/u50/dsp_packetizer/dsp_packetizer.srcs/dsp_init_clk_pll/ip/dsp_init_clk_pll/dsp_init_clk_pll.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
