Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Thu Feb 13 21:10:15 2025
| Host         : DESKTOP-825NHPV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               9           
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.397        0.000                      0                 4664        0.056        0.000                      0                 4664        3.750        0.000                       0                  1514  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.397        0.000                      0                 4664        0.056        0.000                      0                 4664        3.750        0.000                       0                  1514  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   
(none)        sys_clk_pin   sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 mmio/kernelInstance1/firstInt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/image/kernel_conv/stage1_reg[0][28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.529ns  (logic 4.219ns (49.469%)  route 4.310ns (50.531%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.530     5.081    mmio/kernelInstance1/clk_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  mmio/kernelInstance1/firstInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.478     5.559 r  mmio/kernelInstance1/firstInt_reg[2]/Q
                         net (fo=21, routed)          1.612     7.172    mmio/kernelInstance1/firstInt_reg[31]_0[2]
    SLICE_X38Y61         LUT6 (Prop_lut6_I0_O)        0.295     7.467 r  mmio/kernelInstance1/stage1[0][11]_i_45/O
                         net (fo=2, routed)           0.554     8.021    mmio/kernelInstance1/stage1[0][11]_i_45_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.145 r  mmio/kernelInstance1/stage1[0][11]_i_49/O
                         net (fo=1, routed)           0.000     8.145    mmio/kernelInstance1/stage1[0][11]_i_49_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.677 r  mmio/kernelInstance1/stage1_reg[0][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.677    mmio/kernelInstance1/stage1_reg[0][11]_i_18_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.916 r  mmio/kernelInstance1/stage1_reg[0][15]_i_19/O[2]
                         net (fo=2, routed)           0.852     9.768    mmio/kernelInstance1/stage1_reg[0][15]_i_19_n_5
    SLICE_X38Y64         LUT3 (Prop_lut3_I2_O)        0.331    10.099 r  mmio/kernelInstance1/stage1[0][11]_i_7/O
                         net (fo=2, routed)           0.679    10.778    mmio/kernelInstance1/stage1[0][11]_i_7_n_0
    SLICE_X38Y64         LUT4 (Prop_lut4_I0_O)        0.331    11.109 r  mmio/kernelInstance1/stage1[0][11]_i_11/O
                         net (fo=1, routed)           0.000    11.109    mmio/kernelInstance1/stage1[0][11]_i_11_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.485 r  mmio/kernelInstance1/stage1_reg[0][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.485    mmio/kernelInstance1/stage1_reg[0][11]_i_2_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.808 r  mmio/kernelInstance1/stage1_reg[0][15]_i_2/O[1]
                         net (fo=2, routed)           0.612    12.420    mmio/kernelInstance1/stage1_reg[0][15]_i_2_n_6
    SLICE_X39Y68         LUT2 (Prop_lut2_I0_O)        0.306    12.726 r  mmio/kernelInstance1/stage1[0][15]_i_5/O
                         net (fo=1, routed)           0.000    12.726    mmio/kernelInstance1/stage1[0][15]_i_5_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.276 r  mmio/kernelInstance1/stage1_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.276    mmio/kernelInstance1/stage1_reg[0][15]_i_1_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.610 r  mmio/kernelInstance1/stage1_reg[0][28]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.610    dc/image/kernel_conv/stage1_reg[0][28]_0[17]
    SLICE_X39Y69         FDCE                                         r  dc/image/kernel_conv/stage1_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.421    14.792    dc/image/kernel_conv/clk_IBUF_BUFG
    SLICE_X39Y69         FDCE                                         r  dc/image/kernel_conv/stage1_reg[0][28]/C
                         clock pessimism              0.188    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X39Y69         FDCE (Setup_fdce_C_D)        0.062    15.007    dc/image/kernel_conv/stage1_reg[0][28]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -13.610    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 mmio/kernelInstance1/secondInt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/image/kernel_conv/stage1_reg[3][28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.598ns  (logic 3.841ns (44.674%)  route 4.757ns (55.326%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.538     5.089    mmio/kernelInstance1/clk_IBUF_BUFG
    SLICE_X41Y78         FDRE                                         r  mmio/kernelInstance1/secondInt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  mmio/kernelInstance1/secondInt_reg[26]/Q
                         net (fo=21, routed)          1.839     7.384    mmio/kernelInstance1/Q[26]
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  mmio/kernelInstance1/stage1[3][11]_i_76/O
                         net (fo=2, routed)           0.628     8.136    mmio/kernelInstance1/stage1[3][11]_i_76_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.260 r  mmio/kernelInstance1/stage1[3][11]_i_80/O
                         net (fo=1, routed)           0.000     8.260    mmio/kernelInstance1/stage1[3][11]_i_80_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.636 r  mmio/kernelInstance1/stage1_reg[3][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.636    mmio/kernelInstance1/stage1_reg[3][11]_i_52_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.875 r  mmio/kernelInstance1/stage1_reg[3][15]_i_48/O[2]
                         net (fo=2, routed)           1.133    10.008    mmio/kernelInstance1/stage1_reg[3][15]_i_48_n_5
    SLICE_X42Y66         LUT3 (Prop_lut3_I2_O)        0.330    10.338 r  mmio/kernelInstance1/stage1[3][11]_i_19/O
                         net (fo=2, routed)           0.708    11.046    mmio/kernelInstance1/stage1[3][11]_i_19_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.331    11.377 r  mmio/kernelInstance1/stage1[3][11]_i_23/O
                         net (fo=1, routed)           0.000    11.377    mmio/kernelInstance1/stage1[3][11]_i_23_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.753 r  mmio/kernelInstance1/stage1_reg[3][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.753    mmio/kernelInstance1/stage1_reg[3][11]_i_15_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.076 r  mmio/kernelInstance1/stage1_reg[3][15]_i_15/O[1]
                         net (fo=1, routed)           0.449    12.525    mmio/kernelInstance1/dc/p_0_out[13]
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.306    12.831 r  mmio/kernelInstance1/stage1[3][15]_i_5/O
                         net (fo=1, routed)           0.000    12.831    mmio/kernelInstance1/stage1[3][15]_i_5_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.364 r  mmio/kernelInstance1/stage1_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.364    mmio/kernelInstance1/stage1_reg[3][15]_i_1_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.687 r  mmio/kernelInstance1/stage1_reg[3][28]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.687    dc/image/kernel_conv/stage1_reg[3][28]_0[17]
    SLICE_X46Y69         FDCE                                         r  dc/image/kernel_conv/stage1_reg[3][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.424    14.795    dc/image/kernel_conv/clk_IBUF_BUFG
    SLICE_X46Y69         FDCE                                         r  dc/image/kernel_conv/stage1_reg[3][28]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X46Y69         FDCE (Setup_fdce_C_D)        0.109    15.128    dc/image/kernel_conv/stage1_reg[3][28]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -13.687    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 mmio/kernelInstance1/firstInt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/image/kernel_conv/stage1_reg[1][28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 4.060ns (47.821%)  route 4.430ns (52.179%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.539     5.090    mmio/kernelInstance1/clk_IBUF_BUFG
    SLICE_X44Y78         FDRE                                         r  mmio/kernelInstance1/firstInt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  mmio/kernelInstance1/firstInt_reg[26]/Q
                         net (fo=21, routed)          1.327     6.873    mmio/kernelInstance1/firstInt_reg[31]_0[26]
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.997 r  mmio/kernelInstance1/stage1[1][11]_i_78/O
                         net (fo=2, routed)           0.718     7.715    mmio/kernelInstance1/stage1[1][11]_i_78_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.839 r  mmio/kernelInstance1/stage1[1][11]_i_82/O
                         net (fo=1, routed)           0.000     7.839    mmio/kernelInstance1/stage1[1][11]_i_82_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.479 r  mmio/kernelInstance1/stage1_reg[1][11]_i_52/O[3]
                         net (fo=2, routed)           0.840     9.319    mmio/kernelInstance1/stage1_reg[1][11]_i_52_n_4
    SLICE_X39Y76         LUT3 (Prop_lut3_I2_O)        0.331     9.650 r  mmio/kernelInstance1/stage1[1][11]_i_22/O
                         net (fo=2, routed)           0.810    10.460    mmio/kernelInstance1/stage1[1][11]_i_22_n_0
    SLICE_X39Y77         LUT4 (Prop_lut4_I3_O)        0.332    10.792 r  mmio/kernelInstance1/stage1[1][11]_i_26/O
                         net (fo=1, routed)           0.000    10.792    mmio/kernelInstance1/stage1[1][11]_i_26_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.324 r  mmio/kernelInstance1/stage1_reg[1][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.324    mmio/kernelInstance1/stage1_reg[1][11]_i_15_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.658 r  mmio/kernelInstance1/stage1_reg[1][15]_i_15/O[1]
                         net (fo=1, routed)           0.726    12.384    mmio/kernelInstance1/stage1_reg[1][15]_i_15_n_6
    SLICE_X39Y74         LUT2 (Prop_lut2_I1_O)        0.303    12.687 r  mmio/kernelInstance1/stage1[1][15]_i_5/O
                         net (fo=1, routed)           0.000    12.687    mmio/kernelInstance1/stage1[1][15]_i_5_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.237 r  mmio/kernelInstance1/stage1_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.246    mmio/kernelInstance1/stage1_reg[1][15]_i_1_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.580 r  mmio/kernelInstance1/stage1_reg[1][28]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.580    dc/image/kernel_conv/stage1_reg[1][28]_0[17]
    SLICE_X39Y75         FDCE                                         r  dc/image/kernel_conv/stage1_reg[1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.415    14.786    dc/image/kernel_conv/clk_IBUF_BUFG
    SLICE_X39Y75         FDCE                                         r  dc/image/kernel_conv/stage1_reg[1][28]/C
                         clock pessimism              0.259    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X39Y75         FDCE (Setup_fdce_C_D)        0.062    15.072    dc/image/kernel_conv/stage1_reg[1][28]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -13.580    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 mmio/kernelInstance1/firstInt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/image/kernel_conv/stage1_reg[0][16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 4.108ns (48.802%)  route 4.310ns (51.198%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.530     5.081    mmio/kernelInstance1/clk_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  mmio/kernelInstance1/firstInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.478     5.559 r  mmio/kernelInstance1/firstInt_reg[2]/Q
                         net (fo=21, routed)          1.612     7.172    mmio/kernelInstance1/firstInt_reg[31]_0[2]
    SLICE_X38Y61         LUT6 (Prop_lut6_I0_O)        0.295     7.467 r  mmio/kernelInstance1/stage1[0][11]_i_45/O
                         net (fo=2, routed)           0.554     8.021    mmio/kernelInstance1/stage1[0][11]_i_45_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.145 r  mmio/kernelInstance1/stage1[0][11]_i_49/O
                         net (fo=1, routed)           0.000     8.145    mmio/kernelInstance1/stage1[0][11]_i_49_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.677 r  mmio/kernelInstance1/stage1_reg[0][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.677    mmio/kernelInstance1/stage1_reg[0][11]_i_18_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.916 r  mmio/kernelInstance1/stage1_reg[0][15]_i_19/O[2]
                         net (fo=2, routed)           0.852     9.768    mmio/kernelInstance1/stage1_reg[0][15]_i_19_n_5
    SLICE_X38Y64         LUT3 (Prop_lut3_I2_O)        0.331    10.099 r  mmio/kernelInstance1/stage1[0][11]_i_7/O
                         net (fo=2, routed)           0.679    10.778    mmio/kernelInstance1/stage1[0][11]_i_7_n_0
    SLICE_X38Y64         LUT4 (Prop_lut4_I0_O)        0.331    11.109 r  mmio/kernelInstance1/stage1[0][11]_i_11/O
                         net (fo=1, routed)           0.000    11.109    mmio/kernelInstance1/stage1[0][11]_i_11_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.485 r  mmio/kernelInstance1/stage1_reg[0][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.485    mmio/kernelInstance1/stage1_reg[0][11]_i_2_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.808 r  mmio/kernelInstance1/stage1_reg[0][15]_i_2/O[1]
                         net (fo=2, routed)           0.612    12.420    mmio/kernelInstance1/stage1_reg[0][15]_i_2_n_6
    SLICE_X39Y68         LUT2 (Prop_lut2_I0_O)        0.306    12.726 r  mmio/kernelInstance1/stage1[0][15]_i_5/O
                         net (fo=1, routed)           0.000    12.726    mmio/kernelInstance1/stage1[0][15]_i_5_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.276 r  mmio/kernelInstance1/stage1_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.276    mmio/kernelInstance1/stage1_reg[0][15]_i_1_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.499 r  mmio/kernelInstance1/stage1_reg[0][28]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.499    dc/image/kernel_conv/stage1_reg[0][28]_0[16]
    SLICE_X39Y69         FDCE                                         r  dc/image/kernel_conv/stage1_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.421    14.792    dc/image/kernel_conv/clk_IBUF_BUFG
    SLICE_X39Y69         FDCE                                         r  dc/image/kernel_conv/stage1_reg[0][16]/C
                         clock pessimism              0.188    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X39Y69         FDCE (Setup_fdce_C_D)        0.062    15.007    dc/image/kernel_conv/stage1_reg[0][16]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -13.499    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 mmio/kernelInstance1/secondInt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/image/kernel_conv/stage1_reg[2][28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.412ns  (logic 4.276ns (50.834%)  route 4.136ns (49.166%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.532     5.083    mmio/kernelInstance1/clk_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  mmio/kernelInstance1/secondInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  mmio/kernelInstance1/secondInt_reg[2]/Q
                         net (fo=21, routed)          1.159     6.698    dc/image/cache/selected_kernel[32]
    SLICE_X46Y77         LUT2 (Prop_lut2_I1_O)        0.150     6.848 r  dc/image/cache/stage1[2][11]_i_60/O
                         net (fo=1, routed)           0.638     7.487    mmio/kernelInstance1/stage1_reg[2][11]_i_18_1
    SLICE_X47Y76         LUT6 (Prop_lut6_I3_O)        0.348     7.835 r  mmio/kernelInstance1/stage1[2][11]_i_49/O
                         net (fo=1, routed)           0.000     7.835    mmio/kernelInstance1/stage1[2][11]_i_49_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.441 r  mmio/kernelInstance1/stage1_reg[2][11]_i_18/O[3]
                         net (fo=2, routed)           0.740     9.180    mmio/kernelInstance1/stage1_reg[2][11]_i_18_n_4
    SLICE_X43Y75         LUT3 (Prop_lut3_I2_O)        0.331     9.511 r  mmio/kernelInstance1/stage1[2][11]_i_10/O
                         net (fo=2, routed)           0.645    10.157    mmio/kernelInstance1/stage1[2][11]_i_10_n_0
    SLICE_X43Y76         LUT4 (Prop_lut4_I3_O)        0.332    10.489 r  mmio/kernelInstance1/stage1[2][11]_i_14/O
                         net (fo=1, routed)           0.000    10.489    mmio/kernelInstance1/stage1[2][11]_i_14_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.021 r  mmio/kernelInstance1/stage1_reg[2][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.021    mmio/kernelInstance1/stage1_reg[2][11]_i_2_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.355 r  mmio/kernelInstance1/stage1_reg[2][15]_i_2/O[1]
                         net (fo=2, routed)           0.953    12.308    mmio/kernelInstance1/stage1_reg[2][15]_i_2_n_6
    SLICE_X48Y75         LUT2 (Prop_lut2_I0_O)        0.303    12.611 r  mmio/kernelInstance1/stage1[2][15]_i_5/O
                         net (fo=1, routed)           0.000    12.611    mmio/kernelInstance1/stage1[2][15]_i_5_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.161 r  mmio/kernelInstance1/stage1_reg[2][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.161    mmio/kernelInstance1/stage1_reg[2][15]_i_1_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.495 r  mmio/kernelInstance1/stage1_reg[2][28]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.495    dc/image/kernel_conv/stage1_reg[2][28]_0[17]
    SLICE_X48Y76         FDCE                                         r  dc/image/kernel_conv/stage1_reg[2][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.423    14.794    dc/image/kernel_conv/clk_IBUF_BUFG
    SLICE_X48Y76         FDCE                                         r  dc/image/kernel_conv/stage1_reg[2][28]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X48Y76         FDCE (Setup_fdce_C_D)        0.062    15.009    dc/image/kernel_conv/stage1_reg[2][28]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 mmio/kernelInstance1/firstInt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/image/kernel_conv/stage1_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.384ns  (logic 3.839ns (45.792%)  route 4.545ns (54.208%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.530     5.081    mmio/kernelInstance1/clk_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  mmio/kernelInstance1/firstInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.478     5.559 r  mmio/kernelInstance1/firstInt_reg[2]/Q
                         net (fo=21, routed)          1.612     7.172    mmio/kernelInstance1/firstInt_reg[31]_0[2]
    SLICE_X38Y61         LUT6 (Prop_lut6_I0_O)        0.295     7.467 r  mmio/kernelInstance1/stage1[0][11]_i_45/O
                         net (fo=2, routed)           0.554     8.021    mmio/kernelInstance1/stage1[0][11]_i_45_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.145 r  mmio/kernelInstance1/stage1[0][11]_i_49/O
                         net (fo=1, routed)           0.000     8.145    mmio/kernelInstance1/stage1[0][11]_i_49_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.692 r  mmio/kernelInstance1/stage1_reg[0][11]_i_18/O[2]
                         net (fo=2, routed)           0.852     9.544    mmio/kernelInstance1/stage1_reg[0][11]_i_18_n_5
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.331     9.875 r  mmio/kernelInstance1/stage1[0][7]_i_7/O
                         net (fo=2, routed)           0.679    10.554    mmio/kernelInstance1/stage1[0][7]_i_7_n_0
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.331    10.885 r  mmio/kernelInstance1/stage1[0][7]_i_11/O
                         net (fo=1, routed)           0.000    10.885    mmio/kernelInstance1/stage1[0][7]_i_11_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.261 r  mmio/kernelInstance1/stage1_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    mmio/kernelInstance1/stage1_reg[0][7]_i_2_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.576 r  mmio/kernelInstance1/stage1_reg[0][11]_i_2/O[3]
                         net (fo=2, routed)           0.847    12.423    mmio/kernelInstance1/stage1_reg[0][11]_i_2_n_4
    SLICE_X39Y67         LUT2 (Prop_lut2_I0_O)        0.307    12.730 r  mmio/kernelInstance1/stage1[0][11]_i_3/O
                         net (fo=1, routed)           0.000    12.730    mmio/kernelInstance1/stage1[0][11]_i_3_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.131 r  mmio/kernelInstance1/stage1_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.131    mmio/kernelInstance1/stage1_reg[0][11]_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.465 r  mmio/kernelInstance1/stage1_reg[0][15]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.465    dc/image/kernel_conv/stage1_reg[0][28]_0[13]
    SLICE_X39Y68         FDCE                                         r  dc/image/kernel_conv/stage1_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.422    14.793    dc/image/kernel_conv/clk_IBUF_BUFG
    SLICE_X39Y68         FDCE                                         r  dc/image/kernel_conv/stage1_reg[0][13]/C
                         clock pessimism              0.188    14.981    
                         clock uncertainty           -0.035    14.946    
    SLICE_X39Y68         FDCE (Setup_fdce_C_D)        0.062    15.008    dc/image/kernel_conv/stage1_reg[0][13]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 mmio/kernelInstance1/secondInt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/image/kernel_conv/stage1_reg[3][16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 3.737ns (43.997%)  route 4.757ns (56.003%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.538     5.089    mmio/kernelInstance1/clk_IBUF_BUFG
    SLICE_X41Y78         FDRE                                         r  mmio/kernelInstance1/secondInt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  mmio/kernelInstance1/secondInt_reg[26]/Q
                         net (fo=21, routed)          1.839     7.384    mmio/kernelInstance1/Q[26]
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  mmio/kernelInstance1/stage1[3][11]_i_76/O
                         net (fo=2, routed)           0.628     8.136    mmio/kernelInstance1/stage1[3][11]_i_76_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.260 r  mmio/kernelInstance1/stage1[3][11]_i_80/O
                         net (fo=1, routed)           0.000     8.260    mmio/kernelInstance1/stage1[3][11]_i_80_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.636 r  mmio/kernelInstance1/stage1_reg[3][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.636    mmio/kernelInstance1/stage1_reg[3][11]_i_52_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.875 r  mmio/kernelInstance1/stage1_reg[3][15]_i_48/O[2]
                         net (fo=2, routed)           1.133    10.008    mmio/kernelInstance1/stage1_reg[3][15]_i_48_n_5
    SLICE_X42Y66         LUT3 (Prop_lut3_I2_O)        0.330    10.338 r  mmio/kernelInstance1/stage1[3][11]_i_19/O
                         net (fo=2, routed)           0.708    11.046    mmio/kernelInstance1/stage1[3][11]_i_19_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.331    11.377 r  mmio/kernelInstance1/stage1[3][11]_i_23/O
                         net (fo=1, routed)           0.000    11.377    mmio/kernelInstance1/stage1[3][11]_i_23_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.753 r  mmio/kernelInstance1/stage1_reg[3][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.753    mmio/kernelInstance1/stage1_reg[3][11]_i_15_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.076 r  mmio/kernelInstance1/stage1_reg[3][15]_i_15/O[1]
                         net (fo=1, routed)           0.449    12.525    mmio/kernelInstance1/dc/p_0_out[13]
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.306    12.831 r  mmio/kernelInstance1/stage1[3][15]_i_5/O
                         net (fo=1, routed)           0.000    12.831    mmio/kernelInstance1/stage1[3][15]_i_5_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.364 r  mmio/kernelInstance1/stage1_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.364    mmio/kernelInstance1/stage1_reg[3][15]_i_1_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.583 r  mmio/kernelInstance1/stage1_reg[3][28]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.583    dc/image/kernel_conv/stage1_reg[3][28]_0[16]
    SLICE_X46Y69         FDCE                                         r  dc/image/kernel_conv/stage1_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.424    14.795    dc/image/kernel_conv/clk_IBUF_BUFG
    SLICE_X46Y69         FDCE                                         r  dc/image/kernel_conv/stage1_reg[3][16]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X46Y69         FDCE (Setup_fdce_C_D)        0.109    15.128    dc/image/kernel_conv/stage1_reg[3][16]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -13.583    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 mmio/kernelInstance1/firstInt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/image/kernel_conv/stage1_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.363ns  (logic 3.818ns (45.656%)  route 4.545ns (54.344%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.530     5.081    mmio/kernelInstance1/clk_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  mmio/kernelInstance1/firstInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.478     5.559 r  mmio/kernelInstance1/firstInt_reg[2]/Q
                         net (fo=21, routed)          1.612     7.172    mmio/kernelInstance1/firstInt_reg[31]_0[2]
    SLICE_X38Y61         LUT6 (Prop_lut6_I0_O)        0.295     7.467 r  mmio/kernelInstance1/stage1[0][11]_i_45/O
                         net (fo=2, routed)           0.554     8.021    mmio/kernelInstance1/stage1[0][11]_i_45_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.145 r  mmio/kernelInstance1/stage1[0][11]_i_49/O
                         net (fo=1, routed)           0.000     8.145    mmio/kernelInstance1/stage1[0][11]_i_49_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.692 r  mmio/kernelInstance1/stage1_reg[0][11]_i_18/O[2]
                         net (fo=2, routed)           0.852     9.544    mmio/kernelInstance1/stage1_reg[0][11]_i_18_n_5
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.331     9.875 r  mmio/kernelInstance1/stage1[0][7]_i_7/O
                         net (fo=2, routed)           0.679    10.554    mmio/kernelInstance1/stage1[0][7]_i_7_n_0
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.331    10.885 r  mmio/kernelInstance1/stage1[0][7]_i_11/O
                         net (fo=1, routed)           0.000    10.885    mmio/kernelInstance1/stage1[0][7]_i_11_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.261 r  mmio/kernelInstance1/stage1_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.261    mmio/kernelInstance1/stage1_reg[0][7]_i_2_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.576 r  mmio/kernelInstance1/stage1_reg[0][11]_i_2/O[3]
                         net (fo=2, routed)           0.847    12.423    mmio/kernelInstance1/stage1_reg[0][11]_i_2_n_4
    SLICE_X39Y67         LUT2 (Prop_lut2_I0_O)        0.307    12.730 r  mmio/kernelInstance1/stage1[0][11]_i_3/O
                         net (fo=1, routed)           0.000    12.730    mmio/kernelInstance1/stage1[0][11]_i_3_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.131 r  mmio/kernelInstance1/stage1_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.131    mmio/kernelInstance1/stage1_reg[0][11]_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.444 r  mmio/kernelInstance1/stage1_reg[0][15]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.444    dc/image/kernel_conv/stage1_reg[0][28]_0[15]
    SLICE_X39Y68         FDCE                                         r  dc/image/kernel_conv/stage1_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.422    14.793    dc/image/kernel_conv/clk_IBUF_BUFG
    SLICE_X39Y68         FDCE                                         r  dc/image/kernel_conv/stage1_reg[0][15]/C
                         clock pessimism              0.188    14.981    
                         clock uncertainty           -0.035    14.946    
    SLICE_X39Y68         FDCE (Setup_fdce_C_D)        0.062    15.008    dc/image/kernel_conv/stage1_reg[0][15]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -13.444    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.603ns  (required time - arrival time)
  Source:                 mmio/kernelInstance1/firstInt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/image/kernel_conv/stage1_reg[1][16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 3.949ns (47.130%)  route 4.430ns (52.870%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.539     5.090    mmio/kernelInstance1/clk_IBUF_BUFG
    SLICE_X44Y78         FDRE                                         r  mmio/kernelInstance1/firstInt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  mmio/kernelInstance1/firstInt_reg[26]/Q
                         net (fo=21, routed)          1.327     6.873    mmio/kernelInstance1/firstInt_reg[31]_0[26]
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     6.997 r  mmio/kernelInstance1/stage1[1][11]_i_78/O
                         net (fo=2, routed)           0.718     7.715    mmio/kernelInstance1/stage1[1][11]_i_78_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.839 r  mmio/kernelInstance1/stage1[1][11]_i_82/O
                         net (fo=1, routed)           0.000     7.839    mmio/kernelInstance1/stage1[1][11]_i_82_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.479 r  mmio/kernelInstance1/stage1_reg[1][11]_i_52/O[3]
                         net (fo=2, routed)           0.840     9.319    mmio/kernelInstance1/stage1_reg[1][11]_i_52_n_4
    SLICE_X39Y76         LUT3 (Prop_lut3_I2_O)        0.331     9.650 r  mmio/kernelInstance1/stage1[1][11]_i_22/O
                         net (fo=2, routed)           0.810    10.460    mmio/kernelInstance1/stage1[1][11]_i_22_n_0
    SLICE_X39Y77         LUT4 (Prop_lut4_I3_O)        0.332    10.792 r  mmio/kernelInstance1/stage1[1][11]_i_26/O
                         net (fo=1, routed)           0.000    10.792    mmio/kernelInstance1/stage1[1][11]_i_26_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.324 r  mmio/kernelInstance1/stage1_reg[1][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.324    mmio/kernelInstance1/stage1_reg[1][11]_i_15_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.658 r  mmio/kernelInstance1/stage1_reg[1][15]_i_15/O[1]
                         net (fo=1, routed)           0.726    12.384    mmio/kernelInstance1/stage1_reg[1][15]_i_15_n_6
    SLICE_X39Y74         LUT2 (Prop_lut2_I1_O)        0.303    12.687 r  mmio/kernelInstance1/stage1[1][15]_i_5/O
                         net (fo=1, routed)           0.000    12.687    mmio/kernelInstance1/stage1[1][15]_i_5_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.237 r  mmio/kernelInstance1/stage1_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.246    mmio/kernelInstance1/stage1_reg[1][15]_i_1_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.469 r  mmio/kernelInstance1/stage1_reg[1][28]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.469    dc/image/kernel_conv/stage1_reg[1][28]_0[16]
    SLICE_X39Y75         FDCE                                         r  dc/image/kernel_conv/stage1_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.415    14.786    dc/image/kernel_conv/clk_IBUF_BUFG
    SLICE_X39Y75         FDCE                                         r  dc/image/kernel_conv/stage1_reg[1][16]/C
                         clock pessimism              0.259    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X39Y75         FDCE (Setup_fdce_C_D)        0.062    15.072    dc/image/kernel_conv/stage1_reg[1][16]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -13.469    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 mmio/kernelInstance1/secondInt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/image/kernel_conv/stage1_reg[2][16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.301ns  (logic 4.165ns (50.177%)  route 4.136ns (49.823%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.532     5.083    mmio/kernelInstance1/clk_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  mmio/kernelInstance1/secondInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  mmio/kernelInstance1/secondInt_reg[2]/Q
                         net (fo=21, routed)          1.159     6.698    dc/image/cache/selected_kernel[32]
    SLICE_X46Y77         LUT2 (Prop_lut2_I1_O)        0.150     6.848 r  dc/image/cache/stage1[2][11]_i_60/O
                         net (fo=1, routed)           0.638     7.487    mmio/kernelInstance1/stage1_reg[2][11]_i_18_1
    SLICE_X47Y76         LUT6 (Prop_lut6_I3_O)        0.348     7.835 r  mmio/kernelInstance1/stage1[2][11]_i_49/O
                         net (fo=1, routed)           0.000     7.835    mmio/kernelInstance1/stage1[2][11]_i_49_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.441 r  mmio/kernelInstance1/stage1_reg[2][11]_i_18/O[3]
                         net (fo=2, routed)           0.740     9.180    mmio/kernelInstance1/stage1_reg[2][11]_i_18_n_4
    SLICE_X43Y75         LUT3 (Prop_lut3_I2_O)        0.331     9.511 r  mmio/kernelInstance1/stage1[2][11]_i_10/O
                         net (fo=2, routed)           0.645    10.157    mmio/kernelInstance1/stage1[2][11]_i_10_n_0
    SLICE_X43Y76         LUT4 (Prop_lut4_I3_O)        0.332    10.489 r  mmio/kernelInstance1/stage1[2][11]_i_14/O
                         net (fo=1, routed)           0.000    10.489    mmio/kernelInstance1/stage1[2][11]_i_14_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.021 r  mmio/kernelInstance1/stage1_reg[2][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.021    mmio/kernelInstance1/stage1_reg[2][11]_i_2_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.355 r  mmio/kernelInstance1/stage1_reg[2][15]_i_2/O[1]
                         net (fo=2, routed)           0.953    12.308    mmio/kernelInstance1/stage1_reg[2][15]_i_2_n_6
    SLICE_X48Y75         LUT2 (Prop_lut2_I0_O)        0.303    12.611 r  mmio/kernelInstance1/stage1[2][15]_i_5/O
                         net (fo=1, routed)           0.000    12.611    mmio/kernelInstance1/stage1[2][15]_i_5_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.161 r  mmio/kernelInstance1/stage1_reg[2][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.161    mmio/kernelInstance1/stage1_reg[2][15]_i_1_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.384 r  mmio/kernelInstance1/stage1_reg[2][28]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.384    dc/image/kernel_conv/stage1_reg[2][28]_0[16]
    SLICE_X48Y76         FDCE                                         r  dc/image/kernel_conv/stage1_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.423    14.794    dc/image/kernel_conv/clk_IBUF_BUFG
    SLICE_X48Y76         FDCE                                         r  dc/image/kernel_conv/stage1_reg[2][16]/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X48Y76         FDCE (Setup_fdce_C_D)        0.062    15.009    dc/image/kernel_conv/stage1_reg[2][16]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                  1.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dc/conv_image_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.567     1.480    dc/clk_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  dc/conv_image_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  dc/conv_image_address_reg[3]/Q
                         net (fo=4, routed)           0.156     1.778    dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y8          RAMB36E1                                     r  dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.879     2.037    dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.539    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.722    dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dc/conv_image_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.567     1.480    dc/clk_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  dc/conv_image_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  dc/conv_image_address_reg[4]/Q
                         net (fo=4, routed)           0.156     1.778    dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y8          RAMB36E1                                     r  dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.879     2.037    dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.539    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.722    dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dc/conv_image_address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.568     1.481    dc/clk_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  dc/conv_image_address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  dc/conv_image_address_reg[11]/Q
                         net (fo=4, routed)           0.157     1.779    dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y8          RAMB36E1                                     r  dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.879     2.037    dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.539    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.722    dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dc/conv_image_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.568     1.481    dc/clk_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  dc/conv_image_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  dc/conv_image_address_reg[9]/Q
                         net (fo=4, routed)           0.158     1.780    dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y8          RAMB36E1                                     r  dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.879     2.037    dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.539    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.722    dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dc/image/cache/shift_reg_reg[3][6]_dc_image_cache_shift_reg_reg_r_122/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/image/cache/shift_reg_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.054%)  route 0.209ns (49.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.547     1.460    dc/image/cache/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  dc/image/cache/shift_reg_reg[3][6]_dc_image_cache_shift_reg_reg_r_122/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  dc/image/cache/shift_reg_reg[3][6]_dc_image_cache_shift_reg_reg_r_122/Q
                         net (fo=1, routed)           0.209     1.833    dc/image/cache/shift_reg_reg[3][6]_dc_image_cache_shift_reg_reg_r_122_n_0
    SLICE_X33Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  dc/image/cache/shift_reg_reg_gate__8/O
                         net (fo=1, routed)           0.000     1.878    dc/image/cache/shift_reg_reg_gate__8_n_0
    SLICE_X33Y73         FDRE                                         r  dc/image/cache/shift_reg_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.812     1.971    dc/image/cache/clk_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  dc/image/cache/shift_reg_reg[2][6]/C
                         clock pessimism             -0.250     1.721    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.091     1.812    dc/image/cache/shift_reg_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dc/image/update_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.249%)  route 0.185ns (56.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.567     1.480    dc/image/clk_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  dc/image/update_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  dc/image/update_addr_reg[11]/Q
                         net (fo=7, routed)           0.185     1.806    dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y8          RAMB36E1                                     r  dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.880     2.038    dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.540    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.723    dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 uart_writer/fb_writer/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/image_mem_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.420%)  route 0.323ns (69.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.564     1.477    uart_writer/fb_writer/clk_IBUF_BUFG
    SLICE_X48Y36         FDCE                                         r  uart_writer/fb_writer/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  uart_writer/fb_writer/data_out_reg[1]/Q
                         net (fo=8, routed)           0.323     1.941    dc/image_mem_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y7          RAMB36E1                                     r  dc/image_mem_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.879     2.037    dc/image_mem_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dc/image_mem_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.855    dc/image_mem_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 uart_writer/fb_writer/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/image_mem_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.107%)  route 0.283ns (68.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.564     1.477    uart_writer/fb_writer/clk_IBUF_BUFG
    SLICE_X48Y36         FDCE                                         r  uart_writer/fb_writer/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDCE (Prop_fdce_C_Q)         0.128     1.605 r  uart_writer/fb_writer/data_out_reg[4]/Q
                         net (fo=8, routed)           0.283     1.889    dc/image_mem_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y7          RAMB36E1                                     r  dc/image_mem_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.879     2.037    dc/image_mem_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dc/image_mem_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.242     1.801    dc/image_mem_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.427%)  route 0.263ns (58.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.558     1.471    cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X37Y90         FDRE                                         r  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[4]/Q
                         net (fo=199, routed)         0.263     1.875    cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr[4]
    SLICE_X33Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.920 r  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_i_1/O
                         net (fo=1, routed)           0.000     1.920    cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.826     1.985    cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X33Y91         FDRE                                         r  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
                         clock pessimism             -0.250     1.735    
    SLICE_X33Y91         FDRE (Hold_fdre_C_D)         0.092     1.827    cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vga_ctrl/uut_vsync/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl/uut_vsync/vvideo_on_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.246ns (49.737%)  route 0.249ns (50.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.563     1.476    vga_ctrl/uut_vsync/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  vga_ctrl/uut_vsync/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     1.624 f  vga_ctrl/uut_vsync/count_reg[9]/Q
                         net (fo=6, routed)           0.249     1.873    vga_ctrl/uut_vsync/count_reg_n_0_[9]
    SLICE_X50Y49         LUT6 (Prop_lut6_I5_O)        0.098     1.971 r  vga_ctrl/uut_vsync/vvideo_on_i_1/O
                         net (fo=1, routed)           0.000     1.971    vga_ctrl/uut_vsync/vvideo_on_next
    SLICE_X50Y49         FDRE                                         r  vga_ctrl/uut_vsync/vvideo_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.840     1.998    vga_ctrl/uut_vsync/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  vga_ctrl/uut_vsync/vvideo_on_reg/C
                         clock pessimism             -0.245     1.753    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.121     1.874    vga_ctrl/uut_vsync/vvideo_on_reg
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y24   dc/image/nv/temp_result1/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   dc/image/conv_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  cpu/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  cpu/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  cpu/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  cpu/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  cpu/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y87  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.072ns  (logic 1.470ns (18.217%)  route 6.601ns (81.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=614, routed)         6.601     8.072    cpu/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X47Y93         FDRE                                         r  cpu/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.435     4.806    cpu/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X47Y93         FDRE                                         r  cpu/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cpu/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.351ns  (logic 0.238ns (7.114%)  route 3.112ns (92.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=614, routed)         3.112     3.351    cpu/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X47Y93         FDRE                                         r  cpu/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.830     1.988    cpu/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X47Y93         FDRE                                         r  cpu/inst/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/inst/rst_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.022ns  (logic 0.518ns (50.661%)  route 0.504ns (49.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.555     5.106    cpu/inst/rst_0/U0/slowest_sync_clk
    SLICE_X50Y90         FDRE                                         r  cpu/inst/rst_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  cpu/inst/rst_0/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.504     6.129    cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X50Y90         FDRE                                         r  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.437     4.808    cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X50Y90         FDRE                                         r  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/inst/rst_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.595%)  route 0.173ns (51.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.561     1.474    cpu/inst/rst_0/U0/slowest_sync_clk
    SLICE_X50Y90         FDRE                                         r  cpu/inst/rst_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  cpu/inst/rst_0/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.173     1.812    cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X50Y90         FDRE                                         r  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.831     1.990    cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X50Y90         FDRE                                         r  cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_writer/uart_r/IF_circ/rx_data_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.746ns  (logic 4.187ns (47.879%)  route 4.558ns (52.121%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.564     5.116    uart_writer/uart_r/IF_circ/clk_IBUF_BUFG
    SLICE_X46Y36         FDCE                                         r  uart_writer/uart_r/IF_circ/rx_data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDCE (Prop_fdce_C_Q)         0.518     5.634 f  uart_writer/uart_r/IF_circ/rx_data_ready_reg/Q
                         net (fo=15, routed)          0.470     6.104    uart_writer/uart_r/IF_circ/rx_data_ready_reg_0
    SLICE_X46Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.228 r  uart_writer/uart_r/IF_circ/rx_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.088    10.316    rx_empty_OBUF
    E5                   OBUF (Prop_obuf_I_O)         3.545    13.862 r  rx_empty_OBUF_inst/O
                         net (fo=0)                   0.000    13.862    rx_empty
    E5                                                                r  rx_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/uut_hsync/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_hs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.316ns  (logic 4.087ns (49.142%)  route 4.229ns (50.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.573     5.125    vga_ctrl/uut_hsync/clk_IBUF_BUFG
    SLICE_X50Y44         FDRE                                         r  vga_ctrl/uut_hsync/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  vga_ctrl/uut_hsync/hsync_reg/Q
                         net (fo=1, routed)           4.229     9.872    vga_hs_o_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.569    13.441 r  vga_hs_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.441    vga_hs_o
    B11                                                               r  vga_hs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/uut_vsync/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_vs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.246ns  (logic 4.081ns (49.493%)  route 4.165ns (50.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.558     5.109    vga_ctrl/uut_vsync/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  vga_ctrl/uut_vsync/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.518     5.627 r  vga_ctrl/uut_vsync/vsync_reg/Q
                         net (fo=1, routed)           4.165     9.792    vga_vs_o_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.563    13.355 r  vga_vs_o_OBUF_inst/O
                         net (fo=0)                   0.000    13.355    vga_vs_o
    B12                                                               r  vga_vs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vga_red_o_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.622ns  (logic 4.078ns (53.503%)  route 3.544ns (46.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.574     5.126    vga_ctrl/clk_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  vga_ctrl/vga_red_o_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  vga_ctrl/vga_red_o_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           3.544     9.188    lopt_10
    A6                   OBUF (Prop_obuf_I_O)         3.560    12.748 r  vga_green_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.748    vga_green_o[3]
    A6                                                                r  vga_green_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vga_red_o_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.601ns  (logic 4.076ns (53.623%)  route 3.525ns (46.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.574     5.126    vga_ctrl/clk_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  vga_ctrl/vga_red_o_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  vga_ctrl/vga_red_o_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.525     9.169    lopt_9
    D8                   OBUF (Prop_obuf_I_O)         3.558    12.727 r  vga_blue_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.727    vga_blue_o[3]
    D8                                                                r  vga_blue_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vga_red_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.505ns  (logic 4.000ns (53.299%)  route 3.505ns (46.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.574     5.126    vga_ctrl/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  vga_ctrl/vga_red_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  vga_ctrl/vga_red_o_reg[2]/Q
                         net (fo=1, routed)           3.505     9.087    vga_blue_o_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.544    12.631 r  vga_red_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.631    vga_red_o[2]
    C5                                                                r  vga_red_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vga_red_o_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.394ns  (logic 4.077ns (55.147%)  route 3.316ns (44.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.574     5.126    vga_ctrl/clk_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  vga_ctrl/vga_red_o_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  vga_ctrl/vga_red_o_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           3.316     8.960    lopt_7
    B6                   OBUF (Prop_obuf_I_O)         3.559    12.520 r  vga_green_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.520    vga_green_o[2]
    B6                                                                r  vga_green_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vga_red_o_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.313ns  (logic 4.075ns (55.717%)  route 3.238ns (44.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.641     5.193    vga_ctrl/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  vga_ctrl/vga_red_o_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.518     5.711 r  vga_ctrl/vga_red_o_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           3.238     8.949    lopt_4
    A5                   OBUF (Prop_obuf_I_O)         3.557    12.506 r  vga_green_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.506    vga_green_o[1]
    A5                                                                r  vga_green_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vga_red_o_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.173ns  (logic 4.076ns (56.825%)  route 3.097ns (43.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.641     5.193    vga_ctrl/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  vga_ctrl/vga_red_o_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.518     5.711 r  vga_ctrl/vga_red_o_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.097     8.808    lopt_3
    C7                   OBUF (Prop_obuf_I_O)         3.558    12.366 r  vga_blue_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.366    vga_blue_o[1]
    C7                                                                r  vga_blue_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vga_red_o_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.134ns  (logic 4.017ns (56.308%)  route 3.117ns (43.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.641     5.193    vga_ctrl/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  vga_ctrl/vga_red_o_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.456     5.649 r  vga_ctrl/vga_red_o_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.117     8.766    lopt
    B7                   OBUF (Prop_obuf_I_O)         3.561    12.326 r  vga_blue_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.326    vga_blue_o[0]
    B7                                                                r  vga_blue_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_ctrl/vga_red_o_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.411ns (63.566%)  route 0.809ns (36.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.598     1.511    vga_ctrl/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  vga_ctrl/vga_red_o_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  vga_ctrl/vga_red_o_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.809     2.484    lopt_1
    C6                   OBUF (Prop_obuf_I_O)         1.247     3.731 r  vga_green_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.731    vga_green_o[0]
    C6                                                                r  vga_green_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vga_red_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.427ns (63.842%)  route 0.808ns (36.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.598     1.511    vga_ctrl/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  vga_ctrl/vga_red_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  vga_ctrl/vga_red_o_reg[1]/Q
                         net (fo=1, routed)           0.808     2.484    vga_blue_o_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.263     3.747 r  vga_red_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.747    vga_red_o[1]
    B4                                                                r  vga_red_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vga_red_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.408ns (62.092%)  route 0.860ns (37.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.598     1.511    vga_ctrl/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  vga_ctrl/vga_red_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  vga_ctrl/vga_red_o_reg[0]/Q
                         net (fo=1, routed)           0.860     2.512    vga_blue_o_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.267     3.779 r  vga_red_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.779    vga_red_o[0]
    A3                                                                r  vga_red_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vga_red_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.425ns (59.656%)  route 0.964ns (40.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.571     1.484    vga_ctrl/clk_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  vga_ctrl/vga_red_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  vga_ctrl/vga_red_o_reg[3]/Q
                         net (fo=1, routed)           0.964     2.612    vga_blue_o_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.261     3.874 r  vga_red_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.874    vga_red_o[3]
    A4                                                                r  vga_red_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vga_red_o_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.402ns (59.117%)  route 0.970ns (40.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.598     1.511    vga_ctrl/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  vga_ctrl/vga_red_o_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  vga_ctrl/vga_red_o_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.970     2.622    lopt
    B7                   OBUF (Prop_obuf_I_O)         1.261     3.884 r  vga_blue_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.884    vga_blue_o[0]
    B7                                                                r  vga_blue_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vga_red_o_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.423ns (59.810%)  route 0.956ns (40.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.598     1.511    vga_ctrl/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  vga_ctrl/vga_red_o_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  vga_ctrl/vga_red_o_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.956     2.631    lopt_3
    C7                   OBUF (Prop_obuf_I_O)         1.259     3.890 r  vga_blue_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.890    vga_blue_o[1]
    C7                                                                r  vga_blue_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vga_red_o_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.385ns (57.073%)  route 1.042ns (42.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.571     1.484    vga_ctrl/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  vga_ctrl/vga_red_o_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  vga_ctrl/vga_red_o_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.042     2.667    lopt_6
    D7                   OBUF (Prop_obuf_I_O)         1.244     3.912 r  vga_blue_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.912    vga_blue_o[2]
    D7                                                                r  vga_blue_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vga_red_o_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.421ns (58.375%)  route 1.013ns (41.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.598     1.511    vga_ctrl/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  vga_ctrl/vga_red_o_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  vga_ctrl/vga_red_o_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           1.013     2.689    lopt_4
    A5                   OBUF (Prop_obuf_I_O)         1.257     3.946 r  vga_green_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.946    vga_green_o[1]
    A5                                                                r  vga_green_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vga_red_o_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.424ns (56.862%)  route 1.080ns (43.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.571     1.484    vga_ctrl/clk_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  vga_ctrl/vga_red_o_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  vga_ctrl/vga_red_o_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           1.080     2.729    lopt_7
    B6                   OBUF (Prop_obuf_I_O)         1.260     3.989 r  vga_green_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.989    vga_green_o[2]
    B6                                                                r  vga_green_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vga_red_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.386ns (54.935%)  route 1.137ns (45.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        0.571     1.484    vga_ctrl/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  vga_ctrl/vga_red_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  vga_ctrl/vga_red_o_reg[2]/Q
                         net (fo=1, routed)           1.137     2.762    vga_blue_o_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.245     4.007 r  vga_red_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.007    vga_red_o[2]
    C5                                                                r  vga_red_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           774 Endpoints
Min Delay           774 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dc/image/cache/shift_reg_reg_r_10/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.163ns  (logic 1.470ns (16.047%)  route 7.693ns (83.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=614, routed)         7.693     9.163    dc/image/cache/reset_IBUF
    SLICE_X58Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r_10/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.488     4.859    dc/image/cache/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r_10/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dc/image/cache/shift_reg_reg_r_11/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.163ns  (logic 1.470ns (16.047%)  route 7.693ns (83.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=614, routed)         7.693     9.163    dc/image/cache/reset_IBUF
    SLICE_X58Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r_11/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.488     4.859    dc/image/cache/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r_11/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dc/image/cache/shift_reg_reg_r_12/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.163ns  (logic 1.470ns (16.047%)  route 7.693ns (83.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=614, routed)         7.693     9.163    dc/image/cache/reset_IBUF
    SLICE_X58Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r_12/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.488     4.859    dc/image/cache/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r_12/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dc/image/cache/shift_reg_reg_r_5/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.163ns  (logic 1.470ns (16.047%)  route 7.693ns (83.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=614, routed)         7.693     9.163    dc/image/cache/reset_IBUF
    SLICE_X58Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r_5/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.488     4.859    dc/image/cache/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r_5/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dc/image/cache/shift_reg_reg_r_6/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.163ns  (logic 1.470ns (16.047%)  route 7.693ns (83.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=614, routed)         7.693     9.163    dc/image/cache/reset_IBUF
    SLICE_X58Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r_6/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.488     4.859    dc/image/cache/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r_6/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dc/image/cache/shift_reg_reg_r_7/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.163ns  (logic 1.470ns (16.047%)  route 7.693ns (83.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=614, routed)         7.693     9.163    dc/image/cache/reset_IBUF
    SLICE_X58Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r_7/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.488     4.859    dc/image/cache/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r_7/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dc/image/cache/shift_reg_reg_r_8/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.163ns  (logic 1.470ns (16.047%)  route 7.693ns (83.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=614, routed)         7.693     9.163    dc/image/cache/reset_IBUF
    SLICE_X58Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r_8/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.488     4.859    dc/image/cache/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r_8/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dc/image/cache/shift_reg_reg_r_9/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.163ns  (logic 1.470ns (16.047%)  route 7.693ns (83.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=614, routed)         7.693     9.163    dc/image/cache/reset_IBUF
    SLICE_X58Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r_9/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.488     4.859    dc/image/cache/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r_9/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dc/image/cache/shift_reg_reg_r/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.159ns  (logic 1.470ns (16.054%)  route 7.689ns (83.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=614, routed)         7.689     9.159    dc/image/cache/reset_IBUF
    SLICE_X59Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.488     4.859    dc/image/cache/clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dc/image/cache/shift_reg_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.159ns  (logic 1.470ns (16.054%)  route 7.689ns (83.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  reset_IBUF_inst/O
                         net (fo=614, routed)         7.689     9.159    dc/image/cache/reset_IBUF
    SLICE_X59Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.488     4.859    dc/image/cache/clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  dc/image/cache/shift_reg_reg_r_0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dc/image/nv/temp_result1__0/ACOUT[0]
                            (internal pin)
  Destination:            dc/image/nv/temp_result_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  dc/image/nv/temp_result1__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    dc/image/nv/temp_result1__0_n_53
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.639     5.190    dc/image/nv/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/CLK

Slack:                    inf
  Source:                 dc/image/nv/temp_result1__0/ACOUT[10]
                            (internal pin)
  Destination:            dc/image/nv/temp_result_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  dc/image/nv/temp_result1__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    dc/image/nv/temp_result1__0_n_43
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.639     5.190    dc/image/nv/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/CLK

Slack:                    inf
  Source:                 dc/image/nv/temp_result1__0/ACOUT[11]
                            (internal pin)
  Destination:            dc/image/nv/temp_result_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  dc/image/nv/temp_result1__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    dc/image/nv/temp_result1__0_n_42
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.639     5.190    dc/image/nv/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/CLK

Slack:                    inf
  Source:                 dc/image/nv/temp_result1__0/ACOUT[12]
                            (internal pin)
  Destination:            dc/image/nv/temp_result_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  dc/image/nv/temp_result1__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    dc/image/nv/temp_result1__0_n_41
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.639     5.190    dc/image/nv/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/CLK

Slack:                    inf
  Source:                 dc/image/nv/temp_result1__0/ACOUT[13]
                            (internal pin)
  Destination:            dc/image/nv/temp_result_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  dc/image/nv/temp_result1__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    dc/image/nv/temp_result1__0_n_40
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.639     5.190    dc/image/nv/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/CLK

Slack:                    inf
  Source:                 dc/image/nv/temp_result1__0/ACOUT[14]
                            (internal pin)
  Destination:            dc/image/nv/temp_result_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  dc/image/nv/temp_result1__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    dc/image/nv/temp_result1__0_n_39
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.639     5.190    dc/image/nv/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/CLK

Slack:                    inf
  Source:                 dc/image/nv/temp_result1__0/ACOUT[15]
                            (internal pin)
  Destination:            dc/image/nv/temp_result_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  dc/image/nv/temp_result1__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    dc/image/nv/temp_result1__0_n_38
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.639     5.190    dc/image/nv/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/CLK

Slack:                    inf
  Source:                 dc/image/nv/temp_result1__0/ACOUT[16]
                            (internal pin)
  Destination:            dc/image/nv/temp_result_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  dc/image/nv/temp_result1__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    dc/image/nv/temp_result1__0_n_37
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.639     5.190    dc/image/nv/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/CLK

Slack:                    inf
  Source:                 dc/image/nv/temp_result1__0/ACOUT[17]
                            (internal pin)
  Destination:            dc/image/nv/temp_result_reg/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  dc/image/nv/temp_result1__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    dc/image/nv/temp_result1__0_n_36
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.639     5.190    dc/image/nv/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/CLK

Slack:                    inf
  Source:                 dc/image/nv/temp_result1__0/ACOUT[18]
                            (internal pin)
  Destination:            dc/image/nv/temp_result_reg/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  dc/image/nv/temp_result1__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    dc/image/nv/temp_result1__0_n_35
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1514, routed)        1.639     5.190    dc/image/nv/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  dc/image/nv/temp_result_reg/CLK





