###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx20.ecn.purdue.edu)
#  Generated on:      Thu Mar  3 18:47:43 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         4.872
+ Phase Shift                   5.000
= Required Time                 1.004
- Arrival Time                  4.675
= Slack Time                   -3.671
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -3.571 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -3.430 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -3.105 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -2.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -1.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -1.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |   -1.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |   -0.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |   -0.398 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.206 | 0.195 |   3.468 |   -0.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.193 | 0.142 |   3.610 |   -0.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.095 | 0.208 |   3.818 |    0.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 1.031 | 0.710 |   4.528 |    0.858 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188                 | B ^ -> Y v     | MUX2X1   | 0.376 | 0.146 |   4.674 |    1.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0]   | D v            | DFFPOSX1 | 0.376 | 0.000 |   4.675 |    1.004 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.771 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    3.911 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    4.236 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    4.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.301 | 0.004 |   0.877 |    4.547 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         4.749
+ Phase Shift                   5.000
= Required Time                 1.128
- Arrival Time                  4.668
= Slack Time                   -3.540
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -3.440 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -3.299 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.975 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -2.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -1.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -1.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |   -0.877 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |   -0.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |   -0.267 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.206 | 0.195 |   3.468 |   -0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.193 | 0.142 |   3.610 |    0.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.095 | 0.208 |   3.818 |    0.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 1.031 | 0.710 |   4.528 |    0.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222                 | B ^ -> Y v     | MUX2X1   | 0.371 | 0.140 |   4.668 |    1.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0]   | D v            | DFFPOSX1 | 0.371 | 0.000 |   4.668 |    1.128 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.640 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    3.781 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    4.106 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    4.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.301 | 0.004 |   0.877 |    4.417 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         4.569
+ Phase Shift                   5.000
= Required Time                 1.323
- Arrival Time                  4.676
= Slack Time                   -3.353
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -3.253 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -3.112 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.788 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -2.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -1.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.913 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |   -0.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |   -0.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |   -0.081 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.206 | 0.195 |   3.468 |    0.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.193 | 0.142 |   3.610 |    0.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.095 | 0.208 |   3.818 |    0.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 1.031 | 0.710 |   4.528 |    1.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259                 | B ^ -> Y v     | MUX2X1   | 0.377 | 0.147 |   4.676 |    1.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0]   | D v            | DFFPOSX1 | 0.377 | 0.000 |   4.676 |    1.323 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.453 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    3.594 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.919 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    4.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.323 | 0.017 |   0.891 |    4.245 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         4.541
+ Phase Shift                   5.000
= Required Time                 1.349
- Arrival Time                  4.674
= Slack Time                   -3.325
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -3.225 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -3.084 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.760 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -2.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -1.216 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |   -0.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |   -0.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |   -0.052 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.206 | 0.195 |   3.468 |    0.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.193 | 0.142 |   3.610 |    0.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.095 | 0.208 |   3.818 |    0.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 1.031 | 0.710 |   4.528 |    1.203 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138                 | B ^ -> Y v     | MUX2X1   | 0.375 | 0.145 |   4.674 |    1.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D v            | DFFPOSX1 | 0.375 | 0.000 |   4.674 |    1.349 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.425 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    3.566 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.891 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    4.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.322 | 0.015 |   0.890 |    4.215 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         4.503
+ Phase Shift                   5.000
= Required Time                 1.377
- Arrival Time                  4.647
= Slack Time                   -3.270
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -3.170 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -3.029 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.704 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -2.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -1.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.829 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |   -0.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |   -0.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    0.003 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                  | B v -> Y ^     | AOI22X1  | 0.229 | 0.218 |   3.490 |    0.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                  | A ^ -> Y v     | AOI21X1  | 0.182 | 0.134 |   3.624 |    0.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                  | B v -> Y v     | OR2X2    | 0.090 | 0.202 |   3.827 |    0.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | B v -> Y ^     | MUX2X1   | 0.979 | 0.679 |   4.506 |    1.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150                 | B ^ -> Y v     | MUX2X1   | 0.361 | 0.141 |   4.647 |    1.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D v            | DFFPOSX1 | 0.361 | 0.000 |   4.647 |    1.377 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.370 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    3.511 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.836 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    4.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.303 | 0.007 |   0.880 |    4.150 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         4.450
+ Phase Shift                   5.000
= Required Time                 1.431
- Arrival Time                  4.644
= Slack Time                   -3.213
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -3.113 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.972 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.648 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -2.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -1.104 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.772 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |   -0.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |   -0.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    0.060 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                  | B v -> Y ^     | AOI22X1  | 0.229 | 0.218 |   3.490 |    0.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                  | A ^ -> Y v     | AOI21X1  | 0.182 | 0.134 |   3.624 |    0.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                  | B v -> Y v     | OR2X2    | 0.090 | 0.202 |   3.827 |    0.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | B v -> Y ^     | MUX2X1   | 0.979 | 0.679 |   4.506 |    1.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253                 | B ^ -> Y v     | MUX2X1   | 0.359 | 0.138 |   4.643 |    1.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D v            | DFFPOSX1 | 0.359 | 0.000 |   4.644 |    1.431 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.313 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    3.454 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.779 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    4.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.303 | 0.008 |   0.880 |    4.093 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
- Setup                         4.395
+ Phase Shift                   5.000
= Required Time                 1.492
- Arrival Time                  4.658
= Slack Time                   -3.167
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -3.067 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.926 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.601 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -2.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -1.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.726 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |   -0.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |   -0.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    0.106 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.206 | 0.195 |   3.468 |    0.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.193 | 0.142 |   3.610 |    0.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.095 | 0.208 |   3.818 |    0.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 1.031 | 0.710 |   4.528 |    1.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205                 | B ^ -> Y v     | MUX2X1   | 0.368 | 0.130 |   4.658 |    1.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0]   | D v            | DFFPOSX1 | 0.368 | 0.000 |   4.658 |    1.492 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.267 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    3.408 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.732 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    4.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.321 | 0.012 |   0.887 |    4.054 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         4.390
+ Phase Shift                   5.000
= Required Time                 1.498
- Arrival Time                  4.664
= Slack Time                   -3.166
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -3.066 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.925 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.600 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -2.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -1.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |   -0.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |   -0.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    0.107 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.206 | 0.195 |   3.468 |    0.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.193 | 0.142 |   3.610 |    0.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.095 | 0.208 |   3.818 |    0.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 1.031 | 0.710 |   4.528 |    1.363 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240                 | B ^ -> Y v     | MUX2X1   | 0.368 | 0.135 |   4.664 |    1.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D v            | DFFPOSX1 | 0.368 | 0.000 |   4.664 |    1.498 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.266 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    3.407 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.731 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    4.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.322 | 0.013 |   0.888 |    4.053 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         4.224
+ Phase Shift                   5.000
= Required Time                 1.653
- Arrival Time                  4.651
= Slack Time                   -2.998
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.898 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.757 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.432 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -2.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |   -0.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |   -0.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    0.275 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                  | B v -> Y ^     | AOI22X1  | 0.229 | 0.218 |   3.490 |    0.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                  | A ^ -> Y v     | AOI21X1  | 0.182 | 0.134 |   3.624 |    0.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                  | B v -> Y v     | OR2X2    | 0.090 | 0.202 |   3.827 |    0.829 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | B v -> Y ^     | MUX2X1   | 0.979 | 0.679 |   4.506 |    1.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218                 | B ^ -> Y v     | MUX2X1   | 0.365 | 0.145 |   4.650 |    1.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2]   | D v            | DFFPOSX1 | 0.365 | 0.000 |   4.651 |    1.653 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.098 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    3.239 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.564 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    3.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.329 | 0.016 |   0.877 |    3.875 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         4.039
+ Phase Shift                   5.000
= Required Time                 1.860
- Arrival Time                  4.779
= Slack Time                   -2.919
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.819 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.678 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.354 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -2.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.205 | 0.241 |   2.681 |   -0.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.216 | 0.207 |   2.889 |   -0.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.243 | 0.214 |   3.103 |    0.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n172      | A v -> Y ^     | INVX1    | 0.212 | 0.218 |   3.321 |    0.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n172      | A ^ -> Y v     | INVX1    | 0.147 | 0.153 |   3.474 |    0.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.197 | 0.140 |   3.615 |    0.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.239 | 0.146 |   3.760 |    0.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.086 | 0.210 |   3.971 |    1.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.939 | 0.648 |   4.619 |    1.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | B ^ -> Y v     | MUX2X1   | 0.360 | 0.160 |   4.778 |    1.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.360 | 0.001 |   4.779 |    1.860 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.019 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    3.160 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.485 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    3.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.037 |   0.898 |    3.818 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         4.095
+ Phase Shift                   5.000
= Required Time                 1.793
- Arrival Time                  4.636
= Slack Time                   -2.843
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.743 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.603 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.278 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.735 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |   -0.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    0.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    0.429 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                  | B v -> Y ^     | AOI22X1  | 0.229 | 0.218 |   3.490 |    0.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                  | A ^ -> Y v     | AOI21X1  | 0.182 | 0.134 |   3.624 |    0.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                  | B v -> Y v     | OR2X2    | 0.090 | 0.202 |   3.827 |    0.983 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | B v -> Y ^     | MUX2X1   | 0.979 | 0.679 |   4.506 |    1.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134                 | B ^ -> Y v     | MUX2X1   | 0.354 | 0.130 |   4.636 |    1.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D v            | DFFPOSX1 | 0.354 | 0.000 |   4.636 |    1.793 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.943 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    3.084 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.409 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    3.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.322 | 0.014 |   0.888 |    3.732 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
- Setup                         4.069
+ Phase Shift                   5.000
= Required Time                 1.824
- Arrival Time                  4.650
= Slack Time                   -2.826
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.726 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.585 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.260 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |   -0.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    0.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    0.447 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                  | B v -> Y ^     | AOI22X1  | 0.229 | 0.218 |   3.490 |    0.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                  | A ^ -> Y v     | AOI21X1  | 0.182 | 0.134 |   3.624 |    0.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                  | B v -> Y v     | OR2X2    | 0.090 | 0.202 |   3.827 |    1.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | B v -> Y ^     | MUX2X1   | 0.979 | 0.679 |   4.506 |    1.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236                 | B ^ -> Y v     | MUX2X1   | 0.363 | 0.143 |   4.649 |    1.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D v            | DFFPOSX1 | 0.363 | 0.001 |   4.650 |    1.824 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.926 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    3.067 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.392 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.322 | 0.306 |   0.872 |    3.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.338 | 0.021 |   0.892 |    3.718 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.883
- Setup                         4.057
+ Phase Shift                   5.000
= Required Time                 1.827
- Arrival Time                  4.642
= Slack Time                   -2.815
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.715 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.575 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.250 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |   -0.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    0.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    0.457 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                  | B v -> Y ^     | AOI22X1  | 0.229 | 0.218 |   3.490 |    0.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                  | A ^ -> Y v     | AOI21X1  | 0.182 | 0.134 |   3.624 |    0.809 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                  | B v -> Y v     | OR2X2    | 0.090 | 0.202 |   3.827 |    1.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | B v -> Y ^     | MUX2X1   | 0.979 | 0.679 |   4.506 |    1.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184                 | B ^ -> Y v     | MUX2X1   | 0.358 | 0.136 |   4.642 |    1.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D v            | DFFPOSX1 | 0.358 | 0.000 |   4.642 |    1.827 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.915 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    3.056 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.381 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    3.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.331 | 0.012 |   0.883 |    3.699 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
- Setup                         3.937
+ Phase Shift                   5.000
= Required Time                 1.959
- Arrival Time                  4.772
= Slack Time                   -2.814
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.714 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.573 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.248 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.205 | 0.241 |   2.681 |   -0.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.216 | 0.207 |   2.889 |    0.075 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.243 | 0.214 |   3.103 |    0.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n172      | A v -> Y ^     | INVX1    | 0.212 | 0.218 |   3.321 |    0.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n172      | A ^ -> Y v     | INVX1    | 0.147 | 0.153 |   3.474 |    0.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.197 | 0.140 |   3.615 |    0.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.239 | 0.146 |   3.760 |    0.947 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.086 | 0.210 |   3.971 |    1.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.939 | 0.648 |   4.619 |    1.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B ^ -> Y v     | MUX2X1   | 0.355 | 0.153 |   4.772 |    1.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.355 | 0.000 |   4.772 |    1.959 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.914 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    3.055 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.379 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    3.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.034 |   0.895 |    3.709 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
- Setup                         3.957
+ Phase Shift                   5.000
= Required Time                 1.942
- Arrival Time                  4.667
= Slack Time                   -2.725
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.625 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.484 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.159 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.284 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |   -0.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    0.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    0.548 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.194 | 0.185 |   3.458 |    0.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.257 | 0.158 |   3.617 |    0.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.111 | 0.237 |   3.854 |    1.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.934 | 0.649 |   4.503 |    1.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251                 | B ^ -> Y v     | MUX2X1   | 0.361 | 0.163 |   4.667 |    1.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3]   | D v            | DFFPOSX1 | 0.361 | 0.001 |   4.667 |    1.942 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.825 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.966 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.290 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.315 |   0.880 |    3.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.343 | 0.019 |   0.899 |    3.624 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         3.944
+ Phase Shift                   5.000
= Required Time                 1.951
- Arrival Time                  4.665
= Slack Time                   -2.714
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.614 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.473 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.149 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.273 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |   -0.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    0.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    0.559 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.206 | 0.195 |   3.468 |    0.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.193 | 0.142 |   3.610 |    0.896 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.095 | 0.208 |   3.818 |    1.104 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 1.031 | 0.710 |   4.528 |    1.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171                 | B ^ -> Y v     | MUX2X1   | 0.371 | 0.136 |   4.665 |    1.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0]   | D v            | DFFPOSX1 | 0.371 | 0.000 |   4.665 |    1.951 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.814 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.955 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.280 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    3.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.358 | 0.023 |   0.894 |    3.609 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         3.971
+ Phase Shift                   5.000
= Required Time                 1.929
- Arrival Time                  4.638
= Slack Time                   -2.709
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.609 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.468 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.144 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.838 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.600 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |   -0.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    0.179 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    0.564 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                  | B v -> Y ^     | AOI22X1  | 0.229 | 0.218 |   3.490 |    0.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                  | A ^ -> Y v     | AOI21X1  | 0.182 | 0.134 |   3.624 |    0.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                  | B v -> Y v     | OR2X2    | 0.090 | 0.202 |   3.827 |    1.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | B v -> Y ^     | MUX2X1   | 0.979 | 0.679 |   4.506 |    1.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201                 | B ^ -> Y v     | MUX2X1   | 0.356 | 0.132 |   4.638 |    1.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D v            | DFFPOSX1 | 0.356 | 0.000 |   4.638 |    1.929 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.809 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.950 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.275 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    3.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.335 | 0.039 |   0.900 |    3.609 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         3.834
+ Phase Shift                   5.000
= Required Time                 2.063
- Arrival Time                  4.766
= Slack Time                   -2.703
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.603 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.462 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.137 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.205 | 0.241 |   2.681 |   -0.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.216 | 0.207 |   2.889 |    0.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.243 | 0.214 |   3.103 |    0.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n172      | A v -> Y ^     | INVX1    | 0.212 | 0.218 |   3.321 |    0.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n172      | A ^ -> Y v     | INVX1    | 0.147 | 0.153 |   3.474 |    0.772 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.197 | 0.140 |   3.615 |    0.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.239 | 0.146 |   3.760 |    1.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.086 | 0.210 |   3.971 |    1.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.939 | 0.648 |   4.619 |    1.916 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | B ^ -> Y v     | MUX2X1   | 0.350 | 0.146 |   4.765 |    2.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.350 | 0.000 |   4.766 |    2.063 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.803 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.944 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.268 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    3.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.036 |   0.897 |    3.599 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         3.832
+ Phase Shift                   5.000
= Required Time                 2.060
- Arrival Time                  4.726
= Slack Time                   -2.665
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.565 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.424 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.100 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.205 | 0.241 |   2.681 |    0.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.216 | 0.207 |   2.889 |    0.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.243 | 0.214 |   3.103 |    0.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC39_n172      | A v -> Y ^     | INVX1    | 0.173 | 0.188 |   3.290 |    0.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_n172      | A ^ -> Y v     | INVX1    | 0.139 | 0.148 |   3.438 |    0.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | D v -> Y ^     | AOI22X1  | 0.200 | 0.142 |   3.580 |    0.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.230 | 0.140 |   3.720 |    1.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X2    | 0.091 | 0.214 |   3.934 |    1.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.930 | 0.645 |   4.579 |    1.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B ^ -> Y v     | MUX2X1   | 0.350 | 0.146 |   4.725 |    2.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.350 | 0.000 |   4.726 |    2.060 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.765 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.906 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.231 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    3.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.335 | 0.032 |   0.893 |    3.558 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         3.793
+ Phase Shift                   5.000
= Required Time                 2.103
- Arrival Time                  4.762
= Slack Time                   -2.659
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.559 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.418 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.093 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.205 | 0.241 |   2.681 |    0.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.216 | 0.207 |   2.889 |    0.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.243 | 0.214 |   3.103 |    0.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n172      | A v -> Y ^     | INVX1    | 0.212 | 0.218 |   3.321 |    0.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n172      | A ^ -> Y v     | INVX1    | 0.147 | 0.153 |   3.474 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.197 | 0.140 |   3.615 |    0.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.239 | 0.146 |   3.760 |    1.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.086 | 0.210 |   3.971 |    1.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.939 | 0.648 |   4.619 |    1.960 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | B ^ -> Y v     | MUX2X1   | 0.348 | 0.143 |   4.762 |    2.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.348 | 0.000 |   4.762 |    2.103 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.759 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.899 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.224 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    3.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.036 |   0.897 |    3.555 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         3.916
+ Phase Shift                   5.000
= Required Time                 1.981
- Arrival Time                  4.639
= Slack Time                   -2.658
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.558 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.417 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.092 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    0.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    0.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    0.615 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                  | B v -> Y ^     | AOI22X1  | 0.229 | 0.218 |   3.490 |    0.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                  | A ^ -> Y v     | AOI21X1  | 0.182 | 0.134 |   3.624 |    0.966 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                  | B v -> Y v     | OR2X2    | 0.090 | 0.202 |   3.827 |    1.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | B v -> Y ^     | MUX2X1   | 0.979 | 0.679 |   4.506 |    1.848 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167                 | B ^ -> Y v     | MUX2X1   | 0.357 | 0.133 |   4.639 |    1.981 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D v            | DFFPOSX1 | 0.357 | 0.000 |   4.639 |    1.981 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.758 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.899 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.224 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.322 | 0.306 |   0.872 |    3.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.340 | 0.026 |   0.897 |    3.555 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         3.882
+ Phase Shift                   5.000
= Required Time                 2.012
- Arrival Time                  4.659
= Slack Time                   -2.647
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.547 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.406 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.081 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.776 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    0.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    0.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    0.626 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.206 | 0.195 |   3.468 |    0.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.193 | 0.142 |   3.610 |    0.963 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.095 | 0.208 |   3.818 |    1.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 1.031 | 0.710 |   4.528 |    1.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154                 | B ^ -> Y v     | MUX2X1   | 0.368 | 0.131 |   4.659 |    2.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0]   | D v            | DFFPOSX1 | 0.368 | 0.000 |   4.659 |    2.012 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.747 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.888 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.213 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    3.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.357 | 0.023 |   0.894 |    3.541 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
- Setup                         3.820
+ Phase Shift                   5.000
= Required Time                 2.087
- Arrival Time                  4.728
= Slack Time                   -2.641
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.541 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.400 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.075 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.770 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.205 | 0.241 |   2.681 |    0.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.216 | 0.207 |   2.889 |    0.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.243 | 0.214 |   3.103 |    0.462 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC39_n172      | A v -> Y ^     | INVX1    | 0.173 | 0.188 |   3.290 |    0.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_n172      | A ^ -> Y v     | INVX1    | 0.139 | 0.148 |   3.438 |    0.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | D v -> Y ^     | AOI22X1  | 0.200 | 0.142 |   3.580 |    0.939 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.230 | 0.140 |   3.720 |    1.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X2    | 0.091 | 0.214 |   3.934 |    1.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.930 | 0.645 |   4.579 |    1.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B ^ -> Y v     | MUX2X1   | 0.351 | 0.148 |   4.727 |    2.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.351 | 0.000 |   4.728 |    2.087 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.741 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.882 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.206 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    3.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.338 | 0.036 |   0.907 |    3.548 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.901
- Setup                         3.776
+ Phase Shift                   5.000
= Required Time                 2.124
- Arrival Time                  4.757
= Slack Time                   -2.633
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.533 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.392 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.067 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.762 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.192 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.205 | 0.241 |   2.681 |    0.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.216 | 0.207 |   2.889 |    0.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.243 | 0.214 |   3.103 |    0.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n172      | A v -> Y ^     | INVX1    | 0.212 | 0.218 |   3.321 |    0.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n172      | A ^ -> Y v     | INVX1    | 0.147 | 0.153 |   3.474 |    0.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.197 | 0.140 |   3.615 |    0.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.239 | 0.146 |   3.760 |    1.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.086 | 0.210 |   3.971 |    1.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.939 | 0.648 |   4.619 |    1.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | B ^ -> Y v     | MUX2X1   | 0.347 | 0.138 |   4.757 |    2.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.347 | 0.000 |   4.757 |    2.124 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.733 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.874 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.199 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    3.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.040 |   0.901 |    3.534 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
- Setup                         3.734
+ Phase Shift                   5.000
= Required Time                 2.153
- Arrival Time                  4.758
= Slack Time                   -2.605
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.505 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.364 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.040 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.734 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.205 | 0.241 |   2.681 |    0.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.216 | 0.207 |   2.889 |    0.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.243 | 0.214 |   3.103 |    0.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n172      | A v -> Y ^     | INVX1    | 0.212 | 0.218 |   3.321 |    0.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n172      | A ^ -> Y v     | INVX1    | 0.147 | 0.153 |   3.474 |    0.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.197 | 0.140 |   3.615 |    1.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.239 | 0.146 |   3.760 |    1.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.086 | 0.210 |   3.971 |    1.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.939 | 0.648 |   4.619 |    2.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | B ^ -> Y v     | MUX2X1   | 0.344 | 0.139 |   4.758 |    2.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.344 | 0.000 |   4.758 |    2.153 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.705 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.846 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.171 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    3.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.334 | 0.026 |   0.887 |    3.492 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         3.730
+ Phase Shift                   5.000
= Required Time                 2.170
- Arrival Time                  4.754
= Slack Time                   -2.584
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.484 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.343 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.019 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.205 | 0.241 |   2.681 |    0.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.216 | 0.207 |   2.889 |    0.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.243 | 0.214 |   3.103 |    0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n172      | A v -> Y ^     | INVX1    | 0.212 | 0.218 |   3.321 |    0.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n172      | A ^ -> Y v     | INVX1    | 0.147 | 0.153 |   3.474 |    0.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.197 | 0.140 |   3.615 |    1.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.239 | 0.146 |   3.760 |    1.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.086 | 0.210 |   3.971 |    1.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.939 | 0.648 |   4.619 |    2.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | B ^ -> Y v     | MUX2X1   | 0.345 | 0.135 |   4.754 |    2.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.345 | 0.000 |   4.754 |    2.170 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.684 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.825 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.150 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    3.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.039 |   0.900 |    3.484 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
- Setup                         3.752
+ Phase Shift                   5.000
= Required Time                 2.155
- Arrival Time                  4.723
= Slack Time                   -2.568
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.468 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.327 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -2.002 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.205 | 0.241 |   2.681 |    0.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.216 | 0.207 |   2.889 |    0.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.243 | 0.214 |   3.103 |    0.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC39_n172      | A v -> Y ^     | INVX1    | 0.173 | 0.188 |   3.290 |    0.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_n172      | A ^ -> Y v     | INVX1    | 0.139 | 0.148 |   3.438 |    0.870 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | D v -> Y ^     | AOI22X1  | 0.200 | 0.142 |   3.580 |    1.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.230 | 0.140 |   3.720 |    1.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X2    | 0.091 | 0.214 |   3.934 |    1.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.930 | 0.645 |   4.579 |    2.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.347 | 0.143 |   4.722 |    2.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.347 | 0.000 |   4.723 |    2.155 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.668 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.809 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.134 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    3.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.338 | 0.036 |   0.907 |    3.475 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         3.748
+ Phase Shift                   5.000
= Required Time                 2.158
- Arrival Time                  4.722
= Slack Time                   -2.564
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.464 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.323 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -1.998 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.205 | 0.241 |   2.681 |    0.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.216 | 0.207 |   2.889 |    0.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.243 | 0.214 |   3.103 |    0.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC39_n172      | A v -> Y ^     | INVX1    | 0.173 | 0.188 |   3.290 |    0.727 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_n172      | A ^ -> Y v     | INVX1    | 0.139 | 0.148 |   3.438 |    0.874 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | D v -> Y ^     | AOI22X1  | 0.200 | 0.142 |   3.580 |    1.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.230 | 0.140 |   3.720 |    1.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X2    | 0.091 | 0.214 |   3.934 |    1.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.930 | 0.645 |   4.579 |    2.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | B ^ -> Y v     | MUX2X1   | 0.347 | 0.143 |   4.722 |    2.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.347 | 0.000 |   4.722 |    2.158 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.664 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.805 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.129 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    3.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.338 | 0.035 |   0.906 |    3.470 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         3.678
+ Phase Shift                   5.000
= Required Time                 2.228
- Arrival Time                  4.715
= Slack Time                   -2.487
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.387 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.246 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -1.921 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.205 | 0.241 |   2.681 |    0.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.216 | 0.207 |   2.889 |    0.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.243 | 0.214 |   3.103 |    0.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC39_n172      | A v -> Y ^     | INVX1    | 0.173 | 0.188 |   3.290 |    0.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_n172      | A ^ -> Y v     | INVX1    | 0.139 | 0.148 |   3.438 |    0.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | D v -> Y ^     | AOI22X1  | 0.200 | 0.142 |   3.580 |    1.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.230 | 0.140 |   3.720 |    1.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X2    | 0.091 | 0.214 |   3.934 |    1.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.930 | 0.645 |   4.579 |    2.092 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | B ^ -> Y v     | MUX2X1   | 0.344 | 0.136 |   4.715 |    2.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.344 | 0.000 |   4.715 |    2.228 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.587 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.728 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.053 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    3.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.338 | 0.035 |   0.906 |    3.393 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         3.632
+ Phase Shift                   5.000
= Required Time                 2.268
- Arrival Time                  4.749
= Slack Time                   -2.481
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.381 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.240 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -1.916 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.205 | 0.241 |   2.681 |    0.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.216 | 0.207 |   2.889 |    0.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.243 | 0.214 |   3.103 |    0.622 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n172      | A v -> Y ^     | INVX1    | 0.212 | 0.218 |   3.321 |    0.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC40_n172      | A ^ -> Y v     | INVX1    | 0.147 | 0.153 |   3.474 |    0.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.197 | 0.140 |   3.615 |    1.133 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.239 | 0.146 |   3.760 |    1.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X2    | 0.086 | 0.210 |   3.971 |    1.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.939 | 0.648 |   4.619 |    2.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | B ^ -> Y v     | MUX2X1   | 0.340 | 0.130 |   4.749 |    2.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.340 | 0.000 |   4.749 |    2.268 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.581 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.722 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.047 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    3.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.039 |   0.900 |    3.381 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
- Setup                         3.664
+ Phase Shift                   5.000
= Required Time                 2.239
- Arrival Time                  4.713
= Slack Time                   -2.474
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.374 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.233 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -1.908 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.365 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.205 | 0.241 |   2.681 |    0.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.216 | 0.207 |   2.889 |    0.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.243 | 0.214 |   3.103 |    0.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC39_n172      | A v -> Y ^     | INVX1    | 0.173 | 0.188 |   3.290 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_n172      | A ^ -> Y v     | INVX1    | 0.139 | 0.148 |   3.438 |    0.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | D v -> Y ^     | AOI22X1  | 0.200 | 0.142 |   3.580 |    1.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.230 | 0.140 |   3.720 |    1.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X2    | 0.091 | 0.214 |   3.934 |    1.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.930 | 0.645 |   4.579 |    2.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140               | B ^ -> Y v     | MUX2X1   | 0.343 | 0.133 |   4.712 |    2.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.343 | 0.000 |   4.713 |    2.239 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.574 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.715 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.040 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    3.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.338 | 0.032 |   0.903 |    3.377 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         3.661
+ Phase Shift                   5.000
= Required Time                 2.245
- Arrival Time                  4.716
= Slack Time                   -2.471
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.371 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.230 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -1.905 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.600 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |   -0.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.205 | 0.241 |   2.681 |    0.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.216 | 0.207 |   2.889 |    0.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.243 | 0.214 |   3.103 |    0.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC39_n172      | A v -> Y ^     | INVX1    | 0.173 | 0.188 |   3.290 |    0.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_n172      | A ^ -> Y v     | INVX1    | 0.139 | 0.148 |   3.438 |    0.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | D v -> Y ^     | AOI22X1  | 0.200 | 0.142 |   3.580 |    1.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.230 | 0.140 |   3.720 |    1.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X2    | 0.091 | 0.214 |   3.934 |    1.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.930 | 0.645 |   4.579 |    2.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226               | B ^ -> Y v     | MUX2X1   | 0.343 | 0.137 |   4.716 |    2.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.343 | 0.000 |   4.716 |    2.245 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.571 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.712 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    3.037 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    3.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.338 | 0.035 |   0.906 |    3.377 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         3.606
+ Phase Shift                   5.000
= Required Time                 2.293
- Arrival Time                  4.708
= Slack Time                   -2.414
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.314 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -2.173 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -1.849 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |    0.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.205 | 0.241 |   2.681 |    0.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.216 | 0.207 |   2.889 |    0.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX4    | 0.243 | 0.214 |   3.103 |    0.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC39_n172      | A v -> Y ^     | INVX1    | 0.173 | 0.188 |   3.290 |    0.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_n172      | A ^ -> Y v     | INVX1    | 0.139 | 0.148 |   3.438 |    1.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | D v -> Y ^     | AOI22X1  | 0.200 | 0.142 |   3.580 |    1.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.230 | 0.140 |   3.720 |    1.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X2    | 0.091 | 0.214 |   3.934 |    1.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.930 | 0.645 |   4.579 |    2.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B ^ -> Y v     | MUX2X1   | 0.340 | 0.128 |   4.707 |    2.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.340 | 0.000 |   4.708 |    2.293 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.514 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.655 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    2.980 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    3.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.337 | 0.029 |   0.900 |    3.314 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         3.447
+ Phase Shift                   5.000
= Required Time                 2.446
- Arrival Time                  4.642
= Slack Time                   -2.197
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.097 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -1.956 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -1.631 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |    0.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    0.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    0.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    1.076 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.194 | 0.185 |   3.458 |    1.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.257 | 0.158 |   3.617 |    1.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.111 | 0.237 |   3.854 |    1.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.934 | 0.649 |   4.503 |    2.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275                 | B ^ -> Y v     | MUX2X1   | 0.344 | 0.139 |   4.642 |    2.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3]   | D v            | DFFPOSX1 | 0.344 | 0.000 |   4.642 |    2.446 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.297 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.438 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    2.762 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    3.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.357 | 0.022 |   0.893 |    3.090 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
- Setup                         3.457
+ Phase Shift                   5.000
= Required Time                 2.451
- Arrival Time                  4.646
= Slack Time                   -2.195
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.095 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -1.954 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -1.630 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |    0.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    0.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    0.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    1.078 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.194 | 0.185 |   3.458 |    1.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.257 | 0.158 |   3.617 |    1.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.111 | 0.237 |   3.854 |    1.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.934 | 0.649 |   4.503 |    2.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182                 | B ^ -> Y v     | MUX2X1   | 0.349 | 0.142 |   4.646 |    2.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3]   | D v            | DFFPOSX1 | 0.349 | 0.001 |   4.646 |    2.451 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.295 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.436 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    2.761 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    3.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.363 | 0.036 |   0.908 |    3.103 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         3.449
+ Phase Shift                   5.000
= Required Time                 2.457
- Arrival Time                  4.644
= Slack Time                   -2.187
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.087 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -1.946 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -1.622 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |    0.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    0.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    0.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    1.086 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.194 | 0.185 |   3.458 |    1.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.257 | 0.158 |   3.617 |    1.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.111 | 0.237 |   3.854 |    1.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.934 | 0.649 |   4.503 |    2.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199                 | B ^ -> Y v     | MUX2X1   | 0.348 | 0.140 |   4.644 |    2.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.348 | 0.000 |   4.644 |    2.457 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.287 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.428 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    2.753 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    3.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.363 | 0.035 |   0.906 |    3.094 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
- Setup                         3.436
+ Phase Shift                   5.000
= Required Time                 2.471
- Arrival Time                  4.643
= Slack Time                   -2.171
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.071 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -1.931 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -1.606 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |    0.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    0.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    0.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    1.101 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.194 | 0.185 |   3.458 |    1.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.257 | 0.158 |   3.617 |    1.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.111 | 0.237 |   3.854 |    1.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.934 | 0.649 |   4.503 |    2.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216                 | B ^ -> Y v     | MUX2X1   | 0.347 | 0.139 |   4.642 |    2.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3]   | D v            | DFFPOSX1 | 0.347 | 0.000 |   4.643 |    2.471 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.272 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.412 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    2.737 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    3.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.363 | 0.036 |   0.907 |    3.079 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
- Setup                         3.400
+ Phase Shift                   5.000
= Required Time                 2.508
- Arrival Time                  4.644
= Slack Time                   -2.136
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.036 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -1.895 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -1.570 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |    0.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    0.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    0.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    1.137 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.194 | 0.185 |   3.458 |    1.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.257 | 0.158 |   3.617 |    1.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.111 | 0.237 |   3.854 |    1.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.934 | 0.649 |   4.503 |    2.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148                 | B ^ -> Y v     | MUX2X1   | 0.345 | 0.140 |   4.643 |    2.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3]   | D v            | DFFPOSX1 | 0.345 | 0.000 |   4.644 |    2.508 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.236 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.377 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    2.702 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    3.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.363 | 0.036 |   0.908 |    3.044 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         3.375
+ Phase Shift                   5.000
= Required Time                 2.518
- Arrival Time                  4.637
= Slack Time                   -2.119
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.019 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -1.878 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -1.553 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |   -0.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |    0.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    0.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    0.769 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    1.154 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.194 | 0.185 |   3.458 |    1.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.257 | 0.158 |   3.617 |    1.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.111 | 0.237 |   3.854 |    1.735 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.934 | 0.649 |   4.503 |    2.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | B ^ -> Y v     | MUX2X1   | 0.340 | 0.134 |   4.637 |    2.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3]   | D v            | DFFPOSX1 | 0.340 | 0.000 |   4.637 |    2.518 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.219 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.360 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    2.685 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    2.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.357 | 0.022 |   0.894 |    3.013 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
- Setup                         3.320
+ Phase Shift                   5.000
= Required Time                 2.585
- Arrival Time                  4.634
= Slack Time                   -2.049
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -1.949 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -1.808 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -1.483 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |   -1.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |    0.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |    0.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    0.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    0.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.330 | 0.384 |   3.273 |    1.224 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.194 | 0.185 |   3.458 |    1.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.257 | 0.158 |   3.617 |    1.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.111 | 0.237 |   3.854 |    1.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.934 | 0.649 |   4.503 |    2.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165                 | B ^ -> Y v     | MUX2X1   | 0.341 | 0.130 |   4.633 |    2.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3]   | D v            | DFFPOSX1 | 0.341 | 0.000 |   4.634 |    2.585 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.149 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    2.290 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    2.614 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    2.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.362 | 0.033 |   0.905 |    2.953 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         1.611
+ Phase Shift                   5.000
= Required Time                 4.271
- Arrival Time                  4.743
= Slack Time                   -0.472
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.372 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.231 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.094 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    0.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |    1.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |    1.969 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    2.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    2.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.348 | 0.397 |   3.286 |    2.814 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.091 | 0.252 |   3.538 |    3.066 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122                 | B v -> Y ^     | AOI22X1  | 0.189 | 0.151 |   3.689 |    3.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124                 | A ^ -> Y v     | AOI21X1  | 0.254 | 0.182 |   3.871 |    3.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0          | B v -> Y ^     | NOR3X1   | 0.273 | 0.176 |   4.047 |    3.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0          | A ^ -> Y ^     | OR2X2    | 0.521 | 0.556 |   4.603 |    4.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159                 | B ^ -> Y v     | MUX2X1   | 0.234 | 0.140 |   4.743 |    4.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6]   | D v            | DFFPOSX1 | 0.234 | 0.000 |   4.743 |    4.271 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.572 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.713 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.038 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    1.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.304 | 0.009 |   0.882 |    1.354 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         1.571
+ Phase Shift                   5.000
= Required Time                 4.313
- Arrival Time                  4.742
= Slack Time                   -0.428
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.328 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.187 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.137 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    0.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |    1.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |    2.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    2.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    2.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.348 | 0.397 |   3.286 |    2.857 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.091 | 0.252 |   3.538 |    3.110 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122                 | B v -> Y ^     | AOI22X1  | 0.189 | 0.151 |   3.689 |    3.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124                 | A ^ -> Y v     | AOI21X1  | 0.254 | 0.182 |   3.871 |    3.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0          | B v -> Y ^     | NOR3X1   | 0.273 | 0.176 |   4.047 |    3.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0          | A ^ -> Y ^     | OR2X2    | 0.521 | 0.556 |   4.603 |    4.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245                 | B ^ -> Y v     | MUX2X1   | 0.233 | 0.138 |   4.741 |    4.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6]   | D v            | DFFPOSX1 | 0.233 | 0.000 |   4.742 |    4.313 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.528 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.669 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.994 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    1.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.305 | 0.011 |   0.884 |    1.312 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         1.481
+ Phase Shift                   5.000
= Required Time                 4.399
- Arrival Time                  4.733
= Slack Time                   -0.333
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.233 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.092 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.232 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    0.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |    1.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |    2.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    2.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    2.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.348 | 0.397 |   3.286 |    2.952 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.091 | 0.252 |   3.538 |    3.205 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122                 | B v -> Y ^     | AOI22X1  | 0.189 | 0.151 |   3.689 |    3.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124                 | A ^ -> Y v     | AOI21X1  | 0.254 | 0.182 |   3.871 |    3.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0          | B v -> Y ^     | NOR3X1   | 0.273 | 0.176 |   4.047 |    3.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0          | A ^ -> Y ^     | OR2X2    | 0.521 | 0.556 |   4.603 |    4.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193                 | B ^ -> Y v     | MUX2X1   | 0.228 | 0.129 |   4.733 |    4.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6]   | D v            | DFFPOSX1 | 0.228 | 0.000 |   4.733 |    4.399 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.433 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.574 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.899 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    1.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.303 | 0.008 |   0.880 |    1.214 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         1.471
+ Phase Shift                   5.000
= Required Time                 4.411
- Arrival Time                  4.736
= Slack Time                   -0.325
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.225 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.084 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.241 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    0.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |    1.784 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |    2.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    2.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    2.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.348 | 0.397 |   3.286 |    2.961 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.091 | 0.252 |   3.538 |    3.213 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122                 | B v -> Y ^     | AOI22X1  | 0.189 | 0.151 |   3.689 |    3.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124                 | A ^ -> Y v     | AOI21X1  | 0.254 | 0.182 |   3.871 |    3.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0          | B v -> Y ^     | NOR3X1   | 0.273 | 0.176 |   4.047 |    3.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0          | A ^ -> Y ^     | OR2X2    | 0.521 | 0.556 |   4.603 |    4.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142                 | B ^ -> Y v     | MUX2X1   | 0.228 | 0.132 |   4.735 |    4.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6]   | D v            | DFFPOSX1 | 0.228 | 0.000 |   4.736 |    4.411 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.425 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.566 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.890 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    1.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.304 | 0.009 |   0.882 |    1.207 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         1.474
+ Phase Shift                   5.000
= Required Time                 4.427
- Arrival Time                  4.745
= Slack Time                   -0.318
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.218 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.077 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.247 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    0.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |    1.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |    2.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    2.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    2.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.348 | 0.397 |   3.286 |    2.967 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.091 | 0.252 |   3.538 |    3.220 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122                 | B v -> Y ^     | AOI22X1  | 0.189 | 0.151 |   3.689 |    3.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124                 | A ^ -> Y v     | AOI21X1  | 0.254 | 0.182 |   3.871 |    3.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0          | B v -> Y ^     | NOR3X1   | 0.273 | 0.176 |   4.047 |    3.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0          | A ^ -> Y ^     | OR2X2    | 0.521 | 0.556 |   4.603 |    4.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210                 | B ^ -> Y v     | MUX2X1   | 0.234 | 0.141 |   4.745 |    4.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6]   | D v            | DFFPOSX1 | 0.234 | 0.000 |   4.745 |    4.427 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.418 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.559 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.884 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    1.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.337 | 0.029 |   0.900 |    1.219 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
- Setup                         1.408
+ Phase Shift                   5.000
= Required Time                 4.488
- Arrival Time                  4.741
= Slack Time                   -0.254
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.154 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.013 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.312 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    0.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |    1.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |    2.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    2.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.348 | 0.397 |   3.286 |    3.032 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.091 | 0.252 |   3.538 |    3.284 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122                 | B v -> Y ^     | AOI22X1  | 0.189 | 0.151 |   3.689 |    3.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124                 | A ^ -> Y v     | AOI21X1  | 0.254 | 0.182 |   3.871 |    3.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0          | B v -> Y ^     | NOR3X1   | 0.273 | 0.176 |   4.047 |    3.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0          | A ^ -> Y ^     | OR2X2    | 0.521 | 0.556 |   4.603 |    4.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228                 | B ^ -> Y v     | MUX2X1   | 0.230 | 0.138 |   4.741 |    4.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6]   | D v            | DFFPOSX1 | 0.230 | 0.000 |   4.741 |    4.488 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.354 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.495 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.819 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    1.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.337 | 0.025 |   0.896 |    1.149 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         1.373
+ Phase Shift                   5.000
= Required Time                 4.527
- Arrival Time                  4.737
= Slack Time                   -0.210
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.110 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.031 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.356 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    0.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |    1.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |    2.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    2.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    2.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.348 | 0.397 |   3.286 |    3.076 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.091 | 0.252 |   3.538 |    3.328 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122                 | B v -> Y ^     | AOI22X1  | 0.189 | 0.151 |   3.689 |    3.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124                 | A ^ -> Y v     | AOI21X1  | 0.254 | 0.182 |   3.871 |    3.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0          | B v -> Y ^     | NOR3X1   | 0.273 | 0.176 |   4.047 |    3.837 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0          | A ^ -> Y ^     | OR2X2    | 0.521 | 0.556 |   4.603 |    4.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176                 | B ^ -> Y v     | MUX2X1   | 0.229 | 0.134 |   4.737 |    4.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6]   | D v            | DFFPOSX1 | 0.229 | 0.000 |   4.737 |    4.527 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.310 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.451 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.775 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    1.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.337 | 0.029 |   0.900 |    1.110 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         1.333
+ Phase Shift                   5.000
= Required Time                 4.557
- Arrival Time                  4.736
= Slack Time                   -0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.079 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.062 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.387 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    0.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |    1.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |    2.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    2.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    2.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.348 | 0.397 |   3.286 |    3.107 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.091 | 0.252 |   3.538 |    3.359 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122                 | B v -> Y ^     | AOI22X1  | 0.189 | 0.151 |   3.689 |    3.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124                 | A ^ -> Y v     | AOI21X1  | 0.254 | 0.182 |   3.871 |    3.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0          | B v -> Y ^     | NOR3X1   | 0.273 | 0.176 |   4.047 |    3.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0          | A ^ -> Y ^     | OR2X2    | 0.521 | 0.556 |   4.603 |    4.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266                 | B ^ -> Y v     | MUX2X1   | 0.227 | 0.133 |   4.736 |    4.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6]   | D v            | DFFPOSX1 | 0.227 | 0.000 |   4.736 |    4.557 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.279 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.420 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.744 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    1.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.335 | 0.020 |   0.891 |    1.069 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
- Setup                         1.551
+ Phase Shift                   5.000
= Required Time                 4.341
- Arrival Time                  4.494
= Slack Time                   -0.153
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.053 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.088 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.412 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    0.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |    1.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |    2.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    2.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    2.735 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.348 | 0.397 |   3.286 |    3.132 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115                 | B v -> Y ^     | AOI22X1  | 0.199 | 0.193 |   3.479 |    3.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | A ^ -> Y v     | AOI21X1  | 0.248 | 0.178 |   3.657 |    3.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0          | B v -> Y ^     | NOR3X1   | 0.249 | 0.148 |   3.805 |    3.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0          | A ^ -> Y ^     | OR2X2    | 0.522 | 0.553 |   4.358 |    4.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195                 | B ^ -> Y v     | MUX2X1   | 0.235 | 0.136 |   4.494 |    4.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D v            | DFFPOSX1 | 0.235 | 0.000 |   4.494 |    4.341 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.253 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.394 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.719 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    1.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.323 | 0.017 |   0.891 |    1.045 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         1.503
+ Phase Shift                   5.000
= Required Time                 4.374
- Arrival Time                  4.489
= Slack Time                   -0.115
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.015 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.126 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.451 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    0.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.970 | 1.237 |   2.109 |    1.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.329 | 0.332 |   2.441 |    2.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.209 | 0.222 |   2.663 |    2.548 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.077 | 0.226 |   2.888 |    2.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX4    | 0.348 | 0.397 |   3.286 |    3.171 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115                 | B v -> Y ^     | AOI22X1  | 0.199 | 0.193 |   3.479 |    3.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | A ^ -> Y v     | AOI21X1  | 0.248 | 0.178 |   3.657 |    3.542 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0          | B v -> Y ^     | NOR3X1   | 0.249 | 0.148 |   3.805 |    3.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0          | A ^ -> Y ^     | OR2X2    | 0.522 | 0.553 |   4.358 |    4.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | B ^ -> Y v     | MUX2X1   | 0.229 | 0.131 |   4.489 |    4.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D v            | DFFPOSX1 | 0.229 | 0.000 |   4.489 |    4.374 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.215 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.356 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    0.680 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    0.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.301 | 0.005 |   0.877 |    0.992 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

