// Seed: 3564870236
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wand id_2,
    input supply1 id_3
    , id_18,
    input tri1 id_4,
    output wire id_5,
    input wire id_6,
    input supply0 id_7,
    output wand id_8,
    output wor id_9,
    input wire id_10,
    output logic id_11,
    output wire id_12,
    output tri0 id_13,
    input supply1 id_14,
    output logic id_15,
    input supply0 id_16
);
  always @(posedge 1)
    if (-1 == 1) id_15 <= id_6;
    else id_11 <= -1;
  assign id_11 = id_16;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
