{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v " "Info: Source file: C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 02 07:49:40 2009 " "Info: Processing started: Sun Aug 02 07:49:40 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ozy_Janus -c Ozy_Janus " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Ozy_Janus -c Ozy_Janus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../common/cdc_sync.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../common/cdc_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 cdc_sync " "Info: Found entity 1: cdc_sync" {  } { { "../common/cdc_sync.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_sync.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../common/I2S_xmit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../common/I2S_xmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_xmit " "Info: Found entity 1: I2S_xmit" {  } { { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../common/I2S_rcv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../common/I2S_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_rcv " "Info: Found entity 1: I2S_rcv" {  } { { "../common/I2S_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_rcv.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../common/clk_lrclk_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../common/clk_lrclk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_lrclk_gen " "Info: Found entity 1: clk_lrclk_gen" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../common/NWire_rcv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../common/NWire_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 NWire_rcv " "Info: Found entity 1: NWire_rcv" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../common/NWire_xmit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../common/NWire_xmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 NWire_xmit " "Info: Found entity 1: NWire_xmit" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/debounce.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rx_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Rx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_fifo " "Info: Found entity 1: Rx_fifo" {  } { { "Rx_fifo.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Rx_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tx_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Tx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_fifo " "Info: Found entity 1: Tx_fifo" {  } { { "Tx_fifo.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Tx_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2S_LR_Capture.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file I2S_LR_Capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_LR_Capture " "Info: Found entity 1: I2S_LR_Capture" {  } { { "I2S_LR_Capture.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/I2S_LR_Capture.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI_REGS.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SPI_REGS.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_REGS " "Info: Found entity 1: SPI_REGS" {  } { { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gpio_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_control " "Info: Found entity 1: gpio_control" {  } { { "gpio_control.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/gpio_control.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ozy_Janus.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Ozy_Janus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ozy_Janus " "Info: Found entity 1: Ozy_Janus" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 209 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_oport.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gpio_oport.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_oport " "Info: Found entity 1: gpio_oport" {  } { { "gpio_oport.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/gpio_oport.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_blinker.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file led_blinker.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_blinker " "Info: Found entity 1: led_blinker" {  } { { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_usb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file async_usb.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_usb " "Info: Found entity 1: async_usb" {  } { { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_usb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sync_usb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_usb " "Info: Found entity 1: sync_usb" {  } { { "sync_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/sync_usb.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tx_fifo_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Tx_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_fifo_ctrl " "Info: Found entity 1: Tx_fifo_ctrl" {  } { { "Tx_fifo_ctrl.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Tx_fifo_ctrl.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_rcv_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sp_rcv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp_rcv_ctrl " "Info: Found entity 1: sp_rcv_ctrl" {  } { { "sp_rcv_ctrl.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/sp_rcv_ctrl.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SP_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SP_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SP_fifo " "Info: Found entity 1: SP_fifo" {  } { { "SP_fifo.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SP_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RFIFO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFIFO " "Info: Found entity 1: RFIFO" {  } { { "RFIFO.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/RFIFO.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../common/cdc_mcp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../common/cdc_mcp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cdc_mcp " "Info: Found entity 1: cdc_mcp" {  } { { "../common/cdc_mcp.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_mcp.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../common/pulsegen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../common/pulsegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulsegen " "Info: Found entity 1: pulsegen" {  } { { "../common/pulsegen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/pulsegen.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ozy_Janus " "Info: Elaborating entity \"Ozy_Janus\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IF_j_ack Ozy_Janus.v(1116) " "Warning (10858): Verilog HDL warning at Ozy_Janus.v(1116): object IF_j_ack used but never assigned" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 1116 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_j_ack 0 Ozy_Janus.v(1116) " "Warning (10030): Net \"IF_j_ack\" at Ozy_Janus.v(1116) has no driver or initial value, using a default initial value '0'" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 1116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_control gpio_control:gpio_controlSDR " "Info: Elaborating entity \"gpio_control\" for hierarchy \"gpio_control:gpio_controlSDR\"" {  } { { "Ozy_Janus.v" "gpio_controlSDR" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 319 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_REGS gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs " "Info: Elaborating entity \"SPI_REGS\" for hierarchy \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\"" {  } { { "gpio_control.v" "spi_regs" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/gpio_control.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_oport gpio_control:gpio_controlSDR\|gpio_oport:port1reg " "Info: Elaborating entity \"gpio_oport\" for hierarchy \"gpio_control:gpio_controlSDR\|gpio_oport:port1reg\"" {  } { { "gpio_control.v" "port1reg" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/gpio_control.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_oport gpio_control:gpio_controlSDR\|gpio_oport:port2reg " "Info: Elaborating entity \"gpio_oport\" for hierarchy \"gpio_control:gpio_controlSDR\|gpio_oport:port2reg\"" {  } { { "gpio_control.v" "port2reg" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/gpio_control.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "clkmult3.v 1 1 " "Warning: Using design file clkmult3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clkmult3 " "Info: Found entity 1: clkmult3" {  } { { "clkmult3.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/clkmult3.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkmult3 clkmult3:cm3 " "Info: Elaborating entity \"clkmult3\" for hierarchy \"clkmult3:cm3\"" {  } { { "Ozy_Janus.v" "cm3" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 329 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clkmult3:cm3\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"clkmult3:cm3\|altpll:altpll_component\"" {  } { { "clkmult3.v" "altpll_component" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/clkmult3.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clkmult3:cm3\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"clkmult3:cm3\|altpll:altpll_component\"" {  } { { "clkmult3.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/clkmult3.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkmult3:cm3\|altpll:altpll_component " "Info: Instantiated megafunction \"clkmult3:cm3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Info: Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Info: Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clkmult3 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clkmult3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clkmult3.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/clkmult3.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_mcp cdc_mcp:dfs " "Info: Elaborating entity \"cdc_mcp\" for hierarchy \"cdc_mcp:dfs\"" {  } { { "Ozy_Janus.v" "dfs" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 419 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_sync cdc_mcp:dfs\|cdc_sync:rdy " "Info: Elaborating entity \"cdc_sync\" for hierarchy \"cdc_mcp:dfs\|cdc_sync:rdy\"" {  } { { "../common/cdc_mcp.v" "rdy" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_mcp.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulsegen cdc_mcp:dfs\|pulsegen:pls " "Info: Elaborating entity \"pulsegen\" for hierarchy \"cdc_mcp:dfs\|pulsegen:pls\"" {  } { { "../common/cdc_mcp.v" "pls" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_mcp.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_sync cdc_mcp:dfs\|cdc_sync:ack " "Info: Elaborating entity \"cdc_sync\" for hierarchy \"cdc_mcp:dfs\|cdc_sync:ack\"" {  } { { "../common/cdc_mcp.v" "ack" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_mcp.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_lrclk_gen clk_lrclk_gen:lrgen " "Info: Elaborating entity \"clk_lrclk_gen\" for hierarchy \"clk_lrclk_gen:lrgen\"" {  } { { "Ozy_Janus.v" "lrgen" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 436 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clk_lrclk_gen.v(39) " "Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(39): truncated value with size 32 to match size of target (16)" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clk_lrclk_gen.v(41) " "Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(41): truncated value with size 32 to match size of target (16)" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clk_lrclk_gen.v(43) " "Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(43): truncated value with size 32 to match size of target (16)" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clk_lrclk_gen.v(45) " "Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(45): truncated value with size 32 to match size of target (16)" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clk_lrclk_gen.v(82) " "Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(82): truncated value with size 32 to match size of target (5)" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clk_lrclk_gen.v(84) " "Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(84): truncated value with size 32 to match size of target (5)" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clk_lrclk_gen.v(86) " "Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(86): truncated value with size 32 to match size of target (5)" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clk_lrclk_gen.v(88) " "Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(88): truncated value with size 32 to match size of target (5)" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NWire_rcv NWire_rcv:P_MIC " "Info: Elaborating entity \"NWire_rcv\" for hierarchy \"NWire_rcv:P_MIC\"" {  } { { "Ozy_Janus.v" "P_MIC" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 488 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_rcv I2S_rcv:J_MIC " "Info: Elaborating entity \"I2S_rcv\" for hierarchy \"I2S_rcv:J_MIC\"" {  } { { "Ozy_Janus.v" "J_MIC" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 493 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NWire_rcv NWire_rcv:M_IQ " "Info: Elaborating entity \"NWire_rcv\" for hierarchy \"NWire_rcv:M_IQ\"" {  } { { "Ozy_Janus.v" "M_IQ" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 499 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_rcv I2S_rcv:J_IQ " "Info: Elaborating entity \"I2S_rcv\" for hierarchy \"I2S_rcv:J_IQ\"" {  } { { "Ozy_Janus.v" "J_IQ" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 504 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_fifo_ctrl Tx_fifo_ctrl:TXFC " "Info: Elaborating entity \"Tx_fifo_ctrl\" for hierarchy \"Tx_fifo_ctrl:TXFC\"" {  } { { "Ozy_Janus.v" "TXFC" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 543 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_fifo Tx_fifo:TXF " "Info: Elaborating entity \"Tx_fifo\" for hierarchy \"Tx_fifo:TXF\"" {  } { { "Ozy_Janus.v" "TXF" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 556 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Tx_fifo:TXF\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\"" {  } { { "Tx_fifo.v" "scfifo_component" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Tx_fifo.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Tx_fifo:TXF\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"Tx_fifo:TXF\|scfifo:scfifo_component\"" {  } { { "Tx_fifo.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Tx_fifo.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tx_fifo:TXF\|scfifo:scfifo_component " "Info: Instantiated megafunction \"Tx_fifo:TXF\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Info: Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Info: Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Tx_fifo.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Tx_fifo.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ft31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_ft31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ft31 " "Info: Found entity 1: scfifo_ft31" {  } { { "db/scfifo_ft31.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/scfifo_ft31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ft31 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated " "Info: Elaborating entity \"scfifo_ft31\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2l31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_2l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2l31 " "Info: Found entity 1: a_dpfifo_2l31" {  } { { "db/a_dpfifo_2l31.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_2l31.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2l31 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo " "Info: Elaborating entity \"a_dpfifo_2l31\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\"" {  } { { "db/scfifo_ft31.tdf" "dpfifo" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/scfifo_ft31.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3e1 " "Info: Found entity 1: altsyncram_r3e1" {  } { { "db/altsyncram_r3e1.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/altsyncram_r3e1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3e1 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_r3e1:FIFOram " "Info: Elaborating entity \"altsyncram_r3e1\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_r3e1:FIFOram\"" {  } { { "db/a_dpfifo_2l31.tdf" "FIFOram" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_2l31.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mkj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkj1 " "Info: Found entity 1: altsyncram_mkj1" {  } { { "db/altsyncram_mkj1.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/altsyncram_mkj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkj1 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_r3e1:FIFOram\|altsyncram_mkj1:altsyncram1 " "Info: Elaborating entity \"altsyncram_mkj1\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_r3e1:FIFOram\|altsyncram_mkj1:altsyncram1\"" {  } { { "db/altsyncram_r3e1.tdf" "altsyncram1" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/altsyncram_r3e1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ep8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ep8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ep8 " "Info: Found entity 1: cmpr_ep8" {  } { { "db/cmpr_ep8.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/cmpr_ep8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ep8 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_ep8:almost_full_comparer " "Info: Elaborating entity \"cmpr_ep8\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_ep8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2l31.tdf" "almost_full_comparer" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_2l31.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ep8 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_ep8:two_comparison " "Info: Elaborating entity \"cmpr_ep8\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_ep8:two_comparison\"" {  } { { "db/a_dpfifo_2l31.tdf" "two_comparison" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_2l31.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p6b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_p6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p6b " "Info: Found entity 1: cntr_p6b" {  } { { "db/cntr_p6b.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/cntr_p6b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p6b Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_p6b:rd_ptr_msb " "Info: Elaborating entity \"cntr_p6b\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_p6b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_2l31.tdf" "rd_ptr_msb" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_2l31.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_677.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_677 " "Info: Found entity 1: cntr_677" {  } { { "db/cntr_677.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/cntr_677.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_677 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_677:usedw_counter " "Info: Elaborating entity \"cntr_677\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_677:usedw_counter\"" {  } { { "db/a_dpfifo_2l31.tdf" "usedw_counter" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_2l31.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q6b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_q6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q6b " "Info: Found entity 1: cntr_q6b" {  } { { "db/cntr_q6b.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/cntr_q6b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q6b Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_q6b:wr_ptr " "Info: Elaborating entity \"cntr_q6b\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_q6b:wr_ptr\"" {  } { { "db/a_dpfifo_2l31.tdf" "wr_ptr" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_2l31.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFIFO RFIFO:RXF " "Info: Elaborating entity \"RFIFO\" for hierarchy \"RFIFO:RXF\"" {  } { { "Ozy_Janus.v" "RXF" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 579 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP_fifo SP_fifo:SPF " "Info: Elaborating entity \"SP_fifo\" for hierarchy \"SP_fifo:SPF\"" {  } { { "Ozy_Janus.v" "SPF" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 608 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SP_fifo:SPF\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\"" {  } { { "SP_fifo.v" "scfifo_component" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SP_fifo.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SP_fifo:SPF\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"SP_fifo:SPF\|scfifo:scfifo_component\"" {  } { { "SP_fifo.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SP_fifo.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SP_fifo:SPF\|scfifo:scfifo_component " "Info: Instantiated megafunction \"SP_fifo:SPF\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Info: Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Info: Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SP_fifo.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SP_fifo.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1t31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_1t31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1t31 " "Info: Found entity 1: scfifo_1t31" {  } { { "db/scfifo_1t31.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/scfifo_1t31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1t31 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated " "Info: Elaborating entity \"scfifo_1t31\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_kk31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_kk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_kk31 " "Info: Found entity 1: a_dpfifo_kk31" {  } { { "db/a_dpfifo_kk31.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_kk31.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_kk31 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo " "Info: Elaborating entity \"a_dpfifo_kk31\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\"" {  } { { "db/scfifo_1t31.tdf" "dpfifo" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/scfifo_1t31.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2e1 " "Info: Found entity 1: altsyncram_v2e1" {  } { { "db/altsyncram_v2e1.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/altsyncram_v2e1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2e1 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|altsyncram_v2e1:FIFOram " "Info: Elaborating entity \"altsyncram_v2e1\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|altsyncram_v2e1:FIFOram\"" {  } { { "db/a_dpfifo_kk31.tdf" "FIFOram" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_kk31.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qjj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qjj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qjj1 " "Info: Found entity 1: altsyncram_qjj1" {  } { { "db/altsyncram_qjj1.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/altsyncram_qjj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qjj1 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|altsyncram_v2e1:FIFOram\|altsyncram_qjj1:altsyncram1 " "Info: Elaborating entity \"altsyncram_qjj1\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|altsyncram_v2e1:FIFOram\|altsyncram_qjj1:altsyncram1\"" {  } { { "db/altsyncram_v2e1.tdf" "altsyncram1" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/altsyncram_v2e1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cp8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_cp8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cp8 " "Info: Found entity 1: cmpr_cp8" {  } { { "db/cmpr_cp8.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/cmpr_cp8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cp8 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cmpr_cp8:almost_full_comparer " "Info: Elaborating entity \"cmpr_cp8\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cmpr_cp8:almost_full_comparer\"" {  } { { "db/a_dpfifo_kk31.tdf" "almost_full_comparer" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_kk31.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cp8 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cmpr_cp8:two_comparison " "Info: Elaborating entity \"cmpr_cp8\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cmpr_cp8:two_comparison\"" {  } { { "db/a_dpfifo_kk31.tdf" "two_comparison" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_kk31.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_g5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5b " "Info: Found entity 1: cntr_g5b" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/cntr_g5b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g5b SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cntr_g5b:rd_ptr_msb " "Info: Elaborating entity \"cntr_g5b\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cntr_g5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_kk31.tdf" "rd_ptr_msb" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_kk31.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_477.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_477.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_477 " "Info: Found entity 1: cntr_477" {  } { { "db/cntr_477.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/cntr_477.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_477 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cntr_477:usedw_counter " "Info: Elaborating entity \"cntr_477\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cntr_477:usedw_counter\"" {  } { { "db/a_dpfifo_kk31.tdf" "usedw_counter" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_kk31.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o6b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_o6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o6b " "Info: Found entity 1: cntr_o6b" {  } { { "db/cntr_o6b.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/cntr_o6b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o6b SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cntr_o6b:wr_ptr " "Info: Elaborating entity \"cntr_o6b\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cntr_o6b:wr_ptr\"" {  } { { "db/a_dpfifo_kk31.tdf" "wr_ptr" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_kk31.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NWire_rcv NWire_rcv:SPD " "Info: Elaborating entity \"NWire_rcv\" for hierarchy \"NWire_rcv:SPD\"" {  } { { "Ozy_Janus.v" "SPD" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 634 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sp_rcv_ctrl sp_rcv_ctrl:SPC " "Info: Elaborating entity \"sp_rcv_ctrl\" for hierarchy \"sp_rcv_ctrl:SPC\"" {  } { { "Ozy_Janus.v" "SPC" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 639 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_usb async_usb:usb1 " "Info: Elaborating entity \"async_usb\" for hierarchy \"async_usb:usb1\"" {  } { { "Ozy_Janus.v" "usb1" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 652 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 async_usb.v(138) " "Warning (10230): Verilog HDL assignment warning at async_usb.v(138): truncated value with size 32 to match size of target (9)" {  } { { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 async_usb.v(141) " "Warning (10230): Verilog HDL assignment warning at async_usb.v(141): truncated value with size 32 to match size of target (9)" {  } { { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_sync cdc_sync:cdc_c23 " "Info: Elaborating entity \"cdc_sync\" for hierarchy \"cdc_sync:cdc_c23\"" {  } { { "Ozy_Janus.v" "cdc_c23" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 1121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_mcp cdc_mcp:lra " "Info: Elaborating entity \"cdc_mcp\" for hierarchy \"cdc_mcp:lra\"" {  } { { "Ozy_Janus.v" "lra" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 1170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_sync cdc_mcp:lra\|cdc_sync:rdy " "Info: Elaborating entity \"cdc_sync\" for hierarchy \"cdc_mcp:lra\|cdc_sync:rdy\"" {  } { { "../common/cdc_mcp.v" "rdy" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_mcp.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_sync cdc_mcp:lra\|cdc_sync:ack " "Info: Elaborating entity \"cdc_sync\" for hierarchy \"cdc_mcp:lra\|cdc_sync:ack\"" {  } { { "../common/cdc_mcp.v" "ack" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_mcp.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NWire_xmit NWire_xmit:M_LRAudio " "Info: Elaborating entity \"NWire_xmit\" for hierarchy \"NWire_xmit:M_LRAudio\"" {  } { { "Ozy_Janus.v" "M_LRAudio" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 1176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_xmit I2S_xmit:J_LRAudio " "Info: Elaborating entity \"I2S_xmit\" for hierarchy \"I2S_xmit:J_LRAudio\"" {  } { { "Ozy_Janus.v" "J_LRAudio" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 1181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2S_xmit.v(81) " "Warning (10230): Verilog HDL assignment warning at I2S_xmit.v(81): truncated value with size 32 to match size of target (4)" {  } { { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_sync cdc_mcp:iqp\|cdc_sync:rdy " "Info: Elaborating entity \"cdc_sync\" for hierarchy \"cdc_mcp:iqp\|cdc_sync:rdy\"" {  } { { "../common/cdc_mcp.v" "rdy" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_mcp.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_sync cdc_mcp:iqp\|cdc_sync:ack " "Info: Elaborating entity \"cdc_sync\" for hierarchy \"cdc_mcp:iqp\|cdc_sync:ack\"" {  } { { "../common/cdc_mcp.v" "ack" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_mcp.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NWire_xmit NWire_xmit:CCxmit " "Info: Elaborating entity \"NWire_xmit\" for hierarchy \"NWire_xmit:CCxmit\"" {  } { { "Ozy_Janus.v" "CCxmit" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 1236 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NWire_rcv NWire_rcv:p_ser " "Info: Elaborating entity \"NWire_rcv\" for hierarchy \"NWire_rcv:p_ser\"" {  } { { "Ozy_Janus.v" "p_ser" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 1257 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NWire_rcv NWire_rcv:m_ser " "Info: Elaborating entity \"NWire_rcv\" for hierarchy \"NWire_rcv:m_ser\"" {  } { { "Ozy_Janus.v" "m_ser" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 1275 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:de_PTT " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:de_PTT\"" {  } { { "Ozy_Janus.v" "de_PTT" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 1283 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_blinker led_blinker:BLINK_D1 " "Info: Elaborating entity \"led_blinker\" for hierarchy \"led_blinker:BLINK_D1\"" {  } { { "Ozy_Janus.v" "BLINK_D1" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 1338 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_blinker led_blinker:BLINK_D4 " "Info: Elaborating entity \"led_blinker\" for hierarchy \"led_blinker:BLINK_D4\"" {  } { { "Ozy_Janus.v" "BLINK_D4" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 1339 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RFIFO:RXF\|mem~0 " "Warning: Inferred RAM node \"RFIFO:RXF\|mem~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "RFIFO.v" "mem~0" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/RFIFO.v" 12 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "RFIFO:RXF\|mem~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"RFIFO:RXF\|mem~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Info: Parameter WIDTHAD_A set to 11" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Info: Parameter NUMWORDS_A set to 2048" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Info: Parameter WIDTH_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Info: Parameter WIDTHAD_B set to 11" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Info: Parameter NUMWORDS_B set to 2048" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "RFIFO.v" "mem~0" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/RFIFO.v" 12 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RFIFO:RXF\|altsyncram:mem_rtl_0 " "Info: Elaborated megafunction instantiation \"RFIFO:RXF\|altsyncram:mem_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RFIFO:RXF\|altsyncram:mem_rtl_0 " "Info: Instantiated megafunction \"RFIFO:RXF\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Info: Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Info: Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Info: Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Info: Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Info: Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h2j1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_h2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h2j1 " "Info: Found entity 1: altsyncram_h2j1" {  } { { "db/altsyncram_h2j1.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/altsyncram_h2j1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "Warning: 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 128 " "Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 128 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 0 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "PKEND VCC " "Warning (13410): Pin \"PKEND\" is stuck at VCC" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_nIOE GND " "Warning (13410): Pin \"GPIO_nIOE\" is stuck at GND" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 31 " "Info: 31 registers lost all their fanouts during netlist optimizations. The first 31 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cdc_mcp:iqp\|cdc_sync:ack\|sigb\[0\] " "Info: Register \"cdc_mcp:iqp\|cdc_sync:ack\|sigb\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cdc_mcp:iqp\|cdc_sync:ack\|q1\[0\] " "Info: Register \"cdc_mcp:iqp\|cdc_sync:ack\|q1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cdc_mcp:iqp\|b_data_ack " "Info: Register \"cdc_mcp:iqp\|b_data_ack\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cdc_mcp:iqp\|cdc_sync:rdy\|q1\[0\] " "Info: Register \"cdc_mcp:iqp\|cdc_sync:rdy\|q1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cdc_mcp:iqp\|a_rdy " "Info: Register \"cdc_mcp:iqp\|a_rdy\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[24\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[23\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[22\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[21\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[20\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[19\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[18\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[17\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[16\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[15\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[14\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[13\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[12\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[11\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[10\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[9\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[8\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[7\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[6\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[5\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[4\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[3\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[2\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[1\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|dly_cnt\[0\] " "Info: Register \"NWire_xmit:M_LRAudio\|dly_cnt\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "async_usb:usb1\|FX_state~30 " "Info: Register \"async_usb:usb1\|FX_state~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4594 " "Info: Implemented 4594 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Info: Implemented 27 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Info: Implemented 42 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Info: Implemented 17 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4459 " "Info: Implemented 4459 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Info: Implemented 48 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 02 07:50:29 2009 " "Info: Processing ended: Sun Aug 02 07:50:29 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Info: Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Info: Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 02 07:50:32 2009 " "Info: Processing started: Sun Aug 02 07:50:32 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ozy_Janus EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"Ozy_Janus\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clkmult3:cm3\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"clkmult3:cm3\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkmult3:cm3\|altpll:altpll_component\|_clk0 3 1 0 0 " "Info: Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for clkmult3:cm3\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54n/INIT_DONE~ 107 " "Info: Pin ~LVDS54n/INIT_DONE~ is reserved at location 107" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS54n/INIT_DONE~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54n/INIT_DONE~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_GLOBAL_DESTINATION" "IF_clk " "Warning: Ignored Global Signal option assignment for source signal IF_clk to some wild card destinations -- destination nodes cannot use global signals" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IF_clk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_clk" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } }  } 0 0 "Ignored Global Signal option assignment for source signal %1!s! to some wild card destinations -- destination nodes cannot use global signals" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "C5  " "Info: Promoted node C5 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { C5 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C5" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "C5 Global Clock " "Info: Pin C5 drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { C5 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C5" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "clkmult3:cm3\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Promoted node clkmult3:cm3\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "IF_clk (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Info: Promoted node IF_clk (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IF_clk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_clk" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "SPI_SCK  " "Info: Promoted node SPI_SCK " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SPI_SCK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "SPI_SCK Global Clock " "Info: Pin SPI_SCK drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SPI_SCK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_lrclk_gen:clrgen\|BCLK  " "Info: Automatically promoted node clk_lrclk_gen:clrgen\|BCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C8 " "Info: Destination node C8" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { C8 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C8" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 255 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_lrclk_gen:clrgen\|BCLK~2 " "Info: Destination node clk_lrclk_gen:clrgen\|BCLK~2" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lrclk_gen:clrgen|BCLK~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2S_rcv:J_MIC\|bc0 " "Info: Destination node I2S_rcv:J_MIC\|bc0" {  } { { "../common/I2S_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_rcv.v" 39 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2S_rcv:J_MIC|bc0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 4 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 4 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:16 " "Info: Physical synthesis optimizations for speed complete: elapsed cpu time is 00:00:16" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed cpu time is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_PE0 " "Warning: Node \"FX2_PE0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_PE0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_PE2 " "Warning: Node \"FX2_PE2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_PE2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_PE3 " "Warning: Node \"FX2_PE3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_PE3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMS " "Warning: Node \"TMS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:26 " "Info: Fitter preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:36 " "Info: Fitter placement operations ending: elapsed time is 00:00:36" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info: Starting physical synthesis algorithm logic and register replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Info: Starting physical synthesis algorithm fanout splitting" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Info: Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:27 " "Info: Physical synthesis optimizations for speed complete: elapsed cpu time is 00:00:27" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed cpu time is %2!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register IF_Left_Data\[5\] register NWire_xmit:M_LRAudio\|DIFF_CLK.id0\[21\] 478 ps " "Info: Slack time is 478 ps between source register \"IF_Left_Data\[5\]\" and destination register \"NWire_xmit:M_LRAudio\|DIFF_CLK.id0\[21\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.321 ns + Largest register register " "Info: + Largest register to register requirement is 2.321 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.469 ns   Shortest register " "Info:   Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 730 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = Unassigned; Fanout = 730; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.469 ns NWire_xmit:M_LRAudio\|DIFF_CLK.id0\[21\] 3 REG Unassigned 1 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.469 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'NWire_xmit:M_LRAudio\|DIFF_CLK.id0\[21\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|DIFF_CLK.id0[21] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.97 % ) " "Info: Total cell delay = 0.666 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.803 ns ( 73.03 % ) " "Info: Total interconnect delay = 1.803 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.469 ns   Longest register " "Info:   Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 730 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = Unassigned; Fanout = 730; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.469 ns NWire_xmit:M_LRAudio\|DIFF_CLK.id0\[21\] 3 REG Unassigned 1 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.469 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'NWire_xmit:M_LRAudio\|DIFF_CLK.id0\[21\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|DIFF_CLK.id0[21] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.97 % ) " "Info: Total cell delay = 0.666 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.803 ns ( 73.03 % ) " "Info: Total interconnect delay = 1.803 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk source 2.545 ns   Shortest register " "Info:   Shortest clock path from clock \"IF_clk\" to source register is 2.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns IF_clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.000 ns) 0.992 ns IF_clk~clkctrl 2 COMB Unassigned 2681 " "Info: 2: + IC(0.138 ns) + CELL(0.000 ns) = 0.992 ns; Loc. = Unassigned; Fanout = 2681; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.138 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.545 ns IF_Left_Data\[5\] 3 REG Unassigned 2 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.545 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'IF_Left_Data\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { IF_clk~clkctrl IF_Left_Data[5] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 59.72 % ) " "Info: Total cell delay = 1.520 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 40.28 % ) " "Info: Total interconnect delay = 1.025 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk source 2.545 ns   Longest register " "Info:   Longest clock path from clock \"IF_clk\" to source register is 2.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns IF_clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.000 ns) 0.992 ns IF_clk~clkctrl 2 COMB Unassigned 2681 " "Info: 2: + IC(0.138 ns) + CELL(0.000 ns) = 0.992 ns; Loc. = Unassigned; Fanout = 2681; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.138 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.545 ns IF_Left_Data\[5\] 3 REG Unassigned 2 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.545 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'IF_Left_Data\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { IF_clk~clkctrl IF_Left_Data[5] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 59.72 % ) " "Info: Total cell delay = 1.520 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 40.28 % ) " "Info: Total interconnect delay = 1.025 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.843 ns - Longest register register " "Info: - Longest register to register delay is 1.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IF_Left_Data\[5\] 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'IF_Left_Data\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_Left_Data[5] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.735 ns) + CELL(0.108 ns) 1.843 ns NWire_xmit:M_LRAudio\|DIFF_CLK.id0\[21\] 2 REG Unassigned 1 " "Info: 2: + IC(1.735 ns) + CELL(0.108 ns) = 1.843 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'NWire_xmit:M_LRAudio\|DIFF_CLK.id0\[21\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { IF_Left_Data[5] NWire_xmit:M_LRAudio|DIFF_CLK.id0[21] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.108 ns ( 5.86 % ) " "Info: Total cell delay = 0.108 ns ( 5.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.735 ns ( 94.14 % ) " "Info: Total interconnect delay = 1.735 ns ( 94.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { IF_Left_Data[5] NWire_xmit:M_LRAudio|DIFF_CLK.id0[21] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { IF_Left_Data[5] NWire_xmit:M_LRAudio|DIFF_CLK.id0[21] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.843 ns register register " "Info: Estimated most critical path is register to register delay of 1.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IF_Left_Data\[5\] 1 REG LAB_X25_Y11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y11; Fanout = 2; REG Node = 'IF_Left_Data\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_Left_Data[5] } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.735 ns) + CELL(0.108 ns) 1.843 ns NWire_xmit:M_LRAudio\|DIFF_CLK.id0\[21\] 2 REG LAB_X29_Y12 1 " "Info: 2: + IC(1.735 ns) + CELL(0.108 ns) = 1.843 ns; Loc. = LAB_X29_Y12; Fanout = 1; REG Node = 'NWire_xmit:M_LRAudio\|DIFF_CLK.id0\[21\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { IF_Left_Data[5] NWire_xmit:M_LRAudio|DIFF_CLK.id0[21] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.108 ns ( 5.86 % ) " "Info: Total cell delay = 0.108 ns ( 5.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.735 ns ( 94.14 % ) " "Info: Total interconnect delay = 1.735 ns ( 94.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { IF_Left_Data[5] NWire_xmit:M_LRAudio|DIFF_CLK.id0[21] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Info: Average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X11_Y10 X22_Y19 " "Info: Peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Info: Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "59 " "Warning: Found 59 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLWR 0 " "Info: Pin \"SLWR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLRD 0 " "Info: Pin \"SLRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLOE 0 " "Info: Pin \"SLOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PKEND 0 " "Info: Pin \"PKEND\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFO_ADR\[0\] 0 " "Info: Pin \"FIFO_ADR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFO_ADR\[1\] 0 " "Info: Pin \"FIFO_ADR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4 0 " "Info: Pin \"C4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6 0 " "Info: Pin \"C6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7 0 " "Info: Pin \"C7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C8 0 " "Info: Pin \"C8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C9 0 " "Info: Pin \"C9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C12 0 " "Info: Pin \"C12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C13 0 " "Info: Pin \"C13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C14 0 " "Info: Pin \"C14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C19 0 " "Info: Pin \"C19\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C21 0 " "Info: Pin \"C21\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C24 0 " "Info: Pin \"C24\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AK_reset 0 " "Info: Pin \"AK_reset\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG_LED0 0 " "Info: Pin \"DEBUG_LED0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG_LED1 0 " "Info: Pin \"DEBUG_LED1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG_LED2 0 " "Info: Pin \"DEBUG_LED2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG_LED3 0 " "Info: Pin \"DEBUG_LED3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C48_clk 0 " "Info: Pin \"C48_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CC 0 " "Info: Pin \"CC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_OUT\[0\] 0 " "Info: Pin \"GPIO_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_OUT\[1\] 0 " "Info: Pin \"GPIO_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_OUT\[2\] 0 " "Info: Pin \"GPIO_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_OUT\[3\] 0 " "Info: Pin \"GPIO_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_OUT\[4\] 0 " "Info: Pin \"GPIO_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_OUT\[5\] 0 " "Info: Pin \"GPIO_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_OUT\[6\] 0 " "Info: Pin \"GPIO_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_OUT\[7\] 0 " "Info: Pin \"GPIO_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_OUT\[8\] 0 " "Info: Pin \"GPIO_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_OUT\[9\] 0 " "Info: Pin \"GPIO_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_OUT\[10\] 0 " "Info: Pin \"GPIO_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_OUT\[11\] 0 " "Info: Pin \"GPIO_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_OUT\[12\] 0 " "Info: Pin \"GPIO_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_OUT\[13\] 0 " "Info: Pin \"GPIO_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_OUT\[14\] 0 " "Info: Pin \"GPIO_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_OUT\[15\] 0 " "Info: Pin \"GPIO_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_nIOE 0 " "Info: Pin \"GPIO_nIOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_PE1 0 " "Info: Pin \"FX2_PE1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[0\] 0 " "Info: Pin \"FX2_FD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[1\] 0 " "Info: Pin \"FX2_FD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[2\] 0 " "Info: Pin \"FX2_FD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[3\] 0 " "Info: Pin \"FX2_FD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[4\] 0 " "Info: Pin \"FX2_FD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[5\] 0 " "Info: Pin \"FX2_FD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[6\] 0 " "Info: Pin \"FX2_FD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[7\] 0 " "Info: Pin \"FX2_FD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[8\] 0 " "Info: Pin \"FX2_FD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[9\] 0 " "Info: Pin \"FX2_FD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[10\] 0 " "Info: Pin \"FX2_FD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[11\] 0 " "Info: Pin \"FX2_FD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[12\] 0 " "Info: Pin \"FX2_FD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[13\] 0 " "Info: Pin \"FX2_FD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[14\] 0 " "Info: Pin \"FX2_FD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[15\] 0 " "Info: Pin \"FX2_FD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPI_SO 0 " "Info: Pin \"SPI_SO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PKEND VCC " "Info: Pin PKEND has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PKEND } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PKEND" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 238 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PKEND } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_nIOE GND " "Info: Pin GPIO_nIOE has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { GPIO_nIOE } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_nIOE" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 280 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_nIOE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "async_usb:usb1\|SLEN " "Info: Following pins have the same output enable: async_usb:usb1\|SLEN" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[6\]" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[14\]" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[1\]" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[5\]" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[9\]" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[13\]" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[0\]" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[4\]" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[8\]" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[12\]" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[3\]" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[7\]" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[11\]" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[15\]" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[2\]" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[10\]" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sRd " "Info: Following pins have the same output enable: gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sRd" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SPI_SO 3.3-V LVTTL " "Info: Type bi-directional pin SPI_SO uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SPI_SO } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_SO" } } } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 276 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SO } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 02 07:53:10 2009 " "Info: Processing ended: Sun Aug 02 07:53:10 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:38 " "Info: Elapsed time: 00:02:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:35 " "Info: Total CPU time (on all processors): 00:02:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 02 07:53:13 2009 " "Info: Processing started: Sun Aug 02 07:53:13 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 02 07:53:23 2009 " "Info: Processing ended: Sun Aug 02 07:53:23 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 02 07:53:25 2009 " "Info: Processing started: Sun Aug 02 07:53:25 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "clkmult3:cm3\|altpll:altpll_component\|_clk0 144.01 MHz 96.01 MHz " "Warning: ClockLock PLL \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" input frequency requirement of 144.01 MHz overrides default required fmax of 96.01 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_lrclk_gen:clrgen\|BCLK " "Info: Detected ripple clock \"clk_lrclk_gen:clrgen\|BCLK\" as buffer" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lrclk_gen:clrgen\|BCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 register NWire_rcv:SPD\|tb_width\[4\] register NWire_rcv:SPD\|resync 952 ps " "Info: Slack time is 952 ps for clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" between source register \"NWire_rcv:SPD\|tb_width\[4\]\" and destination register \"NWire_rcv:SPD\|resync\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "166.89 MHz 5.992 ns " "Info: Fmax is 166.89 MHz (period= 5.992 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.678 ns + Largest register register " "Info: + Largest register to register requirement is 6.678 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.944 ns + " "Info: + Setup relationship between source and destination is 6.944 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.546 ns " "Info: + Latch edge is 4.546 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Destination clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.398 ns " "Info: - Launch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns + Largest " "Info: + Largest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.498 ns + Shortest register " "Info: + Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 730 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.666 ns) 2.498 ns NWire_rcv:SPD\|resync 3 REG LCFF_X25_Y15_N29 3 " "Info: 3: + IC(0.916 ns) + CELL(0.666 ns) = 2.498 ns; Loc. = LCFF_X25_Y15_N29; Fanout = 3; REG Node = 'NWire_rcv:SPD\|resync'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|resync } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.66 % ) " "Info: Total cell delay = 0.666 ns ( 26.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.832 ns ( 73.34 % ) " "Info: Total interconnect delay = 1.832 ns ( 73.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|resync } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|resync {} } { 0.000ns 0.916ns 0.916ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.500 ns - Longest register " "Info: - Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 730 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 2.500 ns NWire_rcv:SPD\|tb_width\[4\] 3 REG LCFF_X23_Y16_N29 10 " "Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.500 ns; Loc. = LCFF_X23_Y16_N29; Fanout = 10; REG Node = 'NWire_rcv:SPD\|tb_width\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[4] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.64 % ) " "Info: Total cell delay = 0.666 ns ( 26.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.834 ns ( 73.36 % ) " "Info: Total interconnect delay = 1.834 ns ( 73.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|tb_width[4] {} } { 0.000ns 0.916ns 0.918ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|resync } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|resync {} } { 0.000ns 0.916ns 0.916ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|tb_width[4] {} } { 0.000ns 0.916ns 0.918ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 86 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|resync } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|resync {} } { 0.000ns 0.916ns 0.916ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|tb_width[4] {} } { 0.000ns 0.916ns 0.918ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.726 ns - Longest register register " "Info: - Longest register to register delay is 5.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_rcv:SPD\|tb_width\[4\] 1 REG LCFF_X23_Y16_N29 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y16_N29; Fanout = 10; REG Node = 'NWire_rcv:SPD\|tb_width\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_rcv:SPD|tb_width[4] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.615 ns) 2.138 ns NWire_rcv:SPD\|Add8~6 2 COMB LCCOMB_X24_Y15_N6 1 " "Info: 2: + IC(1.523 ns) + CELL(0.615 ns) = 2.138 ns; Loc. = LCCOMB_X24_Y15_N6; Fanout = 1; COMB Node = 'NWire_rcv:SPD\|Add8~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.138 ns" { NWire_rcv:SPD|tb_width[4] NWire_rcv:SPD|Add8~6 } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.614 ns) 3.145 ns NWire_rcv:SPD\|Equal2~7_RESYN8_BDD9 3 COMB LCCOMB_X24_Y15_N24 1 " "Info: 3: + IC(0.393 ns) + CELL(0.614 ns) = 3.145 ns; Loc. = LCCOMB_X24_Y15_N24; Fanout = 1; COMB Node = 'NWire_rcv:SPD\|Equal2~7_RESYN8_BDD9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { NWire_rcv:SPD|Add8~6 NWire_rcv:SPD|Equal2~7_RESYN8_BDD9 } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.589 ns) 4.396 ns NWire_rcv:SPD\|Equal2~7_RESYN12_BDD13 4 COMB LCCOMB_X24_Y15_N30 1 " "Info: 4: + IC(0.662 ns) + CELL(0.589 ns) = 4.396 ns; Loc. = LCCOMB_X24_Y15_N30; Fanout = 1; COMB Node = 'NWire_rcv:SPD\|Equal2~7_RESYN12_BDD13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { NWire_rcv:SPD|Equal2~7_RESYN8_BDD9 NWire_rcv:SPD|Equal2~7_RESYN12_BDD13 } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.614 ns) 5.618 ns NWire_rcv:SPD\|Equal2~7 5 COMB LCCOMB_X25_Y15_N28 1 " "Info: 5: + IC(0.608 ns) + CELL(0.614 ns) = 5.618 ns; Loc. = LCCOMB_X25_Y15_N28; Fanout = 1; COMB Node = 'NWire_rcv:SPD\|Equal2~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { NWire_rcv:SPD|Equal2~7_RESYN12_BDD13 NWire_rcv:SPD|Equal2~7 } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.726 ns NWire_rcv:SPD\|resync 6 REG LCFF_X25_Y15_N29 3 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 5.726 ns; Loc. = LCFF_X25_Y15_N29; Fanout = 3; REG Node = 'NWire_rcv:SPD\|resync'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_rcv:SPD|Equal2~7 NWire_rcv:SPD|resync } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.540 ns ( 44.36 % ) " "Info: Total cell delay = 2.540 ns ( 44.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.186 ns ( 55.64 % ) " "Info: Total interconnect delay = 3.186 ns ( 55.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { NWire_rcv:SPD|tb_width[4] NWire_rcv:SPD|Add8~6 NWire_rcv:SPD|Equal2~7_RESYN8_BDD9 NWire_rcv:SPD|Equal2~7_RESYN12_BDD13 NWire_rcv:SPD|Equal2~7 NWire_rcv:SPD|resync } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.726 ns" { NWire_rcv:SPD|tb_width[4] {} NWire_rcv:SPD|Add8~6 {} NWire_rcv:SPD|Equal2~7_RESYN8_BDD9 {} NWire_rcv:SPD|Equal2~7_RESYN12_BDD13 {} NWire_rcv:SPD|Equal2~7 {} NWire_rcv:SPD|resync {} } { 0.000ns 1.523ns 0.393ns 0.662ns 0.608ns 0.000ns } { 0.000ns 0.615ns 0.614ns 0.589ns 0.614ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|resync } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|resync {} } { 0.000ns 0.916ns 0.916ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|tb_width[4] {} } { 0.000ns 0.916ns 0.918ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { NWire_rcv:SPD|tb_width[4] NWire_rcv:SPD|Add8~6 NWire_rcv:SPD|Equal2~7_RESYN8_BDD9 NWire_rcv:SPD|Equal2~7_RESYN12_BDD13 NWire_rcv:SPD|Equal2~7 NWire_rcv:SPD|resync } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.726 ns" { NWire_rcv:SPD|tb_width[4] {} NWire_rcv:SPD|Add8~6 {} NWire_rcv:SPD|Equal2~7_RESYN8_BDD9 {} NWire_rcv:SPD|Equal2~7_RESYN12_BDD13 {} NWire_rcv:SPD|Equal2~7 {} NWire_rcv:SPD|resync {} } { 0.000ns 1.523ns 0.393ns 0.662ns 0.608ns 0.000ns } { 0.000ns 0.615ns 0.614ns 0.589ns 0.614ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IF_clk register NWire_rcv:SPD\|idata\[7\] register NWire_rcv:SPD\|DIFF_CLK.xd0\[7\] 517 ps " "Info: Slack time is 517 ps for clock \"IF_clk\" between source register \"NWire_rcv:SPD\|idata\[7\]\" and destination register \"NWire_rcv:SPD\|DIFF_CLK.xd0\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.467 ns + Largest register register " "Info: + Largest register to register requirement is 2.467 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.398 ns + " "Info: + Setup relationship between source and destination is 2.398 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.944 ns " "Info: + Latch edge is 6.944 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.546 ns " "Info: - Launch edge is 4.546 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.333 ns + Largest " "Info: + Largest clock skew is 0.333 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.828 ns + Shortest register " "Info: + Shortest clock path from clock \"IF_clk\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2245 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2245; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 2.828 ns NWire_rcv:SPD\|DIFF_CLK.xd0\[7\] 3 REG LCFF_X18_Y14_N3 1 " "Info: 3: + IC(0.896 ns) + CELL(0.666 ns) = 2.828 ns; Loc. = LCFF_X18_Y14_N3; Fanout = 1; REG Node = 'NWire_rcv:SPD\|DIFF_CLK.xd0\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { IF_clk~clkctrl NWire_rcv:SPD|DIFF_CLK.xd0[7] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.51 % ) " "Info: Total cell delay = 1.796 ns ( 63.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.032 ns ( 36.49 % ) " "Info: Total interconnect delay = 1.032 ns ( 36.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { IF_clk IF_clk~clkctrl NWire_rcv:SPD|DIFF_CLK.xd0[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:SPD|DIFF_CLK.xd0[7] {} } { 0.000ns 0.000ns 0.136ns 0.896ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.495 ns - Longest register " "Info: - Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 730 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 2.495 ns NWire_rcv:SPD\|idata\[7\] 3 REG LCFF_X22_Y15_N19 1 " "Info: 3: + IC(0.913 ns) + CELL(0.666 ns) = 2.495 ns; Loc. = LCFF_X22_Y15_N19; Fanout = 1; REG Node = 'NWire_rcv:SPD\|idata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|idata[7] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.69 % ) " "Info: Total cell delay = 0.666 ns ( 26.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.829 ns ( 73.31 % ) " "Info: Total interconnect delay = 1.829 ns ( 73.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|idata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|idata[7] {} } { 0.000ns 0.916ns 0.913ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { IF_clk IF_clk~clkctrl NWire_rcv:SPD|DIFF_CLK.xd0[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:SPD|DIFF_CLK.xd0[7] {} } { 0.000ns 0.000ns 0.136ns 0.896ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|idata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|idata[7] {} } { 0.000ns 0.916ns 0.913ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { IF_clk IF_clk~clkctrl NWire_rcv:SPD|DIFF_CLK.xd0[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:SPD|DIFF_CLK.xd0[7] {} } { 0.000ns 0.000ns 0.136ns 0.896ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|idata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|idata[7] {} } { 0.000ns 0.916ns 0.913ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.950 ns - Longest register register " "Info: - Longest register to register delay is 1.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_rcv:SPD\|idata\[7\] 1 REG LCFF_X22_Y15_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y15_N19; Fanout = 1; REG Node = 'NWire_rcv:SPD\|idata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_rcv:SPD|idata[7] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.460 ns) 1.950 ns NWire_rcv:SPD\|DIFF_CLK.xd0\[7\] 2 REG LCFF_X18_Y14_N3 1 " "Info: 2: + IC(1.490 ns) + CELL(0.460 ns) = 1.950 ns; Loc. = LCFF_X18_Y14_N3; Fanout = 1; REG Node = 'NWire_rcv:SPD\|DIFF_CLK.xd0\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { NWire_rcv:SPD|idata[7] NWire_rcv:SPD|DIFF_CLK.xd0[7] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 23.59 % ) " "Info: Total cell delay = 0.460 ns ( 23.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.490 ns ( 76.41 % ) " "Info: Total interconnect delay = 1.490 ns ( 76.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { NWire_rcv:SPD|idata[7] NWire_rcv:SPD|DIFF_CLK.xd0[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.950 ns" { NWire_rcv:SPD|idata[7] {} NWire_rcv:SPD|DIFF_CLK.xd0[7] {} } { 0.000ns 1.490ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { IF_clk IF_clk~clkctrl NWire_rcv:SPD|DIFF_CLK.xd0[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:SPD|DIFF_CLK.xd0[7] {} } { 0.000ns 0.000ns 0.136ns 0.896ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|idata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|idata[7] {} } { 0.000ns 0.916ns 0.913ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { NWire_rcv:SPD|idata[7] NWire_rcv:SPD|DIFF_CLK.xd0[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.950 ns" { NWire_rcv:SPD|idata[7] {} NWire_rcv:SPD|DIFF_CLK.xd0[7] {} } { 0.000ns 1.490ns } { 0.000ns 0.460ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "C5 register I2S_xmit:J_LRAudio\|TLV_state~11 register I2S_xmit:J_LRAudio\|last_data\[29\] 72.181 ns " "Info: Slack time is 72.181 ns for clock \"C5\" between source register \"I2S_xmit:J_LRAudio\|TLV_state~11\" and destination register \"I2S_xmit:J_LRAudio\|last_data\[29\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "108.87 MHz 9.185 ns " "Info: Fmax is 108.87 MHz (period= 9.185 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "81.108 ns + Largest register register " "Info: + Largest register to register requirement is 81.108 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "81.366 ns + " "Info: + Setup relationship between source and destination is 81.366 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 81.366 ns " "Info: + Latch edge is 81.366 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C5 81.366 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"C5\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C5 81.366 ns 0.000 ns  50 " "Info: Clock period of Source clock \"C5\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns + Largest " "Info: + Largest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 destination 6.997 ns + Shortest register " "Info: + Shortest clock path from clock \"C5\" to destination register is 6.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G5 128 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.970 ns) 4.690 ns clk_lrclk_gen:clrgen\|BCLK 3 REG LCFF_X33_Y10_N31 4 " "Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen\|BCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { C5~clkctrl clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.000 ns) 5.454 ns clk_lrclk_gen:clrgen\|BCLK~clkctrl 4 COMB CLKCTRL_G7 115 " "Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 5.454 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.666 ns) 6.997 ns I2S_xmit:J_LRAudio\|last_data\[29\] 5 REG LCFF_X28_Y9_N19 2 " "Info: 5: + IC(0.877 ns) + CELL(0.666 ns) = 6.997 ns; Loc. = LCFF_X28_Y9_N19; Fanout = 2; REG Node = 'I2S_xmit:J_LRAudio\|last_data\[29\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 37.46 % ) " "Info: Total cell delay = 2.621 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.376 ns ( 62.54 % ) " "Info: Total interconnect delay = 4.376 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|last_data[29] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.877ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 source 6.991 ns - Longest register " "Info: - Longest clock path from clock \"C5\" to source register is 6.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G5 128 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.970 ns) 4.690 ns clk_lrclk_gen:clrgen\|BCLK 3 REG LCFF_X33_Y10_N31 4 " "Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen\|BCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { C5~clkctrl clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.000 ns) 5.454 ns clk_lrclk_gen:clrgen\|BCLK~clkctrl 4 COMB CLKCTRL_G7 115 " "Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 5.454 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 6.991 ns I2S_xmit:J_LRAudio\|TLV_state~11 5 REG LCFF_X23_Y9_N27 6 " "Info: 5: + IC(0.871 ns) + CELL(0.666 ns) = 6.991 ns; Loc. = LCFF_X23_Y9_N27; Fanout = 6; REG Node = 'I2S_xmit:J_LRAudio\|TLV_state~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|TLV_state~11 } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 37.49 % ) " "Info: Total cell delay = 2.621 ns ( 37.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.370 ns ( 62.51 % ) " "Info: Total interconnect delay = 4.370 ns ( 62.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.991 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|TLV_state~11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.991 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|TLV_state~11 {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.871ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|last_data[29] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.877ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.991 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|TLV_state~11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.991 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|TLV_state~11 {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.871ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|last_data[29] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.877ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.991 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|TLV_state~11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.991 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|TLV_state~11 {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.871ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.927 ns - Longest register register " "Info: - Longest register to register delay is 8.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2S_xmit:J_LRAudio\|TLV_state~11 1 REG LCFF_X23_Y9_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y9_N27; Fanout = 6; REG Node = 'I2S_xmit:J_LRAudio\|TLV_state~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2S_xmit:J_LRAudio|TLV_state~11 } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.534 ns) 1.341 ns I2S_xmit:J_LRAudio\|TLV_state.TLV_IDLE~1 2 COMB LCCOMB_X23_Y9_N22 34 " "Info: 2: + IC(0.807 ns) + CELL(0.534 ns) = 1.341 ns; Loc. = LCCOMB_X23_Y9_N22; Fanout = 34; COMB Node = 'I2S_xmit:J_LRAudio\|TLV_state.TLV_IDLE~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { I2S_xmit:J_LRAudio|TLV_state~11 I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.332 ns) + CELL(0.624 ns) 4.297 ns I2S_xmit:J_LRAudio\|last_data~69 3 COMB LCCOMB_X28_Y9_N14 1 " "Info: 3: + IC(2.332 ns) + CELL(0.624 ns) = 4.297 ns; Loc. = LCCOMB_X28_Y9_N14; Fanout = 1; COMB Node = 'I2S_xmit:J_LRAudio\|last_data~69'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 I2S_xmit:J_LRAudio|last_data~69 } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.170 ns) + CELL(0.460 ns) 8.927 ns I2S_xmit:J_LRAudio\|last_data\[29\] 4 REG LCFF_X28_Y9_N19 2 " "Info: 4: + IC(4.170 ns) + CELL(0.460 ns) = 8.927 ns; Loc. = LCFF_X28_Y9_N19; Fanout = 2; REG Node = 'I2S_xmit:J_LRAudio\|last_data\[29\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.630 ns" { I2S_xmit:J_LRAudio|last_data~69 I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.618 ns ( 18.12 % ) " "Info: Total cell delay = 1.618 ns ( 18.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.309 ns ( 81.88 % ) " "Info: Total interconnect delay = 7.309 ns ( 81.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.927 ns" { I2S_xmit:J_LRAudio|TLV_state~11 I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 I2S_xmit:J_LRAudio|last_data~69 I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.927 ns" { I2S_xmit:J_LRAudio|TLV_state~11 {} I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 {} I2S_xmit:J_LRAudio|last_data~69 {} I2S_xmit:J_LRAudio|last_data[29] {} } { 0.000ns 0.807ns 2.332ns 4.170ns } { 0.000ns 0.534ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|last_data[29] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.877ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.991 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|TLV_state~11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.991 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|TLV_state~11 {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.871ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.927 ns" { I2S_xmit:J_LRAudio|TLV_state~11 I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 I2S_xmit:J_LRAudio|last_data~69 I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.927 ns" { I2S_xmit:J_LRAudio|TLV_state~11 {} I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 {} I2S_xmit:J_LRAudio|last_data~69 {} I2S_xmit:J_LRAudio|last_data[29] {} } { 0.000ns 0.807ns 2.332ns 4.170ns } { 0.000ns 0.534ns 0.624ns 0.460ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SPI_SCK register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[4\] register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\] 75.702 ns " "Info: Slack time is 75.702 ns for clock \"SPI_SCK\" between source register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[4\]\" and destination register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "176.55 MHz 5.664 ns " "Info: Fmax is 176.55 MHz (period= 5.664 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "81.104 ns + Largest register register " "Info: + Largest register to register requirement is 81.104 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "81.366 ns + " "Info: + Setup relationship between source and destination is 81.366 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 81.366 ns " "Info: + Latch edge is 81.366 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SPI_SCK 81.366 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"SPI_SCK\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SPI_SCK 81.366 ns 0.000 ns  50 " "Info: Clock period of Source clock \"SPI_SCK\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns + Largest " "Info: + Largest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK destination 4.331 ns + Shortest register " "Info: + Shortest clock path from clock \"SPI_SCK\" to destination register is 4.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 2.742 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G0 40 " "Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.666 ns) 4.331 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\] 3 REG LCFF_X25_Y1_N11 4 " "Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 4.331 ns; Loc. = LCFF_X25_Y1_N11; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 38.35 % ) " "Info: Total cell delay = 1.661 ns ( 38.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.670 ns ( 61.65 % ) " "Info: Total interconnect delay = 2.670 ns ( 61.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.000ns 1.747ns 0.923ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK source 4.329 ns - Longest register " "Info: - Longest clock path from clock \"SPI_SCK\" to source register is 4.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 2.742 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G0 40 " "Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 4.329 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[4\] 3 REG LCFF_X22_Y1_N27 3 " "Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 4.329 ns; Loc. = LCFF_X22_Y1_N27; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 38.37 % ) " "Info: Total cell delay = 1.661 ns ( 38.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.668 ns ( 61.63 % ) " "Info: Total interconnect delay = 2.668 ns ( 61.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.000ns 1.747ns 0.923ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.000ns 1.747ns 0.923ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.402 ns - Longest register register " "Info: - Longest register to register delay is 5.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[4\] 1 REG LCFF_X22_Y1_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N27; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.534 ns) 1.301 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|LessThan1~0 2 COMB LCCOMB_X22_Y1_N4 2 " "Info: 2: + IC(0.767 ns) + CELL(0.534 ns) = 1.301 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|LessThan1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.589 ns) 2.267 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|Equal0~0 3 COMB LCCOMB_X22_Y1_N18 3 " "Info: 3: + IC(0.377 ns) + CELL(0.589 ns) = 2.267 ns; Loc. = LCCOMB_X22_Y1_N18; Fanout = 3; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.624 ns) 3.613 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|Equal0~1 4 COMB LCCOMB_X23_Y1_N2 9 " "Info: 4: + IC(0.722 ns) + CELL(0.624 ns) = 3.613 ns; Loc. = LCCOMB_X23_Y1_N2; Fanout = 9; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.822 ns) 5.402 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\] 5 REG LCFF_X25_Y1_N11 4 " "Info: 5: + IC(0.967 ns) + CELL(0.822 ns) = 5.402 ns; Loc. = LCFF_X25_Y1_N11; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.569 ns ( 47.56 % ) " "Info: Total cell delay = 2.569 ns ( 47.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.833 ns ( 52.44 % ) " "Info: Total interconnect delay = 2.833 ns ( 52.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.402 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.767ns 0.377ns 0.722ns 0.967ns } { 0.000ns 0.534ns 0.589ns 0.624ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.000ns 1.747ns 0.923ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.402 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.767ns 0.377ns 0.722ns 0.967ns } { 0.000ns 0.534ns 0.589ns 0.624ns 0.822ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 register NWire_xmit:P_IQPWM\|bcnt\[0\] register NWire_xmit:P_IQPWM\|bcnt\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" between source register \"NWire_xmit:P_IQPWM\|bcnt\[0\]\" and destination register \"NWire_xmit:P_IQPWM\|bcnt\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_xmit:P_IQPWM\|bcnt\[0\] 1 REG LCFF_X29_Y16_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y16_N11; Fanout = 4; REG Node = 'NWire_xmit:P_IQPWM\|bcnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns NWire_xmit:P_IQPWM\|bcnt~35 2 COMB LCCOMB_X29_Y16_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X29_Y16_N10; Fanout = 1; COMB Node = 'NWire_xmit:P_IQPWM\|bcnt~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { NWire_xmit:P_IQPWM|bcnt[0] NWire_xmit:P_IQPWM|bcnt~35 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns NWire_xmit:P_IQPWM\|bcnt\[0\] 3 REG LCFF_X29_Y16_N11 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X29_Y16_N11; Fanout = 4; REG Node = 'NWire_xmit:P_IQPWM\|bcnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_xmit:P_IQPWM|bcnt~35 NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:P_IQPWM|bcnt[0] NWire_xmit:P_IQPWM|bcnt~35 NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:P_IQPWM|bcnt[0] {} NWire_xmit:P_IQPWM|bcnt~35 {} NWire_xmit:P_IQPWM|bcnt[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.398 ns " "Info: + Latch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Destination clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.398 ns " "Info: - Launch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.510 ns + Longest register " "Info: + Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 730 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 2.510 ns NWire_xmit:P_IQPWM\|bcnt\[0\] 3 REG LCFF_X29_Y16_N11 4 " "Info: 3: + IC(0.928 ns) + CELL(0.666 ns) = 2.510 ns; Loc. = LCFF_X29_Y16_N11; Fanout = 4; REG Node = 'NWire_xmit:P_IQPWM\|bcnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.53 % ) " "Info: Total cell delay = 0.666 ns ( 26.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.844 ns ( 73.47 % ) " "Info: Total interconnect delay = 1.844 ns ( 73.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|bcnt[0] {} } { 0.000ns 0.916ns 0.928ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.510 ns - Shortest register " "Info: - Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 730 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 2.510 ns NWire_xmit:P_IQPWM\|bcnt\[0\] 3 REG LCFF_X29_Y16_N11 4 " "Info: 3: + IC(0.928 ns) + CELL(0.666 ns) = 2.510 ns; Loc. = LCFF_X29_Y16_N11; Fanout = 4; REG Node = 'NWire_xmit:P_IQPWM\|bcnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.53 % ) " "Info: Total cell delay = 0.666 ns ( 26.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.844 ns ( 73.47 % ) " "Info: Total interconnect delay = 1.844 ns ( 73.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|bcnt[0] {} } { 0.000ns 0.916ns 0.928ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|bcnt[0] {} } { 0.000ns 0.916ns 0.928ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|bcnt[0] {} } { 0.000ns 0.916ns 0.928ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:P_IQPWM|bcnt[0] NWire_xmit:P_IQPWM|bcnt~35 NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:P_IQPWM|bcnt[0] {} NWire_xmit:P_IQPWM|bcnt~35 {} NWire_xmit:P_IQPWM|bcnt[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|bcnt[0] {} } { 0.000ns 0.916ns 0.928ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IF_clk register NWire_xmit:CCxmit\|dly_cnt\[0\] register NWire_xmit:CCxmit\|dly_cnt\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"IF_clk\" between source register \"NWire_xmit:CCxmit\|dly_cnt\[0\]\" and destination register \"NWire_xmit:CCxmit\|dly_cnt\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_xmit:CCxmit\|dly_cnt\[0\] 1 REG LCFF_X5_Y6_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y6_N21; Fanout = 2; REG Node = 'NWire_xmit:CCxmit\|dly_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns NWire_xmit:CCxmit\|dly_cnt~75 2 COMB LCCOMB_X5_Y6_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X5_Y6_N20; Fanout = 1; COMB Node = 'NWire_xmit:CCxmit\|dly_cnt~75'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { NWire_xmit:CCxmit|dly_cnt[0] NWire_xmit:CCxmit|dly_cnt~75 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns NWire_xmit:CCxmit\|dly_cnt\[0\] 3 REG LCFF_X5_Y6_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X5_Y6_N21; Fanout = 2; REG Node = 'NWire_xmit:CCxmit\|dly_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_xmit:CCxmit|dly_cnt~75 NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:CCxmit|dly_cnt[0] NWire_xmit:CCxmit|dly_cnt~75 NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:CCxmit|dly_cnt[0] {} NWire_xmit:CCxmit|dly_cnt~75 {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.841 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to destination register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2245 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2245; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.666 ns) 2.841 ns NWire_xmit:CCxmit\|dly_cnt\[0\] 3 REG LCFF_X5_Y6_N21 2 " "Info: 3: + IC(0.909 ns) + CELL(0.666 ns) = 2.841 ns; Loc. = LCFF_X5_Y6_N21; Fanout = 2; REG Node = 'NWire_xmit:CCxmit\|dly_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.22 % ) " "Info: Total cell delay = 1.796 ns ( 63.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.045 ns ( 36.78 % ) " "Info: Total interconnect delay = 1.045 ns ( 36.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.909ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk source 2.841 ns - Shortest register " "Info: - Shortest clock path from clock \"IF_clk\" to source register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2245 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2245; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.666 ns) 2.841 ns NWire_xmit:CCxmit\|dly_cnt\[0\] 3 REG LCFF_X5_Y6_N21 2 " "Info: 3: + IC(0.909 ns) + CELL(0.666 ns) = 2.841 ns; Loc. = LCFF_X5_Y6_N21; Fanout = 2; REG Node = 'NWire_xmit:CCxmit\|dly_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.22 % ) " "Info: Total cell delay = 1.796 ns ( 63.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.045 ns ( 36.78 % ) " "Info: Total interconnect delay = 1.045 ns ( 36.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.909ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.909ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.909ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:CCxmit|dly_cnt[0] NWire_xmit:CCxmit|dly_cnt~75 NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:CCxmit|dly_cnt[0] {} NWire_xmit:CCxmit|dly_cnt~75 {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.909ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "C5 register I2S_xmit:J_IQPWM\|bit_count\[1\] register I2S_xmit:J_IQPWM\|bit_count\[1\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"C5\" between source register \"I2S_xmit:J_IQPWM\|bit_count\[1\]\" and destination register \"I2S_xmit:J_IQPWM\|bit_count\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2S_xmit:J_IQPWM\|bit_count\[1\] 1 REG LCFF_X32_Y8_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y8_N27; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM\|bit_count\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns I2S_xmit:J_IQPWM\|bit_count~12 2 COMB LCCOMB_X32_Y8_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X32_Y8_N26; Fanout = 1; COMB Node = 'I2S_xmit:J_IQPWM\|bit_count~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { I2S_xmit:J_IQPWM|bit_count[1] I2S_xmit:J_IQPWM|bit_count~12 } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns I2S_xmit:J_IQPWM\|bit_count\[1\] 3 REG LCFF_X32_Y8_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X32_Y8_N27; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM\|bit_count\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { I2S_xmit:J_IQPWM|bit_count~12 I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { I2S_xmit:J_IQPWM|bit_count[1] I2S_xmit:J_IQPWM|bit_count~12 I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { I2S_xmit:J_IQPWM|bit_count[1] {} I2S_xmit:J_IQPWM|bit_count~12 {} I2S_xmit:J_IQPWM|bit_count[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C5 81.366 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"C5\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C5 81.366 ns 0.000 ns  50 " "Info: Clock period of Source clock \"C5\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 destination 7.020 ns + Longest register " "Info: + Longest clock path from clock \"C5\" to destination register is 7.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G5 128 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.970 ns) 4.690 ns clk_lrclk_gen:clrgen\|BCLK 3 REG LCFF_X33_Y10_N31 4 " "Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen\|BCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { C5~clkctrl clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.000 ns) 5.454 ns clk_lrclk_gen:clrgen\|BCLK~clkctrl 4 COMB CLKCTRL_G7 115 " "Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 5.454 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 7.020 ns I2S_xmit:J_IQPWM\|bit_count\[1\] 5 REG LCFF_X32_Y8_N27 4 " "Info: 5: + IC(0.900 ns) + CELL(0.666 ns) = 7.020 ns; Loc. = LCFF_X32_Y8_N27; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM\|bit_count\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 37.34 % ) " "Info: Total cell delay = 2.621 ns ( 37.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.399 ns ( 62.66 % ) " "Info: Total interconnect delay = 4.399 ns ( 62.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[1] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.900ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 source 7.020 ns - Shortest register " "Info: - Shortest clock path from clock \"C5\" to source register is 7.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G5 128 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.970 ns) 4.690 ns clk_lrclk_gen:clrgen\|BCLK 3 REG LCFF_X33_Y10_N31 4 " "Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen\|BCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { C5~clkctrl clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.000 ns) 5.454 ns clk_lrclk_gen:clrgen\|BCLK~clkctrl 4 COMB CLKCTRL_G7 115 " "Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 5.454 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 7.020 ns I2S_xmit:J_IQPWM\|bit_count\[1\] 5 REG LCFF_X32_Y8_N27 4 " "Info: 5: + IC(0.900 ns) + CELL(0.666 ns) = 7.020 ns; Loc. = LCFF_X32_Y8_N27; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM\|bit_count\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 37.34 % ) " "Info: Total cell delay = 2.621 ns ( 37.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.399 ns ( 62.66 % ) " "Info: Total interconnect delay = 4.399 ns ( 62.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[1] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.900ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[1] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.900ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[1] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.900ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { I2S_xmit:J_IQPWM|bit_count[1] I2S_xmit:J_IQPWM|bit_count~12 I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { I2S_xmit:J_IQPWM|bit_count[1] {} I2S_xmit:J_IQPWM|bit_count~12 {} I2S_xmit:J_IQPWM|bit_count[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[1] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.900ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SPI_SCK register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"SPI_SCK\" between source register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]\" and destination register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 1 REG LCFF_X23_Y1_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]~23 2 COMB LCCOMB_X23_Y1_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X23_Y1_N30; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 3 REG LCFF_X23_Y1_N31 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X23_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SPI_SCK 81.366 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"SPI_SCK\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SPI_SCK 81.366 ns 0.000 ns  50 " "Info: Clock period of Source clock \"SPI_SCK\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK destination 4.330 ns + Longest register " "Info: + Longest clock path from clock \"SPI_SCK\" to destination register is 4.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 2.742 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G0 40 " "Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.666 ns) 4.330 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 3 REG LCFF_X23_Y1_N31 4 " "Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 4.330 ns; Loc. = LCFF_X23_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 38.36 % ) " "Info: Total cell delay = 1.661 ns ( 38.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.669 ns ( 61.64 % ) " "Info: Total interconnect delay = 2.669 ns ( 61.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.330 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.922ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK source 4.330 ns - Shortest register " "Info: - Shortest clock path from clock \"SPI_SCK\" to source register is 4.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 2.742 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G0 40 " "Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.666 ns) 4.330 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 3 REG LCFF_X23_Y1_N31 4 " "Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 4.330 ns; Loc. = LCFF_X23_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 38.36 % ) " "Info: Total cell delay = 1.661 ns ( 38.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.669 ns ( 61.64 % ) " "Info: Total interconnect delay = 2.669 ns ( 61.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.330 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.922ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.330 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.922ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.330 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.922ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.330 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.922ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "async_usb:usb1\|FX_state~27 FLAGC IF_clk 9.124 ns register " "Info: tsu for register \"async_usb:usb1\|FX_state~27\" (data pin = \"FLAGC\", clock pin = \"IF_clk\") is 9.124 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.999 ns + Longest pin register " "Info: + Longest pin to register delay is 11.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns FLAGC 1 PIN PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 1; PIN Node = 'FLAGC'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.628 ns) + CELL(0.615 ns) 8.248 ns async_usb:usb1\|to_pc_rdy~1 2 COMB LCCOMB_X9_Y12_N22 2 " "Info: 2: + IC(6.628 ns) + CELL(0.615 ns) = 8.248 ns; Loc. = LCCOMB_X9_Y12_N22; Fanout = 2; COMB Node = 'async_usb:usb1\|to_pc_rdy~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { FLAGC async_usb:usb1|to_pc_rdy~1 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.589 ns) 9.225 ns async_usb:usb1\|Selector2~0 3 COMB LCCOMB_X9_Y12_N4 1 " "Info: 3: + IC(0.388 ns) + CELL(0.589 ns) = 9.225 ns; Loc. = LCCOMB_X9_Y12_N4; Fanout = 1; COMB Node = 'async_usb:usb1\|Selector2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { async_usb:usb1|to_pc_rdy~1 async_usb:usb1|Selector2~0 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.544 ns) 10.127 ns async_usb:usb1\|FX_state~45 4 COMB LCCOMB_X9_Y12_N2 2 " "Info: 4: + IC(0.358 ns) + CELL(0.544 ns) = 10.127 ns; Loc. = LCCOMB_X9_Y12_N2; Fanout = 2; COMB Node = 'async_usb:usb1\|FX_state~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { async_usb:usb1|Selector2~0 async_usb:usb1|FX_state~45 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.651 ns) 11.891 ns async_usb:usb1\|FX_state~46 5 COMB LCCOMB_X8_Y13_N18 1 " "Info: 5: + IC(1.113 ns) + CELL(0.651 ns) = 11.891 ns; Loc. = LCCOMB_X8_Y13_N18; Fanout = 1; COMB Node = 'async_usb:usb1\|FX_state~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { async_usb:usb1|FX_state~45 async_usb:usb1|FX_state~46 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.999 ns async_usb:usb1\|FX_state~27 6 REG LCFF_X8_Y13_N19 15 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 11.999 ns; Loc. = LCFF_X8_Y13_N19; Fanout = 15; REG Node = 'async_usb:usb1\|FX_state~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { async_usb:usb1|FX_state~46 async_usb:usb1|FX_state~27 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.512 ns ( 29.27 % ) " "Info: Total cell delay = 3.512 ns ( 29.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.487 ns ( 70.73 % ) " "Info: Total interconnect delay = 8.487 ns ( 70.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.999 ns" { FLAGC async_usb:usb1|to_pc_rdy~1 async_usb:usb1|Selector2~0 async_usb:usb1|FX_state~45 async_usb:usb1|FX_state~46 async_usb:usb1|FX_state~27 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.999 ns" { FLAGC {} FLAGC~combout {} async_usb:usb1|to_pc_rdy~1 {} async_usb:usb1|Selector2~0 {} async_usb:usb1|FX_state~45 {} async_usb:usb1|FX_state~46 {} async_usb:usb1|FX_state~27 {} } { 0.000ns 0.000ns 6.628ns 0.388ns 0.358ns 1.113ns 0.000ns } { 0.000ns 1.005ns 0.615ns 0.589ns 0.544ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.835 ns - Shortest register " "Info: - Shortest clock path from clock \"IF_clk\" to destination register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2245 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2245; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.666 ns) 2.835 ns async_usb:usb1\|FX_state~27 3 REG LCFF_X8_Y13_N19 15 " "Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.835 ns; Loc. = LCFF_X8_Y13_N19; Fanout = 15; REG Node = 'async_usb:usb1\|FX_state~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { IF_clk~clkctrl async_usb:usb1|FX_state~27 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.35 % ) " "Info: Total cell delay = 1.796 ns ( 63.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.039 ns ( 36.65 % ) " "Info: Total interconnect delay = 1.039 ns ( 36.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { IF_clk IF_clk~clkctrl async_usb:usb1|FX_state~27 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} async_usb:usb1|FX_state~27 {} } { 0.000ns 0.000ns 0.136ns 0.903ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.999 ns" { FLAGC async_usb:usb1|to_pc_rdy~1 async_usb:usb1|Selector2~0 async_usb:usb1|FX_state~45 async_usb:usb1|FX_state~46 async_usb:usb1|FX_state~27 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.999 ns" { FLAGC {} FLAGC~combout {} async_usb:usb1|to_pc_rdy~1 {} async_usb:usb1|Selector2~0 {} async_usb:usb1|FX_state~45 {} async_usb:usb1|FX_state~46 {} async_usb:usb1|FX_state~27 {} } { 0.000ns 0.000ns 6.628ns 0.388ns 0.358ns 1.113ns 0.000ns } { 0.000ns 1.005ns 0.615ns 0.589ns 0.544ns 0.651ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { IF_clk IF_clk~clkctrl async_usb:usb1|FX_state~27 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} async_usb:usb1|FX_state~27 {} } { 0.000ns 0.000ns 0.136ns 0.903ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "IF_clk DEBUG_LED0 led_blinker:BLINK_D1\|led_timer\[2\] 15.330 ns register " "Info: tco from clock \"IF_clk\" to destination pin \"DEBUG_LED0\" through register \"led_blinker:BLINK_D1\|led_timer\[2\]\" is 15.330 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk source 2.830 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to source register is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2245 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2245; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 2.830 ns led_blinker:BLINK_D1\|led_timer\[2\] 3 REG LCFF_X10_Y8_N11 3 " "Info: 3: + IC(0.898 ns) + CELL(0.666 ns) = 2.830 ns; Loc. = LCFF_X10_Y8_N11; Fanout = 3; REG Node = 'led_blinker:BLINK_D1\|led_timer\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[2] } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.46 % ) " "Info: Total cell delay = 1.796 ns ( 63.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.034 ns ( 36.54 % ) " "Info: Total interconnect delay = 1.034 ns ( 36.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { IF_clk IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} led_blinker:BLINK_D1|led_timer[2] {} } { 0.000ns 0.000ns 0.136ns 0.898ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.196 ns + Longest register pin " "Info: + Longest register to pin delay is 12.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_blinker:BLINK_D1\|led_timer\[2\] 1 REG LCFF_X10_Y8_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y8_N11; Fanout = 3; REG Node = 'led_blinker:BLINK_D1\|led_timer\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_blinker:BLINK_D1|led_timer[2] } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.534 ns) 1.646 ns led_blinker:BLINK_D1\|Equal0~1 2 COMB LCCOMB_X9_Y8_N0 2 " "Info: 2: + IC(1.112 ns) + CELL(0.534 ns) = 1.646 ns; Loc. = LCCOMB_X9_Y8_N0; Fanout = 2; COMB Node = 'led_blinker:BLINK_D1\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { led_blinker:BLINK_D1|led_timer[2] led_blinker:BLINK_D1|Equal0~1 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.370 ns) 2.692 ns led_blinker:BLINK_D1\|LessThan2~0 3 COMB LCCOMB_X9_Y8_N26 2 " "Info: 3: + IC(0.676 ns) + CELL(0.370 ns) = 2.692 ns; Loc. = LCCOMB_X9_Y8_N26; Fanout = 2; COMB Node = 'led_blinker:BLINK_D1\|LessThan2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { led_blinker:BLINK_D1|Equal0~1 led_blinker:BLINK_D1|LessThan2~0 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.650 ns) 4.446 ns led_blinker:BLINK_D1\|LessThan2~4 4 COMB LCCOMB_X9_Y7_N12 1 " "Info: 4: + IC(1.104 ns) + CELL(0.650 ns) = 4.446 ns; Loc. = LCCOMB_X9_Y7_N12; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|LessThan2~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { led_blinker:BLINK_D1|LessThan2~0 led_blinker:BLINK_D1|LessThan2~4 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.370 ns) 5.496 ns led_blinker:BLINK_D1\|LessThan2~5 5 COMB LCCOMB_X8_Y7_N12 1 " "Info: 5: + IC(0.680 ns) + CELL(0.370 ns) = 5.496 ns; Loc. = LCCOMB_X8_Y7_N12; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|LessThan2~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { led_blinker:BLINK_D1|LessThan2~4 led_blinker:BLINK_D1|LessThan2~5 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 6.062 ns led_blinker:BLINK_D1\|LessThan2~6 6 COMB LCCOMB_X8_Y7_N2 1 " "Info: 6: + IC(0.360 ns) + CELL(0.206 ns) = 6.062 ns; Loc. = LCCOMB_X8_Y7_N2; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|LessThan2~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { led_blinker:BLINK_D1|LessThan2~5 led_blinker:BLINK_D1|LessThan2~6 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 6.630 ns led_blinker:BLINK_D1\|led_off~22 7 COMB LCCOMB_X8_Y7_N0 1 " "Info: 7: + IC(0.362 ns) + CELL(0.206 ns) = 6.630 ns; Loc. = LCCOMB_X8_Y7_N0; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|led_off~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { led_blinker:BLINK_D1|LessThan2~6 led_blinker:BLINK_D1|led_off~22 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.440 ns) + CELL(3.126 ns) 12.196 ns DEBUG_LED0 8 PIN PIN_4 0 " "Info: 8: + IC(2.440 ns) + CELL(3.126 ns) = 12.196 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'DEBUG_LED0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.566 ns" { led_blinker:BLINK_D1|led_off~22 DEBUG_LED0 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.462 ns ( 44.79 % ) " "Info: Total cell delay = 5.462 ns ( 44.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.734 ns ( 55.21 % ) " "Info: Total interconnect delay = 6.734 ns ( 55.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.196 ns" { led_blinker:BLINK_D1|led_timer[2] led_blinker:BLINK_D1|Equal0~1 led_blinker:BLINK_D1|LessThan2~0 led_blinker:BLINK_D1|LessThan2~4 led_blinker:BLINK_D1|LessThan2~5 led_blinker:BLINK_D1|LessThan2~6 led_blinker:BLINK_D1|led_off~22 DEBUG_LED0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.196 ns" { led_blinker:BLINK_D1|led_timer[2] {} led_blinker:BLINK_D1|Equal0~1 {} led_blinker:BLINK_D1|LessThan2~0 {} led_blinker:BLINK_D1|LessThan2~4 {} led_blinker:BLINK_D1|LessThan2~5 {} led_blinker:BLINK_D1|LessThan2~6 {} led_blinker:BLINK_D1|led_off~22 {} DEBUG_LED0 {} } { 0.000ns 1.112ns 0.676ns 1.104ns 0.680ns 0.360ns 0.362ns 2.440ns } { 0.000ns 0.534ns 0.370ns 0.650ns 0.370ns 0.206ns 0.206ns 3.126ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { IF_clk IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} led_blinker:BLINK_D1|led_timer[2] {} } { 0.000ns 0.000ns 0.136ns 0.898ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.196 ns" { led_blinker:BLINK_D1|led_timer[2] led_blinker:BLINK_D1|Equal0~1 led_blinker:BLINK_D1|LessThan2~0 led_blinker:BLINK_D1|LessThan2~4 led_blinker:BLINK_D1|LessThan2~5 led_blinker:BLINK_D1|LessThan2~6 led_blinker:BLINK_D1|led_off~22 DEBUG_LED0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.196 ns" { led_blinker:BLINK_D1|led_timer[2] {} led_blinker:BLINK_D1|Equal0~1 {} led_blinker:BLINK_D1|LessThan2~0 {} led_blinker:BLINK_D1|LessThan2~4 {} led_blinker:BLINK_D1|LessThan2~5 {} led_blinker:BLINK_D1|LessThan2~6 {} led_blinker:BLINK_D1|led_off~22 {} DEBUG_LED0 {} } { 0.000ns 1.112ns 0.676ns 1.104ns 0.680ns 0.360ns 0.362ns 2.440ns } { 0.000ns 0.534ns 0.370ns 0.650ns 0.370ns 0.206ns 0.206ns 3.126ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SDOBACK FX2_PE1 11.339 ns Longest " "Info: Longest tpd from source pin \"SDOBACK\" to destination pin \"FX2_PE1\" is 11.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns SDOBACK 1 PIN PIN_106 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDOBACK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.248 ns) + CELL(3.076 ns) 11.339 ns FX2_PE1 2 PIN PIN_37 0 " "Info: 2: + IC(7.248 ns) + CELL(3.076 ns) = 11.339 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.324 ns" { SDOBACK FX2_PE1 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.091 ns ( 36.08 % ) " "Info: Total cell delay = 4.091 ns ( 36.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.248 ns ( 63.92 % ) " "Info: Total interconnect delay = 7.248 ns ( 63.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.339 ns" { SDOBACK FX2_PE1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.339 ns" { SDOBACK {} SDOBACK~combout {} FX2_PE1 {} } { 0.000ns 0.000ns 7.248ns } { 0.000ns 1.015ns 3.076ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "I2S_rcv:J_IQ\|bc0 C5 IF_clk -1.428 ns register " "Info: th for register \"I2S_rcv:J_IQ\|bc0\" (data pin = \"C5\", clock pin = \"IF_clk\") is -1.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.848 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to destination register is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2245 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2245; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.666 ns) 2.848 ns I2S_rcv:J_IQ\|bc0 3 REG LCFF_X15_Y7_N31 1 " "Info: 3: + IC(0.916 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X15_Y7_N31; Fanout = 1; REG Node = 'I2S_rcv:J_IQ\|bc0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { IF_clk~clkctrl I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "../common/I2S_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.06 % ) " "Info: Total cell delay = 1.796 ns ( 63.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.052 ns ( 36.94 % ) " "Info: Total interconnect delay = 1.052 ns ( 36.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { IF_clk IF_clk~clkctrl I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 0.136ns 0.916ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../common/I2S_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.582 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G5 128 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.206 ns) 4.474 ns I2S_rcv:J_IQ\|bc0~feeder 3 COMB LCCOMB_X15_Y7_N30 1 " "Info: 3: + IC(1.428 ns) + CELL(0.206 ns) = 4.474 ns; Loc. = LCCOMB_X15_Y7_N30; Fanout = 1; COMB Node = 'I2S_rcv:J_IQ\|bc0~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { C5~clkctrl I2S_rcv:J_IQ|bc0~feeder } "NODE_NAME" } } { "../common/I2S_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.582 ns I2S_rcv:J_IQ\|bc0 4 REG LCFF_X15_Y7_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.582 ns; Loc. = LCFF_X15_Y7_N31; Fanout = 1; REG Node = 'I2S_rcv:J_IQ\|bc0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { I2S_rcv:J_IQ|bc0~feeder I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "../common/I2S_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 28.35 % ) " "Info: Total cell delay = 1.299 ns ( 28.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.283 ns ( 71.65 % ) " "Info: Total interconnect delay = 3.283 ns ( 71.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.582 ns" { C5 C5~clkctrl I2S_rcv:J_IQ|bc0~feeder I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.582 ns" { C5 {} C5~combout {} C5~clkctrl {} I2S_rcv:J_IQ|bc0~feeder {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 1.855ns 1.428ns 0.000ns } { 0.000ns 0.985ns 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { IF_clk IF_clk~clkctrl I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 0.136ns 0.916ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.582 ns" { C5 C5~clkctrl I2S_rcv:J_IQ|bc0~feeder I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.582 ns" { C5 {} C5~combout {} C5~clkctrl {} I2S_rcv:J_IQ|bc0~feeder {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 1.855ns 1.428ns 0.000ns } { 0.000ns 0.985ns 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 02 07:53:34 2009 " "Info: Processing ended: Sun Aug 02 07:53:34 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II " "Info: Running Quartus II Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 02 07:53:37 2009 " "Info: Processing started: Sun Aug 02 07:53:37 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus " "Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 73 " "Critical Warning: (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. Found 73 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cdc_sync:cdc_jrdy\|sigb\[0\] " "Critical Warning: Node  \"cdc_sync:cdc_jrdy\|sigb\[0\]\"" {  } { { "../common/cdc_sync.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_sync.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { cdc_sync:cdc_jrdy|sigb[0] {cdc_sync:cdc_jack|q1[0] } IF_clk {cdc_sync:cdc_jrdy|sigb[0] } C5 {cdc_sync:cdc_jack|q1[0] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { cdc_sync:cdc_jrdy|sigb[0] cdc_sync:cdc_jack|q1[0] IF_clk cdc_sync:cdc_jrdy|sigb[0] C5 cdc_sync:cdc_jack|q1[0] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdc_sync:cdc_jrdy\|sigb\[0\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " clk_lrclk_gen:clrgen\|LRCLK " "Critical Warning: Node  \"clk_lrclk_gen:clrgen\|LRCLK\"" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { clk_lrclk_gen:clrgen|LRCLK {cdc_sync:cdc_clr|q1[0] } IF_clk {cdc_sync:cdc_clr|q1[0] } C5 {clk_lrclk_gen:clrgen|LRCLK } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { clk_lrclk_gen:clrgen|LRCLK cdc_sync:cdc_clr|q1[0] IF_clk cdc_sync:cdc_clr|q1[0] C5 clk_lrclk_gen:clrgen|LRCLK } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lrclk_gen:clrgen\|LRCLK" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " I2S_xmit:J_LRAudio\|xmit_rdy " "Critical Warning: Node  \"I2S_xmit:J_LRAudio\|xmit_rdy\"" {  } { { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 29 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { I2S_xmit:J_LRAudio|xmit_rdy {cdc_sync:cdc_jrdy|q1[0] } IF_clk {cdc_sync:cdc_jrdy|q1[0] } C5 {I2S_xmit:J_LRAudio|xmit_rdy } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { I2S_xmit:J_LRAudio|xmit_rdy cdc_sync:cdc_jrdy|q1[0] IF_clk cdc_sync:cdc_jrdy|q1[0] C5 I2S_xmit:J_LRAudio|xmit_rdy } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2S_xmit:J_LRAudio\|xmit_rdy" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cdc_mcp:dfs\|b_data_ack " "Critical Warning: Node  \"cdc_mcp:dfs\|b_data_ack\"" {  } { { "../common/cdc_mcp.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_mcp.v" 10 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { cdc_mcp:dfs|b_data_ack {cdc_mcp:dfs|cdc_sync:ack|q1[0] } IF_clk {cdc_mcp:dfs|cdc_sync:ack|q1[0] } C5 {cdc_mcp:dfs|b_data_ack } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { cdc_mcp:dfs|b_data_ack cdc_mcp:dfs|cdc_sync:ack|q1[0] IF_clk cdc_mcp:dfs|cdc_sync:ack|q1[0] C5 cdc_mcp:dfs|b_data_ack } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdc_mcp:dfs\|b_data_ack" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cdc_mcp:dfs\|a_rdy " "Critical Warning: Node  \"cdc_mcp:dfs\|a_rdy\"" {  } { { "../common/cdc_mcp.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_mcp.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { cdc_mcp:dfs|a_rdy {cdc_mcp:dfs|cdc_sync:rdy|q1[0] } IF_clk {cdc_mcp:dfs|a_rdy } C5 {cdc_mcp:dfs|cdc_sync:rdy|q1[0] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { cdc_mcp:dfs|a_rdy cdc_mcp:dfs|cdc_sync:rdy|q1[0] IF_clk cdc_mcp:dfs|a_rdy C5 cdc_mcp:dfs|cdc_sync:rdy|q1[0] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdc_mcp:dfs\|a_rdy" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_DFS1 " "Critical Warning: Node  \"IF_DFS1\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 395 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_DFS1 {cdc_mcp:dfs|b_data[1] } IF_clk {IF_DFS1 } C5 {cdc_mcp:dfs|b_data[1] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_DFS1 cdc_mcp:dfs|b_data[1] IF_clk IF_DFS1 C5 cdc_mcp:dfs|b_data[1] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_DFS1" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_DFS0 " "Critical Warning: Node  \"IF_DFS0\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 394 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_DFS0 {cdc_mcp:dfs|b_data[0] } IF_clk {IF_DFS0 } C5 {cdc_mcp:dfs|b_data[0] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_DFS0 cdc_mcp:dfs|b_data[0] IF_clk IF_DFS0 C5 cdc_mcp:dfs|b_data[0] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_DFS0" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[15\] " "Critical Warning: Node  \"IF_Left_Data\[15\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[15] {cdc_mcp:lra|b_data[31] } IF_clk {IF_Left_Data[15] } C5 {cdc_mcp:lra|b_data[31] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[15] cdc_mcp:lra|b_data[31] IF_clk IF_Left_Data[15] C5 cdc_mcp:lra|b_data[31] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[15\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cdc_mcp:iqp\|pulsegen:pls\|p1 " "Critical Warning: Node  \"cdc_mcp:iqp\|pulsegen:pls\|p1\"" {  } { { "../common/pulsegen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/pulsegen.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { cdc_mcp:iqp|pulsegen:pls|p1 {cdc_mcp:lra|cdc_sync:ack|q1[0] } IF_clk {cdc_mcp:lra|cdc_sync:ack|q1[0] } C5 {cdc_mcp:iqp|pulsegen:pls|p1 } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { cdc_mcp:iqp|pulsegen:pls|p1 cdc_mcp:lra|cdc_sync:ack|q1[0] IF_clk cdc_mcp:lra|cdc_sync:ack|q1[0] C5 cdc_mcp:iqp|pulsegen:pls|p1 } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdc_mcp:iqp\|pulsegen:pls\|p1" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[15\] " "Critical Warning: Node  \"IF_Right_Data\[15\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[15] {cdc_mcp:lra|b_data[15] } IF_clk {IF_Right_Data[15] } C5 {cdc_mcp:lra|b_data[15] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[15] cdc_mcp:lra|b_data[15] IF_clk IF_Right_Data[15] C5 cdc_mcp:lra|b_data[15] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[15\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[14\] " "Critical Warning: Node  \"IF_Left_Data\[14\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[14] {cdc_mcp:lra|b_data[30] } IF_clk {IF_Left_Data[14] } C5 {cdc_mcp:lra|b_data[30] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[14] cdc_mcp:lra|b_data[30] IF_clk IF_Left_Data[14] C5 cdc_mcp:lra|b_data[30] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[14\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[14\] " "Critical Warning: Node  \"IF_Right_Data\[14\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[14] {cdc_mcp:lra|b_data[14] } IF_clk {IF_Right_Data[14] } C5 {cdc_mcp:lra|b_data[14] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[14] cdc_mcp:lra|b_data[14] IF_clk IF_Right_Data[14] C5 cdc_mcp:lra|b_data[14] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[14\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[13\] " "Critical Warning: Node  \"IF_Left_Data\[13\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[13] {cdc_mcp:lra|b_data[29] } IF_clk {IF_Left_Data[13] } C5 {cdc_mcp:lra|b_data[29] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[13] cdc_mcp:lra|b_data[29] IF_clk IF_Left_Data[13] C5 cdc_mcp:lra|b_data[29] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[13\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cdc_mcp:lra\|a_rdy " "Critical Warning: Node  \"cdc_mcp:lra\|a_rdy\"" {  } { { "../common/cdc_mcp.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_mcp.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { cdc_mcp:lra|a_rdy {cdc_mcp:lra|cdc_sync:rdy|q1[0] } IF_clk {cdc_mcp:lra|a_rdy } C5 {cdc_mcp:lra|cdc_sync:rdy|q1[0] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { cdc_mcp:lra|a_rdy cdc_mcp:lra|cdc_sync:rdy|q1[0] IF_clk cdc_mcp:lra|a_rdy C5 cdc_mcp:lra|cdc_sync:rdy|q1[0] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdc_mcp:lra\|a_rdy" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[13\] " "Critical Warning: Node  \"IF_Right_Data\[13\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[13] {cdc_mcp:lra|b_data[13] } IF_clk {IF_Right_Data[13] } C5 {cdc_mcp:lra|b_data[13] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[13] cdc_mcp:lra|b_data[13] IF_clk IF_Right_Data[13] C5 cdc_mcp:lra|b_data[13] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[13\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[12\] " "Critical Warning: Node  \"IF_Left_Data\[12\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[12] {cdc_mcp:lra|b_data[28] } IF_clk {IF_Left_Data[12] } C5 {cdc_mcp:lra|b_data[28] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[12] cdc_mcp:lra|b_data[28] IF_clk IF_Left_Data[12] C5 cdc_mcp:lra|b_data[28] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[12\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[12\] " "Critical Warning: Node  \"IF_Right_Data\[12\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[12] {cdc_mcp:lra|b_data[12] } IF_clk {IF_Right_Data[12] } C5 {cdc_mcp:lra|b_data[12] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[12] cdc_mcp:lra|b_data[12] IF_clk IF_Right_Data[12] C5 cdc_mcp:lra|b_data[12] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[12\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[11\] " "Critical Warning: Node  \"IF_Left_Data\[11\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[11] {cdc_mcp:lra|b_data[27] } IF_clk {IF_Left_Data[11] } C5 {cdc_mcp:lra|b_data[27] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[11] cdc_mcp:lra|b_data[27] IF_clk IF_Left_Data[11] C5 cdc_mcp:lra|b_data[27] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[11\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[11\] " "Critical Warning: Node  \"IF_Right_Data\[11\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[11] {cdc_mcp:lra|b_data[11] } IF_clk {IF_Right_Data[11] } C5 {cdc_mcp:lra|b_data[11] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[11] cdc_mcp:lra|b_data[11] IF_clk IF_Right_Data[11] C5 cdc_mcp:lra|b_data[11] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[11\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[10\] " "Critical Warning: Node  \"IF_Left_Data\[10\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[10] {cdc_mcp:lra|b_data[26] } IF_clk {IF_Left_Data[10] } C5 {cdc_mcp:lra|b_data[26] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[10] cdc_mcp:lra|b_data[26] IF_clk IF_Left_Data[10] C5 cdc_mcp:lra|b_data[26] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[10\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[10\] " "Critical Warning: Node  \"IF_Right_Data\[10\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[10] {cdc_mcp:lra|b_data[10] } IF_clk {IF_Right_Data[10] } C5 {cdc_mcp:lra|b_data[10] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[10] cdc_mcp:lra|b_data[10] IF_clk IF_Right_Data[10] C5 cdc_mcp:lra|b_data[10] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[10\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[9\] " "Critical Warning: Node  \"IF_Left_Data\[9\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[9] {cdc_mcp:lra|b_data[25] } IF_clk {IF_Left_Data[9] } C5 {cdc_mcp:lra|b_data[25] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[9] cdc_mcp:lra|b_data[25] IF_clk IF_Left_Data[9] C5 cdc_mcp:lra|b_data[25] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[9\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[9\] " "Critical Warning: Node  \"IF_Right_Data\[9\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[9] {cdc_mcp:lra|b_data[9] } IF_clk {IF_Right_Data[9] } C5 {cdc_mcp:lra|b_data[9] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[9] cdc_mcp:lra|b_data[9] IF_clk IF_Right_Data[9] C5 cdc_mcp:lra|b_data[9] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[9\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[8\] " "Critical Warning: Node  \"IF_Left_Data\[8\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[8] {cdc_mcp:lra|b_data[24] } IF_clk {IF_Left_Data[8] } C5 {cdc_mcp:lra|b_data[24] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[8] cdc_mcp:lra|b_data[24] IF_clk IF_Left_Data[8] C5 cdc_mcp:lra|b_data[24] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[8\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[8\] " "Critical Warning: Node  \"IF_Right_Data\[8\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[8] {cdc_mcp:lra|b_data[8] } IF_clk {IF_Right_Data[8] } C5 {cdc_mcp:lra|b_data[8] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[8] cdc_mcp:lra|b_data[8] IF_clk IF_Right_Data[8] C5 cdc_mcp:lra|b_data[8] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[8\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[7\] " "Critical Warning: Node  \"IF_Left_Data\[7\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[7] {cdc_mcp:lra|b_data[23] } IF_clk {IF_Left_Data[7] } C5 {cdc_mcp:lra|b_data[23] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[7] cdc_mcp:lra|b_data[23] IF_clk IF_Left_Data[7] C5 cdc_mcp:lra|b_data[23] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[7\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[7\] " "Critical Warning: Node  \"IF_Right_Data\[7\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[7] {cdc_mcp:lra|b_data[7] } IF_clk {IF_Right_Data[7] } C5 {cdc_mcp:lra|b_data[7] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[7] cdc_mcp:lra|b_data[7] IF_clk IF_Right_Data[7] C5 cdc_mcp:lra|b_data[7] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[7\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[6\] " "Critical Warning: Node  \"IF_Left_Data\[6\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[6] {cdc_mcp:lra|b_data[22] } IF_clk {IF_Left_Data[6] } C5 {cdc_mcp:lra|b_data[22] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[6] cdc_mcp:lra|b_data[22] IF_clk IF_Left_Data[6] C5 cdc_mcp:lra|b_data[22] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[6\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[6\] " "Critical Warning: Node  \"IF_Right_Data\[6\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[6] {cdc_mcp:lra|b_data[6] } IF_clk {IF_Right_Data[6] } C5 {cdc_mcp:lra|b_data[6] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[6] cdc_mcp:lra|b_data[6] IF_clk IF_Right_Data[6] C5 cdc_mcp:lra|b_data[6] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[6\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[5\] " "Critical Warning: Node  \"IF_Left_Data\[5\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[5] {cdc_mcp:lra|b_data[21] } IF_clk {IF_Left_Data[5] } C5 {cdc_mcp:lra|b_data[21] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[5] cdc_mcp:lra|b_data[21] IF_clk IF_Left_Data[5] C5 cdc_mcp:lra|b_data[21] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[5\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. Found %2!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only input clock ports 3 " "Warning: (Medium) Rule C104: Clock signal source should drive only input clock ports. Found 3 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " clk_lrclk_gen:clrgen\|BCLK " "Warning: Node  \"clk_lrclk_gen:clrgen\|BCLK\"" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { clk_lrclk_gen:clrgen|BCLK {I2S_xmit:J_IQPWM|last_data[0] I2S_xmit:J_IQPWM|last_data[16] I2S_xmit:J_IQPWM|data[0] I2S_xmit:J_IQPWM|last_data[1] I2S_xmit:J_IQPWM|last_data[17] I2S_xmit:J_IQPWM|last_data[2] I2S_xmit:J_IQPWM|data[1] I2S_xmit:J_IQPWM|last_data[18] I2S_xmit:J_IQPWM|last_data[3] I2S_xmit:J_IQPWM|data[2] I2S_rcv:J_MIC|bc0 } } {  } {  } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { clk_lrclk_gen:clrgen|BCLK I2S_xmit:J_IQPWM|last_data[0] I2S_xmit:J_IQPWM|last_data[16] I2S_xmit:J_IQPWM|data[0] I2S_xmit:J_IQPWM|last_data[1] I2S_xmit:J_IQPWM|last_data[17] I2S_xmit:J_IQPWM|last_data[2] I2S_xmit:J_IQPWM|data[1] I2S_xmit:J_IQPWM|last_data[18] I2S_xmit:J_IQPWM|last_data[3] I2S_xmit:J_IQPWM|data[2] I2S_rcv:J_MIC|bc0 } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lrclk_gen:clrgen\|BCLK" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " IF_clk " "Warning: Node  \"IF_clk\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_clk {clkmult3:cm3|altpll:altpll_component|_clk0 cmult_rst NWire_xmit:CCxmit|id[60] NWire_xmit:CCxmit|id[59] NWire_xmit:CCxmit|id[58] NWire_xmit:CCxmit|id[57] NWire_xmit:CCxmit|id[56] NWire_xmit:CCxmit|id[55] IF_frequency[31] NWire_xmit:CCxmit|id[54] C48_clk~1 } } {  } {  } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_clk clkmult3:cm3|altpll:altpll_component|_clk0 cmult_rst NWire_xmit:CCxmit|id[60] NWire_xmit:CCxmit|id[59] NWire_xmit:CCxmit|id[58] NWire_xmit:CCxmit|id[57] NWire_xmit:CCxmit|id[56] NWire_xmit:CCxmit|id[55] IF_frequency[31] NWire_xmit:CCxmit|id[54] C48_clk~1 } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_clk" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " C5 " "Warning: Node  \"C5\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { C5 {cdc_mcp:iqp|b_data[0] cdc_mcp:iqp|b_data[16] cdc_mcp:iqp|b_data[1] cdc_mcp:iqp|b_data[17] cdc_mcp:iqp|b_data[2] cdc_mcp:iqp|b_data[18] cdc_mcp:iqp|b_data[3] cdc_mcp:iqp|b_data[19] cdc_mcp:iqp|b_data[4] cdc_mcp:iqp|b_data[20] I2S_rcv:J_IQ|bc0 } } {  } {  } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { C5 cdc_mcp:iqp|b_data[0] cdc_mcp:iqp|b_data[16] cdc_mcp:iqp|b_data[1] cdc_mcp:iqp|b_data[17] cdc_mcp:iqp|b_data[2] cdc_mcp:iqp|b_data[18] cdc_mcp:iqp|b_data[3] cdc_mcp:iqp|b_data[19] cdc_mcp:iqp|b_data[4] cdc_mcp:iqp|b_data[20] I2S_rcv:J_IQ|bc0 } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C5" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "" 0 -1}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 38 " "Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 38 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " IF_clk~clkctrl " "Info: Node  \"IF_clk~clkctrl\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_clk~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_clk~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_clk~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " IF_rst " "Info: Node  \"IF_rst\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 327 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_rst {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_rst } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_rst" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clkmult3:cm3\|altpll:altpll_component\|_locked " "Info: Node  \"clkmult3:cm3\|altpll:altpll_component\|_locked\"" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 926 3 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { clkmult3:cm3|altpll:altpll_component|_locked {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { clkmult3:cm3|altpll:altpll_component|_locked } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkmult3:cm3\|altpll:altpll_component\|_locked" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ~GND " "Info: Node  \"~GND\"" {  } { { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ~GND {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ~GND } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "~GND" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " comb~1 " "Info: Node  \"comb~1\"" {  } { { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { comb~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { comb~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|valid_wreq " "Info: Node  \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|valid_wreq\"" {  } { { "db/a_dpfifo_2l31.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_2l31.tdf" 71 2 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|valid_wreq {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|valid_wreq } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|valid_wreq" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " IF_SYNC_state~11 " "Info: Node  \"IF_SYNC_state~11\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 681 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_SYNC_state~11 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_SYNC_state~11 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_SYNC_state~11" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " IF_SYNC_state~13 " "Info: Node  \"IF_SYNC_state~13\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 681 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_SYNC_state~13 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_SYNC_state~13 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_SYNC_state~13" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|valid_rreq " "Info: Node  \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|valid_rreq\"" {  } { { "db/a_dpfifo_2l31.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_2l31.tdf" 70 2 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|valid_rreq {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|valid_rreq } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|valid_rreq" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " IF_conf\[1\] " "Info: Node  \"IF_conf\[1\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 895 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_conf[1] {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_conf[1] } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_conf\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ1~1 " "Info: Node  \"Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ1~1\"" {  } { { "Tx_fifo_ctrl.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Tx_fifo_ctrl.v" 66 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ1~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ3~1 " "Info: Node  \"Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ3~1\"" {  } { { "Tx_fifo_ctrl.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Tx_fifo_ctrl.v" 66 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ3~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ3~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ3~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ2~1 " "Info: Node  \"Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ2~1\"" {  } { { "Tx_fifo_ctrl.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Tx_fifo_ctrl.v" 66 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ2~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ2~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ2~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " async_usb:usb1\|SLEN " "Info: Node  \"async_usb:usb1\|SLEN\"" {  } { { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 74 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { async_usb:usb1|SLEN {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { async_usb:usb1|SLEN } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "async_usb:usb1\|SLEN" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl " "Info: Node  \"clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:M_IQ\|rcv_flag " "Info: Node  \"NWire_rcv:M_IQ\|rcv_flag\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 85 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:M_IQ|rcv_flag {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:M_IQ|rcv_flag } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:M_IQ\|rcv_flag" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " C5~clkctrl " "Info: Node  \"C5~clkctrl\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { C5~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { C5~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C5~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " C12_cgen_rst " "Info: Node  \"C12_cgen_rst\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 392 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { C12_cgen_rst {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { C12_cgen_rst } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C12_cgen_rst" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clk_lrclk_gen:clrgen\|BCLK~clkctrl " "Info: Node  \"clk_lrclk_gen:clrgen\|BCLK~clkctrl\"" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { clk_lrclk_gen:clrgen|BCLK~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { clk_lrclk_gen:clrgen|BCLK~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lrclk_gen:clrgen\|BCLK~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " C12_rst " "Info: Node  \"C12_rst\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 371 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { C12_rst {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { C12_rst } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C12_rst" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2S_xmit:J_LRAudio\|TLV_state.TLV_IDLE~1 " "Info: Node  \"I2S_xmit:J_LRAudio\|TLV_state.TLV_IDLE~1\"" {  } { { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 35 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2S_xmit:J_LRAudio\|TLV_state.TLV_IDLE~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_xmit:M_LRAudio\|NW_state.NW_WAIT~1 " "Info: Node  \"NWire_xmit:M_LRAudio\|NW_state.NW_WAIT~1\"" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 88 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_xmit:M_LRAudio|NW_state.NW_WAIT~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_xmit:M_LRAudio|NW_state.NW_WAIT~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_xmit:M_LRAudio\|NW_state.NW_WAIT~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_xmit:P_IQPWM\|NW_state.NW_WAIT~1 " "Info: Node  \"NWire_xmit:P_IQPWM\|NW_state.NW_WAIT~1\"" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 88 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_xmit:P_IQPWM|NW_state.NW_WAIT~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_xmit:P_IQPWM|NW_state.NW_WAIT~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_xmit:P_IQPWM\|NW_state.NW_WAIT~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:M_IQ\|rdata~97 " "Info: Node  \"NWire_rcv:M_IQ\|rdata~97\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 77 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:M_IQ|rdata~97 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:M_IQ|rdata~97 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:M_IQ\|rdata~97" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:P_MIC\|DB_LEN~113 " "Info: Node  \"NWire_rcv:P_MIC\|DB_LEN~113\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:P_MIC|DB_LEN~113 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:P_MIC|DB_LEN~113 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:P_MIC\|DB_LEN~113" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:M_IQ\|DB_LEN~113 " "Info: Node  \"NWire_rcv:M_IQ\|DB_LEN~113\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:M_IQ|DB_LEN~113 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:M_IQ|DB_LEN~113 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:M_IQ\|DB_LEN~113" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:SPD\|DB_LEN~97 " "Info: Node  \"NWire_rcv:SPD\|DB_LEN~97\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:SPD|DB_LEN~97 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:SPD|DB_LEN~97 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:SPD\|DB_LEN~97" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:p_ser\|DB_LEN~145 " "Info: Node  \"NWire_rcv:p_ser\|DB_LEN~145\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:p_ser|DB_LEN~145 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:p_ser|DB_LEN~145 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:p_ser\|DB_LEN~145" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:m_ser\|DB_LEN~145 " "Info: Node  \"NWire_rcv:m_ser\|DB_LEN~145\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:m_ser|DB_LEN~145 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:m_ser|DB_LEN~145 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:m_ser\|DB_LEN~145" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cdc_mcp:lra\|b_data~65 " "Info: Node  \"cdc_mcp:lra\|b_data~65\"" {  } { { "../common/cdc_mcp.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_mcp.v" 9 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { cdc_mcp:lra|b_data~65 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { cdc_mcp:lra|b_data~65 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdc_mcp:lra\|b_data~65" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " IF_clk~clkctrl " "Info: Node  \"IF_clk~clkctrl\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_clk~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_clk~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_clk~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl " "Info: Node  \"clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " IF_rst " "Info: Node  \"IF_rst\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 327 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_rst {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_rst } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_rst" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clkmult3:cm3\|altpll:altpll_component\|_locked " "Info: Node  \"clkmult3:cm3\|altpll:altpll_component\|_locked\"" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 926 3 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { clkmult3:cm3|altpll:altpll_component|_locked {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { clkmult3:cm3|altpll:altpll_component|_locked } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkmult3:cm3\|altpll:altpll_component\|_locked" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " C12_rst " "Info: Node  \"C12_rst\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 371 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { C12_rst {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { C12_rst } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C12_rst" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " C5~clkctrl " "Info: Node  \"C5~clkctrl\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { C5~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { C5~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C5~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clk_lrclk_gen:clrgen\|BCLK~clkctrl " "Info: Node  \"clk_lrclk_gen:clrgen\|BCLK~clkctrl\"" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { clk_lrclk_gen:clrgen|BCLK~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { clk_lrclk_gen:clrgen|BCLK~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lrclk_gen:clrgen\|BCLK~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ~GND " "Info: Node  \"~GND\"" {  } { { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ~GND {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ~GND } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "~GND" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:p_ser\|DB_LEN~145 " "Info: Node  \"NWire_rcv:p_ser\|DB_LEN~145\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:p_ser|DB_LEN~145 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:p_ser|DB_LEN~145 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:p_ser\|DB_LEN~145" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:m_ser\|DB_LEN~145 " "Info: Node  \"NWire_rcv:m_ser\|DB_LEN~145\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:m_ser|DB_LEN~145 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:m_ser|DB_LEN~145 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:m_ser\|DB_LEN~145" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_xmit:CCxmit\|NW_state.NW_WAIT~1 " "Info: Node  \"NWire_xmit:CCxmit\|NW_state.NW_WAIT~1\"" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 88 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_xmit:CCxmit|NW_state.NW_WAIT~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_xmit:CCxmit|NW_state.NW_WAIT~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_xmit:CCxmit\|NW_state.NW_WAIT~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cdc_mcp:lra\|b_data~65 " "Info: Node  \"cdc_mcp:lra\|b_data~65\"" {  } { { "../common/cdc_mcp.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_mcp.v" 9 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { cdc_mcp:lra|b_data~65 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { cdc_mcp:lra|b_data~65 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdc_mcp:lra\|b_data~65" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_xmit:CCxmit\|id~124 " "Info: Node  \"NWire_xmit:CCxmit\|id~124\"" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 98 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_xmit:CCxmit|id~124 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_xmit:CCxmit|id~124 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_xmit:CCxmit\|id~124" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:P_MIC\|DB_LEN~113 " "Info: Node  \"NWire_rcv:P_MIC\|DB_LEN~113\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:P_MIC|DB_LEN~113 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:P_MIC|DB_LEN~113 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:P_MIC\|DB_LEN~113" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:M_IQ\|DB_LEN~113 " "Info: Node  \"NWire_rcv:M_IQ\|DB_LEN~113\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:M_IQ|DB_LEN~113 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:M_IQ|DB_LEN~113 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:M_IQ\|DB_LEN~113" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|valid_wreq " "Info: Node  \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|valid_wreq\"" {  } { { "db/a_dpfifo_2l31.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_2l31.tdf" 71 2 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|valid_wreq {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|valid_wreq } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|valid_wreq" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " comb~1 " "Info: Node  \"comb~1\"" {  } { { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { comb~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { comb~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:M_IQ\|rcv_flag " "Info: Node  \"NWire_rcv:M_IQ\|rcv_flag\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 85 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:M_IQ|rcv_flag {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:M_IQ|rcv_flag } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:M_IQ\|rcv_flag" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:SPD\|DB_LEN~97 " "Info: Node  \"NWire_rcv:SPD\|DB_LEN~97\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:SPD|DB_LEN~97 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:SPD|DB_LEN~97 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:SPD\|DB_LEN~97" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:M_IQ\|rdata~97 " "Info: Node  \"NWire_rcv:M_IQ\|rdata~97\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 77 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:M_IQ|rdata~97 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:M_IQ|rdata~97 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:M_IQ\|rdata~97" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_xmit:M_LRAudio\|NW_state.NW_WAIT~1 " "Info: Node  \"NWire_xmit:M_LRAudio\|NW_state.NW_WAIT~1\"" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 88 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_xmit:M_LRAudio|NW_state.NW_WAIT~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_xmit:M_LRAudio|NW_state.NW_WAIT~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_xmit:M_LRAudio\|NW_state.NW_WAIT~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " SPI_SCK~clkctrl " "Info: Node  \"SPI_SCK~clkctrl\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { SPI_SCK~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { SPI_SCK~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_SCK~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_xmit:P_IQPWM\|NW_state.NW_WAIT~1 " "Info: Node  \"NWire_xmit:P_IQPWM\|NW_state.NW_WAIT~1\"" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 88 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_xmit:P_IQPWM|NW_state.NW_WAIT~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_xmit:P_IQPWM|NW_state.NW_WAIT~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_xmit:P_IQPWM\|NW_state.NW_WAIT~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " IF_SYNC_state~11 " "Info: Node  \"IF_SYNC_state~11\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 681 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_SYNC_state~11 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_SYNC_state~11 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_SYNC_state~11" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ1~1 " "Info: Node  \"Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ1~1\"" {  } { { "Tx_fifo_ctrl.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Tx_fifo_ctrl.v" 66 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ1~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " IF_SYNC_state~13 " "Info: Node  \"IF_SYNC_state~13\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 681 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_SYNC_state~13 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_SYNC_state~13 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_SYNC_state~13" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2S_xmit:J_LRAudio\|TLV_state.TLV_IDLE~1 " "Info: Node  \"I2S_xmit:J_LRAudio\|TLV_state.TLV_IDLE~1\"" {  } { { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 35 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2S_xmit:J_LRAudio\|TLV_state.TLV_IDLE~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " IF_conf\[1\] " "Info: Node  \"IF_conf\[1\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 895 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_conf[1] {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_conf[1] } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_conf\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ2~1 " "Info: Node  \"Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ2~1\"" {  } { { "Tx_fifo_ctrl.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Tx_fifo_ctrl.v" 66 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ2~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ2~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ2~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2S_xmit:J_IQPWM\|TLV_state.TLV_IDLE~1 " "Info: Node  \"I2S_xmit:J_IQPWM\|TLV_state.TLV_IDLE~1\"" {  } { { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 35 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { I2S_xmit:J_IQPWM|TLV_state.TLV_IDLE~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { I2S_xmit:J_IQPWM|TLV_state.TLV_IDLE~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2S_xmit:J_IQPWM\|TLV_state.TLV_IDLE~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "88 76 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 88 information messages and 76 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 35 s Quartus II " "Info: Quartus II Design Assistant was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "145 " "Info: Peak virtual memory: 145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 02 07:53:44 2009 " "Info: Processing ended: Sun Aug 02 07:53:44 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 02 07:53:47 2009 " "Info: Processing started: Sun Aug 02 07:53:47 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "Warning: An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 0 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "Warning: An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 0 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Ozy_Janus.vo\", \"Ozy_Janus_fast.vo Ozy_Janus_v.sdo Ozy_Janus_v_fast.sdo C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/simulation/modelsim/ simulation " "Info: Generated files \"Ozy_Janus.vo\", \"Ozy_Janus_fast.vo\", \"Ozy_Janus_v.sdo\" and \"Ozy_Janus_v_fast.sdo\" in directory \"C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 02 07:53:59 2009 " "Info: Processing ended: Sun Aug 02 07:53:59 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Info: Quartus II Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
