vhdl xil_defaultlib  \
"../../../bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_1/sim/bd_777a_psr0_0.vhd" \
"../../../bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_2/sim/bd_777a_psr_aclk_0.vhd" \
"../../../bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_3/sim/bd_777a_psr_aclk1_0.vhd" \
"../../../bd/zedboard_base/ip/zedboard_base_rst_ps7_0_100M_0/sim/zedboard_base_rst_ps7_0_100M_0.vhd" \
"../../../bd/zedboard_base/ip/zedboard_base_rst_ps7_0_200M_1/sim/zedboard_base_rst_ps7_0_200M_1.vhd" \

nosort
