version 3








0




CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
/test/clk
/test/rst
/test/enter
/test/din
/test/dout
/test/inflags
/test/outflags
/test/done
/test/UUT/state
/test/UUT/ram
/test/UUT/rom
/test/UUT/pc
/test/UUT/ir
/test/UUT/a
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/test/clk
2
0
/test/rst
2
0
/test/enter
2
0
/test/din
3
0
/test/dout
3
0
/test/inflags
2
0
/test/outflags
2
0
/test/done
2
0
/test/UUT/state
2
2
/test/UUT/ram
2
2
/test/UUT/rom
2
2
/test/UUT/pc
1
2
/test/UUT/ir
2
2
/test/UUT/a
3
2
SIGPROPS_END
