{"S. C. Chang": [0.5, ["Automated Layout Generation Using Gate Matrix Approach", ["Y.-C. Chang", "S. C. Chang", "L.-H. Hsu"], "https://doi.org/10.1145/37888.37970", 7, "dac", 1987]], "H. J. Yu": [0.5, ["Function Search from Behavioral Description of a Digital System", ["Jung-Gen Wu", "William P.-C. Ho", "Yu Hen Hu", "David Y. Y. Yun", "H. J. Yu"], "https://doi.org/10.1145/37888.37977", 6, "dac", 1987]], "Kyeongsoon Cho": [0.9999952614307404, ["COSMOS: A Compiled Simulator for MOS Circuits", ["Randal E. Bryant", "Derek L. Beatty", "Karl S. Brace", "Kyeongsoon Cho", "Thomas J. Sheffler"], "https://doi.org/10.1145/37888.37890", 8, "dac", 1987]], "Youngju Won": [0.9876095354557037, ["A Hardware Accelerator for Maze Routing", ["Youngju Won", "Sartaj Sahni", "Yacoub M. El-Ziq"], "https://doi.org/10.1145/37888.38014", 7, "dac", 1987]], "J. K. Kim": [0.5, ["Delay Optimization of Combinational Static CMOS Logic", ["M. Hofmann", "J. K. Kim"], "https://doi.org/10.1145/37888.37907", 8, "dac", 1987]], "R. K. Chun": [0.5, ["VISION: VHDL Induced Schematic Imaging on Net-Lists", ["R. K. Chun", "K.-J. Chang", "Lawrence P. McNamee"], "https://doi.org/10.1145/37888.37953", 7, "dac", 1987]], "Nohbyung Park": [0.990628719329834, ["Predicting Area-Time Tradeoffs for Pipelined Design", ["Rajiv Jain", "Alice C. Parker", "Nohbyung Park"], "https://doi.org/10.1145/37888.37893", 7, "dac", 1987]]}