// Seed: 3704918860
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    input  wire  id_2,
    output wand  id_3,
    input  wor   id_4,
    input  tri1  id_5,
    input  tri1  id_6,
    output wire  id_7
);
  wire id_9 = id_9 ? id_6 : id_5;
  wire id_10;
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    input supply1 id_2,
    input wand id_3,
    output wand id_4,
    input tri0 id_5,
    output logic id_6,
    input wand id_7
);
  bit id_9;
  assign id_6 = 1;
  initial begin : LABEL_0
    id_6 <= 1;
    if (-1) id_9 <= -1;
    else id_0 = id_2 && id_5;
  end
  logic id_10 = -1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_1,
      id_4,
      id_5,
      id_5,
      id_1,
      id_4
  );
  assign modCall_1.id_1 = 0;
  parameter id_11 = 1'b0;
endmodule
