////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.68d
//  \   \         Application: netgen
//  /   /         Filename: xgmac.v
// /___/   /\     Timestamp: Sat Apr  5 18:36:07 2014
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog /p/hw/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_20_a/coregen/tmp/_cg/xgmac.ngc /p/hw/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_20_a/coregen/tmp/_cg/xgmac.v 
// Device	: 7k325tffg900-2
// Input file	: /p/hw/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_20_a/coregen/tmp/_cg/xgmac.ngc
// Output file	: /p/hw/NetFPGA-10G-live/lib/hw/std/pcores/nf10_10g_interface_v1_20_a/coregen/tmp/_cg/xgmac.v
// # of Modules	: 1
// Design Name	: xgmac
// Xilinx        : /opt/Xilinx/14.6/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module xgmac (
  reset, tx_axis_aresetn, tx_axis_tvalid, tx_axis_tlast, tx_axis_tuser, rx_axis_aresetn, pause_req, tx_clk0, tx_dcm_lock, rx_clk0, rx_dcm_lock, 
tx_axis_tready, tx_statistics_valid, rx_axis_tvalid, rx_axis_tuser, rx_axis_tlast, rx_statistics_valid, tx_axis_tdata, tx_ifg_delay, tx_axis_tkeep, 
pause_val, tx_configuration_vector, rx_configuration_vector, xgmii_rxd, xgmii_rxc, tx_statistics_vector, rx_axis_tdata, rx_axis_tkeep, 
rx_statistics_vector, status_vector, xgmii_txd, xgmii_txc
)/* synthesis syn_black_box syn_noprune=1 */;
  input reset;
  input tx_axis_aresetn;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input tx_axis_tuser;
  input rx_axis_aresetn;
  input pause_req;
  input tx_clk0;
  input tx_dcm_lock;
  input rx_clk0;
  input rx_dcm_lock;
  output tx_axis_tready;
  output tx_statistics_valid;
  output rx_axis_tvalid;
  output rx_axis_tuser;
  output rx_axis_tlast;
  output rx_statistics_valid;
  input [63 : 0] tx_axis_tdata;
  input [7 : 0] tx_ifg_delay;
  input [7 : 0] tx_axis_tkeep;
  input [15 : 0] pause_val;
  input [79 : 0] tx_configuration_vector;
  input [79 : 0] rx_configuration_vector;
  input [63 : 0] xgmii_rxd;
  input [7 : 0] xgmii_rxc;
  output [25 : 0] tx_statistics_vector;
  output [63 : 0] rx_axis_tdata;
  output [7 : 0] rx_axis_tkeep;
  output [29 : 0] rx_statistics_vector;
  output [1 : 0] status_vector;
  output [63 : 0] xgmii_txd;
  output [7 : 0] xgmii_txc;
  
  // synthesis translate_off
  
  wire \U0/xgmac_inst/rsgen/rs_disable_sync/d ;
  wire \NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_vector_c ;
  wire \NlwRenamedSig_OI_U0/xgmac_inst/txgen/decode_frame/frame_is_vlan ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[14] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[13] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[12] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[11] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[10] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[9] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[8] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[7] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[5] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[4] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[3] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[2] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[1] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[0] ;
  wire \U0/xgmac_inst/txgen/decode_frame/frame_is_ctrl_346 ;
  wire \NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/underrun_store ;
  wire \NlwRenamedSig_OI_U0/xgmac_inst/txgen/decode_frame/multicast ;
  wire \U0/xgmac_inst/txgen/decode_frame/broadcast_349 ;
  wire \NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/status_valid ;
  wire \NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/frame_len_error_stats ;
  wire \NlwRenamedSig_OI_U0/xgmac_inst/rxgen/vlan_frame_srl16 ;
  wire \NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/max_length_error ;
  wire \NlwRenamedSig_OI_U0/xgmac_inst/rxgen/pause_frame_srl16 ;
  wire \U0/xgmac_inst/rxgen/multicast_frame_srl16_448 ;
  wire \U0/xgmac_inst/rxgen/broadcast_frame_srl16_449 ;
  wire \NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ;
  wire \NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ;
  wire \NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ;
  wire \NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ;
  wire \NlwRenamedSig_OI_U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_tready ;
  wire \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tvalid_528 ;
  wire \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tuser_529 ;
  wire \NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/reset_errors ;
  wire N0;
  wire N1;
  wire \U0/xgmac_inst/sync_tx_reset_i/r2_534 ;
  wire \U0/xgmac_inst/sync_tx_reset_i/r3_535 ;
  wire \U0/xgmac_inst/sync_tx_reset_i/r1_536 ;
  wire \U0/xgmac_inst/sync_rx_reset_i/r2_537 ;
  wire \U0/xgmac_inst/sync_rx_reset_i/r3_538 ;
  wire \U0/xgmac_inst/sync_rx_reset_i/r1_539 ;
  wire \U0/xgmac_inst/rsgen/rs_disable_sync/d_1_540 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/local_failure_541 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/remote_failure_542 ;
  wire \U0/xgmac_inst/rsgen/remote_failure_d1_543 ;
  wire \U0/xgmac_inst/rsgen/local_failure_d1_544 ;
  wire \U0/xgmac_inst/rsgen/rs_disable_sync/q_545 ;
  wire \U0/xgmac_inst/int_tx_dic ;
  wire \U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ;
  wire \U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ;
  wire \U0/xgmac_inst/int_rx_rst_asynch ;
  wire \U0/xgmac_inst/int_tx_rst_asynch ;
  wire \U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_to_tx_551 ;
  wire \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_req_to_tx_552 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ;
  wire \U0/xgmac_inst/txgen/crc_mode_n ;
  wire \U0/xgmac_inst/txgen/crc_mode_frame_742 ;
  wire \U0/xgmac_inst/txgen/vlan_en_frame_743 ;
  wire \U0/xgmac_inst/txgen/mtu_en_frame_759 ;
  wire \U0/xgmac_inst/txgen/jumbo_en_frame_760 ;
  wire \U0/xgmac_inst/txgen/ifg_dic_frame_761 ;
  wire \U0/xgmac_inst/txgen/ifs_mode_frame_762 ;
  wire \U0/xgmac_inst/txgen/insert ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_764 ;
  wire \U0/xgmac_inst/txgen/is_error ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/flip_766 ;
  wire \U0/xgmac_inst/txgen/is_start ;
  wire \U0/xgmac_inst/txgen/data_ack_int ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ;
  wire \U0/xgmac_inst/txgen/pipe_dout[0] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[1] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[2] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[3] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[4] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[5] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[6] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[7] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[8] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[9] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[10] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[11] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[12] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[13] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[14] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[15] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[16] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[17] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[18] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[19] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[20] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[21] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[22] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[23] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[32] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[33] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[34] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[35] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[36] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[37] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[38] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[39] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[40] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[41] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[42] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[43] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[44] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[45] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[46] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[47] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[48] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[49] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[50] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[51] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[52] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[53] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[54] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[55] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[56] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[57] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[58] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[59] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[60] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[61] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[62] ;
  wire \U0/xgmac_inst/txgen/pipe_dout[63] ;
  wire \U0/xgmac_inst/txgen/config_sync_i/tx_mtu_enable_864 ;
  wire \U0/xgmac_inst/txgen/config_sync_i/tx_cust_preamble_865 ;
  wire \U0/xgmac_inst/txgen/config_sync_i/fc_en_tx_866 ;
  wire \U0/xgmac_inst/txgen/config_sync_i/tx_dic_867 ;
  wire \U0/xgmac_inst/txgen/config_sync_i/tx_ifg_extension_868 ;
  wire \U0/xgmac_inst/txgen/config_sync_i/tx_vlan_869 ;
  wire \U0/xgmac_inst/txgen/config_sync_i/tx_en_870 ;
  wire \U0/xgmac_inst/txgen/config_sync_i/tx_crc_mode_871 ;
  wire \U0/xgmac_inst/txgen/config_sync_i/tx_jumbo_en_872 ;
  wire \U0/xgmac_inst/txgen/config_sync_i/tx_ifs_mode_873 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/count_set_int_889 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int_890 ;
  wire \U0/xgmac_inst/txgen/txframer/start_out_891 ;
  wire \U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ;
  wire \U0/xgmac_inst/txgen/txframer/c_out_0_896 ;
  wire \U0/xgmac_inst/txgen/txframer/c_out_1_897 ;
  wire \U0/xgmac_inst/txgen/txframer/c_out_2_898 ;
  wire \U0/xgmac_inst/txgen/txframer/c_out_3_899 ;
  wire \U0/xgmac_inst/txgen/txframer/c_out_4_900 ;
  wire \U0/xgmac_inst/txgen/txframer/c_out_5_901 ;
  wire \U0/xgmac_inst/txgen/txframer/c_out_6_902 ;
  wire \U0/xgmac_inst/txgen/txframer/c_out_7_903 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_0_904 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_1_905 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_2_906 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_4_908 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_5_909 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_6_910 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_7_911 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_8_912 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_9_913 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_10_914 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_11_915 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_12_916 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_14_918 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_15_919 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_16_920 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_17_921 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_18_922 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_19_923 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_20_924 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_21_925 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_22_926 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_23_927 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_24_928 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_25_929 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_26_930 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_27_931 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_28_932 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_29_933 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_30_934 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_31_935 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_33_937 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_34_938 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_35_939 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_36_940 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_37_941 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_38_942 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_40_944 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_41_945 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_42_946 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_43_947 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_44_948 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_45_949 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_46_950 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_47_951 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_48_952 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_49_953 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_50_954 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_51_955 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_52_956 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_53_957 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_54_958 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_55_959 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_56_960 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_57_961 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_58_962 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_59_963 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_60_964 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_61_965 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_62_966 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_63_967 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ;
  wire \U0/xgmac_inst/txgen/axi_eof ;
  wire \U0/xgmac_inst/txgen/tx_start ;
  wire \U0/xgmac_inst/txgen/tx_underrun ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1212_1108 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o131 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid102 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In21 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid101_1114 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT121 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<7>_1117 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<7>_1118 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi7_1119 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<6>_1120 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<6>_1121 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi6_1122 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<5>_1123 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<5>_1124 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi5_1125 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<4>_1126 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<4>_1127 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi4_1128 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<3>_1129 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<3>_1130 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi3_1131 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<2>_1132 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<2>_1133 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi2_1134 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<1>_1135 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<1>_1136 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi1_1137 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<0>_1138 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<0>_1139 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi_1140 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<13>_1141 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<12>_1142 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<11>_1143 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<10>_1144 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<9>_1145 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<8>_1146 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<7>_1147 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<6>_1148 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<5>_1149 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<4>_1150 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<3>_1151 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<2>_1152 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_lut<2> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<7>_1154 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<7>_1155 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi7_1156 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<6>_1157 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<6>_1158 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi6_1159 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<5>_1160 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<5>_1161 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi5_1162 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<4>_1163 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<4>_1164 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi4_1165 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<3>_1166 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<3>_1167 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi3_1168 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<2>_1169 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<2>_1170 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi2_1171 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<1>_1172 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<1>_1173 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi1_1174 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<0>_1175 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<0>_1176 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi_1177 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<7>_1178 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<7>_1179 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi7_1180 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<6>_1181 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<6>_1182 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi6_1183 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<5>_1184 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<5>_1185 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi5_1186 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<4>_1187 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<4>_1188 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi4_1189 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<3>_1190 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<3>_1191 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi3_1192 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<2>_1193 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<2>_1194 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi2_1195 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<1>_1196 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<1>_1197 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi1_1198 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<0>_1199 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<0>_1200 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi_1201 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<14> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<13>_1203 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<13> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<12>_1205 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<12> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<11>_1207 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<11> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<10>_1209 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<10> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<9>_1211 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<9> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<8>_1213 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<8> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<7>_1215 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<7> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<6>_1217 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<6> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<5>_1219 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<5> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<4>_1221 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<4> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<3>_1223 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<13>_1224 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<12>_1225 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<11>_1226 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<10>_1227 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<9>_1228 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<8>_1229 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<7>_1230 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<6>_1231 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<5>_1232 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<4>_1233 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<3>_1234 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<3>_1235 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<2>_1236 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<2>_1237 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<1>_1238 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<1>_1239 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<0>_1240 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<0>_1241 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<13>_1242 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<12>_1243 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<11>_1244 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<10>_1245 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<9>_1246 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<8>_1247 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<7>_1248 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<6>_1249 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<5>_1250 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<4>_1251 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<3>_1252 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<2>_1253 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_lut<2> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<7>_1255 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<6>_1256 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<6>_1257 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi6_1258 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<5>_1259 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<5>_1260 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi5_1261 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<4>_1262 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<4>_1263 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi4_1264 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<3>_1265 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<3>_1266 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi3_1267 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<2>_1268 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<2>_1269 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi2_1270 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<1>_1271 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<1>_1272 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi1_1273 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<0>_1274 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<0>_1275 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi_1276 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1-In ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2-In ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0362_inv ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<2> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<3> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<4> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<5> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<6> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<7> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<8> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<9> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<10> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<11> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<12> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<13> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<14> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_word_GND_16_o_OR_14_o ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<0> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<1> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<2> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<3> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<4> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<5> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<6> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<7> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<8> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<9> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<10> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<11> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<12> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<13> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<14> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_Mux_80_o ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<0> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<1> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<2> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<3> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<4> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<5> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<6> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<7> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<8> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<9> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<10> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<11> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<12> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<13> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<14> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<2> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<3> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<4> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<5> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<6> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<7> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<8> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<9> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<10> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<11> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<12> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<13> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<14> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<0> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<1> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<2> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<3> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<4> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<5> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<6> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<7> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<8> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<9> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<10> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<11> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<12> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<13> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<14> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<15> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<16> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<17> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<18> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<19> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<20> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<21> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<22> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<23> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<24> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<25> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<26> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<27> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<28> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<29> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<30> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<31> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<32> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<33> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<34> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<35> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<36> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<37> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<38> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<39> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<40> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<41> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<42> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<43> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<44> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<45> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<46> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<47> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<48> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<49> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<50> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<51> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<52> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<53> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<54> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<55> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_GND_16_o_AND_90_o ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0327 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_ack_tx_axis_in_ack_d1_OR_47_o ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/start_given_d1_1428 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/feed_d1_1493 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/remember_prev_block_underrun_1494 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_1495 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_GND_16_o_Mux_16_o ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/deliberate_runt_1501 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_d1_1502 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tlast_d1_1503 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/block_other_underruns_1519 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_d1_1520 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1_1521 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<0> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<1> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<2> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<3> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<4> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<5> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<6> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<7> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<8> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<9> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<10> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<11> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<12> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<13> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<14> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<15> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<16> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<17> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<18> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<19> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<20> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<21> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<22> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<23> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<24> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<25> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<26> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<27> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<28> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<29> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<30> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<31> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<32> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<33> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<34> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<35> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<36> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<37> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<38> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<39> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<40> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<41> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<42> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<43> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<44> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<45> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<46> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<47> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<48> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<49> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<50> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<51> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<52> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<53> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<54> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<55> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<56> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<57> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<58> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<59> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<60> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<61> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<62> ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<63> ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[3]_MUX_493_o331 ;
  wire \U0/xgmac_inst/txgen/txframer/_n11643 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[3]_MUX_493_o32 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[51]_MUX_997_o211 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o211 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[14]_MUX_578_o32_1663 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o23 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[14]_MUX_578_o31 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o21 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[7]_MUX_489_o31_1667 ;
  wire \U0/xgmac_inst/txgen/txframer/_n13091 ;
  wire \U0/xgmac_inst/txgen/txframer/_n13381 ;
  wire \U0/xgmac_inst/txgen/txframer/_n12511 ;
  wire \U0/xgmac_inst/txgen/txframer/_n12801 ;
  wire \U0/xgmac_inst/txgen/txframer/_n12221 ;
  wire \U0/xgmac_inst/txgen/txframer/_n11931 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o131 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o121 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[34]_MUX_846_o12 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[26]_MUX_758_o12 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[42]_MUX_934_o12_1678 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o12_1679 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o11 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o11 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o12 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[0]_MUX_496_o11 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[11]_MUX_581_o13 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[19]_MUX_669_o13 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[51]_MUX_997_o11 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o11 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[28]_MUX_756_o12 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[27]_MUX_757_o12_1689 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o12 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[27]_MUX_757_o11_1691 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[28]_MUX_756_o11 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[11]_MUX_581_o11_1693 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[36]_MUX_844_o11 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o11_1695 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[19]_MUX_669_o11_1696 ;
  wire \U0/xgmac_inst/txgen/txframer/Mram__n165710 ;
  wire \U0/xgmac_inst/txgen/txframer/Mram__n16579 ;
  wire \U0/xgmac_inst/txgen/txframer/Mram__n16578 ;
  wire \U0/xgmac_inst/txgen/txframer/crc_insert_d1_error_reg_AND_106_o_inv_0 ;
  wire \U0/xgmac_inst/txgen/txframer/is_error_0 ;
  wire \U0/xgmac_inst/txgen/txframer/is_pause_d1[1]_INV_162_o_1703 ;
  wire \U0/xgmac_inst/txgen/txframer/is_pause_d1[1]_INV_164_o_1704 ;
  wire \U0/xgmac_inst/txgen/txframer/is_pause_d1[3]_INV_168_o_1705 ;
  wire \U0/xgmac_inst/txgen/txframer/is_pause_d1[5]_INV_172_o_1706 ;
  wire \U0/xgmac_inst/txgen/txframer/is_pause_d1[7]_INV_176_o_1707 ;
  wire \U0/xgmac_inst/txgen/txframer/is_pause_d1[4]_INV_170_o_1708 ;
  wire \U0/xgmac_inst/txgen/txframer/is_pause_d1[2]_INV_166_o_1709 ;
  wire \U0/xgmac_inst/txgen/txframer/is_pause_d1[6]_INV_174_o_1710 ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_PWR_20_o_MUX_397_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_PWR_20_o_MUX_396_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_PWR_20_o_MUX_395_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_PWR_20_o_MUX_394_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_PWR_20_o_MUX_393_o ;
  wire \U0/xgmac_inst/txgen/txframer/terminate_found_GND_18_o_OR_86_o_1716 ;
  wire \U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ;
  wire \U0/xgmac_inst/txgen/txframer/_n1344 ;
  wire \U0/xgmac_inst/txgen/txframer/_n1315 ;
  wire \U0/xgmac_inst/txgen/txframer/_n1286 ;
  wire \U0/xgmac_inst/txgen/txframer/_n1257 ;
  wire \U0/xgmac_inst/txgen/txframer/_n1228 ;
  wire \U0/xgmac_inst/txgen/txframer/_n1199 ;
  wire \U0/xgmac_inst/txgen/txframer/is_pad_d1[7]_crc_data_comb[7]_OR_130_o ;
  wire \U0/xgmac_inst/txgen/txframer/is_pad_d1[6]_crc_data_comb[6]_OR_129_o ;
  wire \U0/xgmac_inst/txgen/txframer/is_pad_d1[5]_crc_data_comb[5]_OR_128_o ;
  wire \U0/xgmac_inst/txgen/txframer/is_pad_d1[4]_crc_data_comb[4]_OR_127_o ;
  wire \U0/xgmac_inst/txgen/txframer/is_pad_d1[2]_crc_data_comb[2]_OR_125_o ;
  wire \U0/xgmac_inst/txgen/txframer/is_pad_d1[1]_crc_data_comb[1]_OR_124_o ;
  wire \U0/xgmac_inst/txgen/txframer/is_pad_d1[0]_crc_data_comb[0]_OR_123_o ;
  wire \U0/xgmac_inst/txgen/txframer/terminate_found ;
  wire \U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[5]_OR_99_o ;
  wire \U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[4]_OR_98_o ;
  wire \U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[3]_OR_97_o ;
  wire \U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[2]_OR_96_o ;
  wire \U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[1]_OR_95_o ;
  wire \U0/xgmac_inst/txgen/txframer/_n1164_1737 ;
  wire \U0/xgmac_inst/txgen/txframer/_n1354 ;
  wire \U0/xgmac_inst/txgen/txframer/crc_insert_d1_error_reg_AND_106_o ;
  wire \U0/xgmac_inst/txgen/txframer/PWR_20_o_PWR_20_o_MUX_407_o ;
  wire \U0/xgmac_inst/txgen/txframer/PWR_20_o_preamble_reg[48]_MUX_1000_o ;
  wire \U0/xgmac_inst/txgen/txframer/PWR_20_o_preamble_reg[49]_MUX_999_o ;
  wire \U0/xgmac_inst/txgen/txframer/PWR_20_o_preamble_reg[50]_MUX_998_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[52]_MUX_996_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[53]_MUX_995_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[54]_MUX_994_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[55]_MUX_993_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[43]_MUX_933_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[44]_MUX_932_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[45]_MUX_931_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[46]_MUX_930_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[47]_MUX_929_o ;
  wire \U0/xgmac_inst/txgen/txframer/PWR_20_o_preamble_reg[34]_MUX_846_o ;
  wire \U0/xgmac_inst/txgen/txframer/PWR_20_o_preamble_reg[26]_MUX_758_o ;
  wire \U0/xgmac_inst/txgen/txframer/PWR_20_o_preamble_reg[10]_MUX_582_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[14]_MUX_578_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[15]_MUX_577_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[3]_MUX_493_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[4]_MUX_492_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[5]_MUX_491_o ;
  wire \U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[6]_MUX_490_o ;
  wire \U0/xgmac_inst/txgen/txframer/error_reg_1762 ;
  wire \U0/xgmac_inst/txgen/txframer/crc_insert_d1_1830 ;
  wire \U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ;
  wire \U0/xgmac_inst/txgen/txframer/is_error_d1_1832 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count15 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count14 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count13 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count12 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count11 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count10 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count9 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count8 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count7 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count6 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count5 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count4 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count3 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count2 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count1 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_quanta_val ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_good_frame_in_tx_reg2_AND_92_o1_2045 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/GND_17_o_INV_115_o ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count[15]_pause_status_int_AND_96_o ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_good_frame_in_tx_reg2_AND_92_o ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg_GND_17_o_MUX_238_o ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_from_rx_GND_17_o_MUX_237_o ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_GND_17_o_MUX_236_o ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_GND_17_o_MUX_235_o ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_from_rx_GND_17_o_MUX_234_o ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/count_set_2070 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_2071 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg_2073 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ;
  wire \U0/xgmac_inst/txgen/decode_frame/vlan_int<0>1 ;
  wire \U0/xgmac_inst/txgen/decode_frame/ctrl_int ;
  wire \U0/xgmac_inst/txgen/decode_frame/broad_int ;
  wire \U0/xgmac_inst/txgen/decode_frame/vlan_int ;
  wire \U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ;
  wire \U0/xgmac_inst/txgen/decode_frame/start_d4_2145 ;
  wire \U0/xgmac_inst/txgen/decode_frame/start_d3_2146 ;
  wire \U0/xgmac_inst/txgen/decode_frame/start_d2_2147 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_int ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_int ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/byte_en[0] ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/byte_en[2] ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/byte_en[4] ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1888_xo<0>1 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2001_xo<0>1 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1963_xo<0>1 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1999_xo<0>1 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2076 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1913 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1895 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1966 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1880 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1907 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2149 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2145 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2137 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2129 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1904 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[58]_XOR_696_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1899 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1972 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[30]_XOR_442_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1961 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1983 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1974 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1970 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[27]_XOR_122_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1893 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1923 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1879 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1875 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1896 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1881 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1878 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1897 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1971 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1979 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1912 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1940 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1965 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1886 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1992 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2140 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2126 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2133 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2134 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2125 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2127 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2036 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2041 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2052 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2049 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2058 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2054 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2072 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2063 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2069 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2050 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2060 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2037 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1963 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2001 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1969 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[57]_XOR_330_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1888 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1999 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_reg1[29]_XOR_1031_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_reg1[27]_XOR_999_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_reg1[28]_XOR_1100_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2084 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2043 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2045 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2078 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2077 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2064 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1872_inv ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_160_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[25]_data_in[1]_XOR_812_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[3]_XOR_784_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[29]_data_in[1]_XOR_386_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_725_o_2372 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_709_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_690_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_675_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_659_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_643_o_2377 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_626_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_610_o_2379 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_591_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[29]_INV_571_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_551_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_534_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_516_o_2384 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_500_o_2385 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_484_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_467_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[25]_INV_451_o_2388 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[26]_INV_440_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_429_o_2390 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_417_o_2391 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[29]_INV_404_o_2392 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_391_o_2393 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_378_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_359_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_342_o_2396 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_324_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_307_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_290_o_2399 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_272_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_255_o_2401 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_239_o_2402 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_223_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<0> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<1> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<2> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<3> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<4> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<5> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<6> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<7> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<8> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<9> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<10> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<11> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<12> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<13> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<14> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<15> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<16> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<17> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<18> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<19> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<20> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<21> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<22> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<23> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<24> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<25> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<26> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<27> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<28> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<29> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<30> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<31> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_369_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[32]_XOR_590_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[29]_data_in[1]_XOR_408_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_734_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[61]_data_in[32]_XOR_464_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[22]_data_in[0]_XOR_634_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[29]_data_in[0]_XOR_187_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[33]_XOR_509_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_341_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_914_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[60]_data_in[33]_XOR_532_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[60]_data_in[32]_XOR_173_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_328_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[4]_XOR_666_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[29]_data_in[1]_XOR_356_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[0]_XOR_956_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_244_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[60]_data_in[34]_XOR_441_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_678_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[58]_data_in[32]_XOR_397_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[34]_XOR_826_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_258_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[61]_data_in[34]_XOR_560_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[4]_XOR_927_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_752_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[1]_XOR_300_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[5]_XOR_496_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[1]_XOR_546_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[3]_XOR_452_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[26]_data_in[0]_XOR_841_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[25]_data_in[1]_XOR_273_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[4]_XOR_474_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[6]_XOR_518_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_982_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[1]_XOR_604_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_575_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[1]_XOR_134_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[3]_XOR_899_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[2]_XOR_722_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_693_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[2]_XOR_430_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[0]_XOR_871_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[0]_XOR_215_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_857_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_968_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[33]_XOR_312_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[61]_data_in[33]_XOR_200_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[34]_XOR_228_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_650_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[32]_XOR_487_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[59]_data_in[33]_XOR_419_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[59]_data_in[33]_XOR_146_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[34]_XOR_767_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_620_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[32]_XOR_885_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[58]_data_in[32]_XOR_121_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[35]_XOR_939_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[33]_XOR_798_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[61]_data_in[32]_XOR_285_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[34]_XOR_704_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg_full_AND_170_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<0> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<1> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<2> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<3> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<4> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<5> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<6> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<7> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<8> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<9> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<10> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<11> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<12> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<13> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<14> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<15> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<16> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<17> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<18> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<19> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<20> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<21> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<22> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<23> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<24> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<25> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<26> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<27> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<28> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<29> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<30> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<31> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<32> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<33> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<34> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<35> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<36> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<37> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<38> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<39> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<40> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<41> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<42> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<43> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<44> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<45> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<46> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<47> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<48> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<49> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<50> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<51> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<52> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<53> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<54> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<55> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<0> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<1> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<2> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<3> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<4> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<5> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<6> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/PWR_25_o_byte_en[7]_equal_3_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_2561 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_2562 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_2563 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_2564 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_2565 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_2566 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_2567 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_2568 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_2569 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_2570 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_2571 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_2572 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_2573 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_2574 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_2575 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_2576 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_2577 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_2578 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_2579 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_2580 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_2581 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_2582 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_2583 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_2584 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_2585 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_2586 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_2587 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_2590 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_2591 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_2592 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_0_2601 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0_2602 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_2603 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1_2604 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2_2605 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2_2606 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_3_2607 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_3_2608 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_4_2609 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_2610 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_5_2611 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_5_2612 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6_2613 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_6_2614 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7_2615 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7_2616 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_2617 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_8_2618 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9_2619 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_9_2620 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10_2621 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10_2622 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_2623 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_2624 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12_2625 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_2626 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_2627 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13_2628 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14_2629 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14_2630 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_15_2631 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15_2632 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_16_2633 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16_2634 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_17_2635 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17_2636 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_18_2637 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18_2638 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19_2639 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19_2640 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20_2641 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20_2642 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21_2643 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21_2644 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_2645 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22_2646 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23_2647 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23_2648 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24_2649 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24_2650 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25_2651 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25_2652 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_26_2653 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_26_2654 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_2655 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27_2656 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28_2657 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28_2658 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_29_2659 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29_2660 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30_2661 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30_2662 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31_2663 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31_2664 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg_2730 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay[0] ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay[7] ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i153 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i101_2735 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i152 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i112 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_pos[2]_crc[7]_wide_mux_0_OUT17 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out1 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out2 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out3 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out4 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out5 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out6 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out7 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ;
  wire \U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<0> ;
  wire \U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<1> ;
  wire \U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<2> ;
  wire \U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<3> ;
  wire \U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<4> ;
  wire \U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<5> ;
  wire \U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<6> ;
  wire \U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<7> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<0> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<1> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<2> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<3> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<4> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<5> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<6> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<7> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<8> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<9> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<10> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<11> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<12> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<13> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<14> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<15> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<16> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<17> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<18> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<19> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<20> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<21> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<22> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<23> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<24> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<25> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<26> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<27> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<28> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<29> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<30> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<31> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<32> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<33> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<34> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<35> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<36> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<37> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<38> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<39> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<40> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<41> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<42> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<43> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<44> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<45> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<46> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<47> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<48> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<49> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<50> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<51> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<52> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<53> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<54> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<55> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<56> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<57> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<58> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<59> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<60> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<61> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<62> ;
  wire \U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<63> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/deferring ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/start_align_toggle ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/frame_waiting ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment_2888 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/sending_frame ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_2890 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate611 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In33_2900 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/PWR_29_o_PWR_29_o_select_191_OUT<4>2 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_GND_27_o_AND_234_o11 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate112 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In131 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count16 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_crc_insert_int11 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_pad_int11 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0789_inv1 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<13>_2909 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<12>_2910 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<11>_2911 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<10>_2912 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<9>_2913 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<8>_2914 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<7>_2915 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<6>_2916 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<5>_2917 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<4>_2918 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<3>_2919 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_lut<3>_2920 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<13>_2934 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<12>_2935 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<11>_2936 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<10>_2937 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<9>_2938 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<8>_2939 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<7>_2940 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<6>_2941 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<5>_2942 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<4>_2943 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<3>_2944 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<2>_2945 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_lut<2> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_OR_260_o_mmx_out ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/tx_en_0 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count11 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count10 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count9 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count8 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count7 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count6 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count5 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count4 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count3 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count2 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count1 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_val ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_cst ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0821_inv ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_count3 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_count2 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_count1 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_count ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0817_inv ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_val ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0825_inv ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In1 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In2 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In3 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In3 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In21 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In4 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Reset_OR_DriverANDClockEnable1 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_valid1_3014 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_0 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0777_inv ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0796_inv ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[6]_is_pause_int[6]_OR_333_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[5]_is_pause_int[5]_OR_330_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[4]_is_pause_int[4]_OR_327_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<2> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<3> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<4> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<5> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<6> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<7> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<8> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<9> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<10> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<11> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<12> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<13> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<14> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count[2]_GND_27_o_mux_90_OUT<0> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count[2]_GND_27_o_mux_90_OUT<1> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<3> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<4> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<5> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<6> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<7> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<8> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<9> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<10> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<11> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<12> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<13> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<14> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[3]_is_pause_int[3]_OR_324_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[2]_is_pause_int[2]_OR_320_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[1]_is_pause_int[1]_OR_316_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[0]_is_pause_int[0]_OR_312_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[0]_data_avail[6]_OR_351_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[0]_data_avail[5]_OR_350_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_len_past ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_max_pkt_comb_AND_259_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_GND_27_o_AND_234_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_int ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[0] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[1] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[2] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[4] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[6] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[9] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[10] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[11] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[12] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[13] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_crc_mode_OR_345_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_INV_990_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_comb ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_OR_357_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_MUX_1287_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_reg[7]_in_frame_reg_AND_257_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[3] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[4] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[5] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[7] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[8] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[9] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[10] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[11] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[12] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[13] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[14] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_GND_27_o_AND_216_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/osize_en_max_pkt_comb_AND_260_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_pad_reg[7]_crc_mode_AND_256_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_axi_eof_OR_358_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes_reg_0_3101 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes_reg_1_3102 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes_reg_2_3103 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_0_3104 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_1_3105 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_2_3106 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_3_3107 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_4_3108 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_5_3109 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_6_3110 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_7_3111 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_8_3112 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_9_3113 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_10_3114 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_11_3115 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/error_reg_3141 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_req_reg_3146 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_past_3147 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_3149 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_reg_3150 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_reg_3151 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1_3152 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/flip_int_3153 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_stats_update_3154 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4_3155 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_len_reached_3159 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_next_reg_3165 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_reg_3166 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_reached_reg_3180 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/in_frame_reg_3182 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_d_3186 ;
  wire \U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_reg_3188 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1_3189 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct[2] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct[6] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct[7] ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_GND_27_o_mux_58_OUT<2> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_GND_27_o_mux_58_OUT<6> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_GND_27_o_mux_58_OUT<7> ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o2 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/GND_28_o_INV_1008_o22 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o1_3198 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones36 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones35 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In3_3201 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones34 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof111 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In2 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_deferring11_3205 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/GND_28_o_INV_1008_o1 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_eof_column11 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count8 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count7 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count6 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count5 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count4 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count3 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count2 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count1 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/_n0018_inv ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In1_3241 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In2_3242 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mcount_frame_offset_val ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/GND_28_o_INV_1008_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/min_ifg_3257 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/min_ifg_crc_mode_AND_289_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/PWR_31_o_GND_28_o_OR_417_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/_n0224 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/data_avail[7]_eof_during_pad_OR_415_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_3265 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_3266 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_3267 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof_3268 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip_save_3269 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/deferring_q_3273 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_3274 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_underrun_3276 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ack_d2_3277 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_in_frame_3278 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_zero ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<4>12 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<5>11_3291 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1_3333 ;
  wire \U0/xgmac_inst/rxgen/rx_bad_frame_int_3334 ;
  wire \U0/xgmac_inst/rxgen/rx_good_frame_int_3335 ;
  wire \U0/xgmac_inst/rxgen/crc_reset_3336 ;
  wire \U0/xgmac_inst/rxgen/start_code_found_reg_3553 ;
  wire \U0/xgmac_inst/rxgen/exceed_18bytes_srl16_3682 ;
  wire \U0/xgmac_inst/rxgen/exceed_length_type_srl16_3683 ;
  wire \U0/xgmac_inst/rxgen/exceed_min_frame_srl16_3684 ;
  wire \U0/xgmac_inst/rxgen/type_frame_srl16_3685 ;
  wire \U0/xgmac_inst/rxgen/add_pause_frame_srl16_3686 ;
  wire \U0/xgmac_inst/rxgen/exceed_18bytes_srl16_temp ;
  wire \U0/xgmac_inst/rxgen/exceed_length_type_srl16_temp ;
  wire \U0/xgmac_inst/rxgen/exceed_min_frame_srl16_temp ;
  wire \U0/xgmac_inst/rxgen/vlan_frame_srl16_temp ;
  wire \U0/xgmac_inst/rxgen/type_frame_srl16_temp ;
  wire \U0/xgmac_inst/rxgen/add_pause_frame_srl16_temp ;
  wire \U0/xgmac_inst/rxgen/pause_frame_srl16_temp ;
  wire \U0/xgmac_inst/rxgen/multicast_frame_srl16_temp ;
  wire \U0/xgmac_inst/rxgen/broadcast_frame_srl16_temp ;
  wire \U0/xgmac_inst/rxgen/pause_req_rx ;
  wire \U0/xgmac_inst/rxgen/rx_bad_frame_comb ;
  wire \U0/xgmac_inst/rxgen/rx_good_frame_comb ;
  wire \U0/xgmac_inst/rxgen/address_decoding/multicast_match_3787 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/broadcast_match_3788 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/frame_is_vlan_3789 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/frame_is_type_3790 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/add_control_enable_3791 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/control_enable_3792 ;
  wire \U0/xgmac_inst/rxgen/decode/exceed_18bytes_3825 ;
  wire \U0/xgmac_inst/rxgen/decode/exceed_length_type_3826 ;
  wire \U0/xgmac_inst/rxgen/decode/exceed_min_length_3827 ;
  wire \U0/xgmac_inst/rxgen/decode/padding_length_match_3828 ;
  wire \U0/xgmac_inst/rxgen/decode/padding_3829 ;
  wire \U0/xgmac_inst/rxgen/decode/length_match_reg2_3830 ;
  wire \U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ;
  wire \U0/xgmac_inst/rxgen/decode/start_flag_3832 ;
  wire \U0/xgmac_inst/rxgen/decode/counter_0_3849 ;
  wire \U0/xgmac_inst/rxgen/decode/counter_1_3850 ;
  wire \U0/xgmac_inst/rxgen/decode/counter_2_3851 ;
  wire \U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_enable_3998 ;
  wire \U0/xgmac_inst/rxgen/config_sync_i/rx_cust_preamble_3999 ;
  wire \U0/xgmac_inst/rxgen/config_sync_i/fc_en_rx_4000 ;
  wire \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_lt_disable_4001 ;
  wire \U0/xgmac_inst/rxgen/config_sync_i/rx_lt_disable_4002 ;
  wire \U0/xgmac_inst/rxgen/config_sync_i/rx_vlan_4003 ;
  wire \U0/xgmac_inst/rxgen/config_sync_i/rx_en_4004 ;
  wire \U0/xgmac_inst/rxgen/config_sync_i/rx_crc_mode_4005 ;
  wire \U0/xgmac_inst/rxgen/config_sync_i/rx_jumbo_en_4006 ;
  wire \U0/xgmac_inst/rxgen/synchronise/start_code_found_4070 ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o ;
  wire \U0/xgmac_inst/rxgen/synchronise/start_lane0_comb_start_found_lane4_OR_460_o ;
  wire \U0/xgmac_inst/rxgen/synchronise/start_lane0_comb_4146 ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<0> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<1> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<2> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<3> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<4> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<5> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<6> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<7> ;
  wire \U0/xgmac_inst/rxgen/synchronise/start_lane4_comb_ifg_lower_ok_AND_312_o_4155 ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<0> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<1> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<2> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<3> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<4> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<5> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<6> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<7> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<8> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<9> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<10> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<11> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<12> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<13> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<14> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<15> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<16> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<17> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<18> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<19> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<20> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<21> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<22> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<23> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<24> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<25> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<26> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<27> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<28> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<29> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<30> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<31> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<32> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<33> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<34> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<35> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<36> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<37> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<38> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<39> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<40> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<41> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<42> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<43> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<44> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<45> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<46> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<47> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<48> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<49> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<50> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<51> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<52> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<53> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<54> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<55> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<56> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<57> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<58> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<59> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<60> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<61> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<62> ;
  wire \U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<63> ;
  wire \U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ;
  wire \U0/xgmac_inst/rxgen/synchronise/start_found_lane4_4233 ;
  wire \U0/xgmac_inst/rxgen/synchronise/start_found_4234 ;
  wire \U0/xgmac_inst/rxgen/synchronise/ifg_lower_ok_4235 ;
  wire \U0/xgmac_inst/rxgen/synchronise/ifg_upper_ok_4236 ;
  wire \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1_4405 ;
  wire \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd2_4406 ;
  wire \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1-In ;
  wire \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/GND_33_o_PWR_36_o_OR_457_o ;
  wire \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ;
  wire \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/n0003 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_enable_AND_318_o11 ;
  wire \U0/xgmac_inst/rxgen/decode/_n06831 ;
  wire \U0/xgmac_inst/rxgen/decode/rx_errors_stage1[7]_terminate_flag_AND_368_o2 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_345_o1_4414 ;
  wire \U0/xgmac_inst/rxgen/decode/rx_errors_stage1[7]_terminate_flag_AND_368_o1 ;
  wire \U0/xgmac_inst/rxgen/decode/_n06771_4416 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<4>_4430 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_cy<3>_4431 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<3>_4432 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_cy<2>_4433 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<2>_4434 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_cy<1>_4435 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<1>_4436 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_cy<0>_4437 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<0>_4438 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcount_counter_val ;
  wire \U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT6 ;
  wire \U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT5 ;
  wire \U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT4 ;
  wire \U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT3 ;
  wire \U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT2 ;
  wire \U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT1 ;
  wire \U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT ;
  wire \U0/xgmac_inst/rxgen/decode/GND_36_o_length[15]_equal_81_o ;
  wire \U0/xgmac_inst/rxgen/decode/terminate_flags[4]_terminate_flags[6]_AND_421_o ;
  wire \U0/xgmac_inst/rxgen/decode/terminate_flags[4]_terminate_flags[5]_AND_420_o ;
  wire \U0/xgmac_inst/rxgen/decode/GND_36_o_terminate_flags[1]_equal_31_o ;
  wire \U0/xgmac_inst/rxgen/decode/GND_36_o_terminate_flags[4]_equal_28_o ;
  wire \U0/xgmac_inst/rxgen/decode/GND_36_o_terminate_flags[6]_equal_26_o ;
  wire \U0/xgmac_inst/rxgen/decode/_n0677 ;
  wire \U0/xgmac_inst/rxgen/decode/GND_36_o_counter[15]_equal_83_o ;
  wire \U0/xgmac_inst/rxgen/decode/stop_wrap_around_counter[15]_AND_413_o ;
  wire \U0/xgmac_inst/rxgen/decode/length[5]_PWR_39_o_LessThan_82_o ;
  wire \U0/xgmac_inst/rxgen/decode/GND_36_o_full_bytes_valid[7]_mux_121_OUT<0> ;
  wire \U0/xgmac_inst/rxgen/decode/GND_36_o_full_bytes_valid[7]_mux_121_OUT<1> ;
  wire \U0/xgmac_inst/rxgen/decode/GND_36_o_full_bytes_valid[7]_mux_121_OUT<2> ;
  wire \U0/xgmac_inst/rxgen/decode/GND_36_o_full_bytes_valid[7]_mux_121_OUT<3> ;
  wire \U0/xgmac_inst/rxgen/decode/length_match_length[15]_MUX_1490_o ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_control[0]_MUX_1466_o ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_control[1]_MUX_1465_o ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_control[2]_MUX_1464_o ;
  wire \U0/xgmac_inst/rxgen/decode/terminate_flags[4]_INV_1109_o ;
  wire \U0/xgmac_inst/rxgen/decode/terminate_flags[0]_INV_1088_o ;
  wire \U0/xgmac_inst/rxgen/decode/rx_errors_stage1[1]_terminate_flag_AND_380_o ;
  wire \U0/xgmac_inst/rxgen/decode/rx_errors_stage1[2]_terminate_flag_AND_378_o ;
  wire \U0/xgmac_inst/rxgen/decode/rx_errors_stage1[3]_terminate_flag_AND_376_o ;
  wire \U0/xgmac_inst/rxgen/decode/rx_errors_stage1[4]_terminate_flag_AND_374_o ;
  wire \U0/xgmac_inst/rxgen/decode/rx_errors_stage1[5]_terminate_flag_AND_372_o ;
  wire \U0/xgmac_inst/rxgen/decode/rx_errors_stage1[6]_terminate_flag_AND_370_o ;
  wire \U0/xgmac_inst/rxgen/decode/rx_errors_stage1[7]_terminate_flag_AND_368_o ;
  wire \U0/xgmac_inst/rxgen/decode/start_flag_reg2_full_bytes_ctrl[7]_AND_474_o ;
  wire \U0/xgmac_inst/rxgen/decode/start_flag_reg2_GND_36_o_AND_438_o ;
  wire \U0/xgmac_inst/rxgen/decode/start_flag_reg2_GND_36_o_AND_436_o ;
  wire \U0/xgmac_inst/rxgen/decode/start_flag_reg2_GND_36_o_AND_434_o ;
  wire \U0/xgmac_inst/rxgen/decode/start_flag_reg2_terminate_flags[0]_AND_432_o ;
  wire \U0/xgmac_inst/rxgen/decode/start_flag_reg2_terminate_flag_AND_430_o ;
  wire \U0/xgmac_inst/rxgen/decode/terminate_flags[4]_non_error_ctrl[4]_OR_477_o ;
  wire \U0/xgmac_inst/rxgen/decode/terminate_flags[3]_non_error_ctrl[3]_OR_476_o ;
  wire \U0/xgmac_inst/rxgen/decode/terminate_flags[2]_non_error_ctrl[2]_OR_475_o ;
  wire \U0/xgmac_inst/rxgen/decode/terminate_flags[1]_non_error_ctrl[1]_OR_474_o ;
  wire \U0/xgmac_inst/rxgen/decode/length[15]_counter[15]_equal_84_o ;
  wire \U0/xgmac_inst/rxgen/decode/terminate_flag_start_flag_OR_472_o ;
  wire \U0/xgmac_inst/rxgen/decode/stats_length[3]_counter_reg[3]_MUX_1463_o ;
  wire \U0/xgmac_inst/rxgen/decode/stats_length[4]_counter_reg[4]_MUX_1462_o ;
  wire \U0/xgmac_inst/rxgen/decode/stats_length[5]_counter_reg[5]_MUX_1461_o ;
  wire \U0/xgmac_inst/rxgen/decode/stats_length[6]_counter_reg[6]_MUX_1460_o ;
  wire \U0/xgmac_inst/rxgen/decode/stats_length[7]_counter_reg[7]_MUX_1459_o ;
  wire \U0/xgmac_inst/rxgen/decode/stats_length[8]_counter_reg[8]_MUX_1458_o ;
  wire \U0/xgmac_inst/rxgen/decode/stats_length[9]_counter_reg[9]_MUX_1457_o ;
  wire \U0/xgmac_inst/rxgen/decode/stats_length[10]_counter_reg[10]_MUX_1456_o ;
  wire \U0/xgmac_inst/rxgen/decode/stats_length[11]_counter_reg[11]_MUX_1455_o ;
  wire \U0/xgmac_inst/rxgen/decode/stats_length[12]_counter_reg[12]_MUX_1454_o ;
  wire \U0/xgmac_inst/rxgen/decode/stats_length[13]_counter_reg[13]_MUX_1453_o ;
  wire \U0/xgmac_inst/rxgen/decode/stats_length[14]_counter_reg[14]_MUX_1452_o ;
  wire \U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[7]_OR_556_o ;
  wire \U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[6]_OR_553_o ;
  wire \U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[5]_OR_550_o ;
  wire \U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[4]_OR_547_o ;
  wire \U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[3]_OR_544_o ;
  wire \U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[2]_OR_541_o ;
  wire \U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[1]_OR_538_o ;
  wire \U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[0]_OR_535_o ;
  wire \U0/xgmac_inst/rxgen/decode/GND_36_o_start_flag_reg1_AND_411_o ;
  wire \U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_366_o_4523 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_383_o_4524 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_342_o_4525 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_363_o_4526 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_339_o_4527 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_385_o_4528 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_360_o_4529 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_336_o_4530 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_387_o_4531 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_357_o_4532 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_333_o_4533 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_389_o_4534 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_391_o_4535 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_330_o_4536 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_354_o_4537 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_327_o_4538 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_393_o_4539 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_351_o_4540 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_348_o_4541 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_324_o_4542 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_395_o_4543 ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_345_o ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_397_o ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_321_o_4546 ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[56]_GND_36_o_MUX_1557_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[57]_GND_36_o_MUX_1556_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[58]_GND_36_o_MUX_1555_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[59]_GND_36_o_MUX_1554_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[60]_GND_36_o_MUX_1553_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[61]_GND_36_o_MUX_1552_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[62]_GND_36_o_MUX_1551_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[63]_GND_36_o_MUX_1550_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[48]_GND_36_o_MUX_1549_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[49]_GND_36_o_MUX_1548_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[50]_GND_36_o_MUX_1547_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[51]_GND_36_o_MUX_1546_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[52]_GND_36_o_MUX_1545_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[53]_GND_36_o_MUX_1544_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[54]_GND_36_o_MUX_1543_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[55]_GND_36_o_MUX_1542_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[40]_GND_36_o_MUX_1541_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[41]_GND_36_o_MUX_1540_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[42]_GND_36_o_MUX_1539_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[43]_GND_36_o_MUX_1538_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[44]_GND_36_o_MUX_1537_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[45]_GND_36_o_MUX_1536_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[46]_GND_36_o_MUX_1535_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[47]_GND_36_o_MUX_1534_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[32]_GND_36_o_MUX_1533_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[33]_GND_36_o_MUX_1532_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[34]_GND_36_o_MUX_1531_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[35]_GND_36_o_MUX_1530_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[36]_GND_36_o_MUX_1529_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[37]_GND_36_o_MUX_1528_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[38]_GND_36_o_MUX_1527_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[39]_GND_36_o_MUX_1526_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[24]_GND_36_o_MUX_1525_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[25]_GND_36_o_MUX_1524_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[26]_GND_36_o_MUX_1523_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[27]_GND_36_o_MUX_1522_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[28]_GND_36_o_MUX_1521_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[29]_GND_36_o_MUX_1520_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[30]_GND_36_o_MUX_1519_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[31]_GND_36_o_MUX_1518_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[16]_GND_36_o_MUX_1517_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[17]_GND_36_o_MUX_1516_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[18]_GND_36_o_MUX_1515_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[19]_GND_36_o_MUX_1514_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[20]_GND_36_o_MUX_1513_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[21]_GND_36_o_MUX_1512_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[22]_GND_36_o_MUX_1511_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[23]_GND_36_o_MUX_1510_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[8]_GND_36_o_MUX_1509_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[9]_GND_36_o_MUX_1508_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[10]_GND_36_o_MUX_1507_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[11]_GND_36_o_MUX_1506_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[12]_GND_36_o_MUX_1505_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[13]_GND_36_o_MUX_1504_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[14]_GND_36_o_MUX_1503_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[15]_GND_36_o_MUX_1502_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[0]_GND_36_o_MUX_1501_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[1]_GND_36_o_MUX_1500_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[2]_GND_36_o_MUX_1499_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[3]_GND_36_o_MUX_1498_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[4]_GND_36_o_MUX_1497_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[5]_GND_36_o_MUX_1496_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[6]_GND_36_o_MUX_1495_o ;
  wire \U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[7]_GND_36_o_MUX_1494_o ;
  wire \U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<0> ;
  wire \U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<1> ;
  wire \U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<2> ;
  wire \U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<3> ;
  wire \U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<4> ;
  wire \U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<5> ;
  wire \U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<6> ;
  wire \U0/xgmac_inst/rxgen/decode/PWR_39_o_enable_AND_318_o_4618 ;
  wire \U0/xgmac_inst/rxgen/decode/stop_wrap_around_4619 ;
  wire \U0/xgmac_inst/rxgen/decode/length_match_reg1_4676 ;
  wire \U0/xgmac_inst/rxgen/decode/length_match_4677 ;
  wire \U0/xgmac_inst/rxgen/decode/end_of_padding_reg_4678 ;
  wire \U0/xgmac_inst/rxgen/decode/end_of_padding_4679 ;
  wire \U0/xgmac_inst/rxgen/decode/detect_padding.stage2_4680 ;
  wire \U0/xgmac_inst/rxgen/decode/detect_padding.stage1_4681 ;
  wire \U0/xgmac_inst/rxgen/decode/less_than_2bytes_4700 ;
  wire \U0/xgmac_inst/rxgen/decode/less_than_10bytes_4701 ;
  wire \U0/xgmac_inst/rxgen/decode/frame_4702 ;
  wire \U0/xgmac_inst/rxgen/decode/preserve_preamble_reg3_4719 ;
  wire \U0/xgmac_inst/rxgen/decode/preserve_preamble_reg2_4720 ;
  wire \U0/xgmac_inst/rxgen/decode/preserve_preamble_reg_4721 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1614 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1746 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1762 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_reg1[27]_XOR_2699_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1733 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1732 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1735 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1740 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1757 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1766 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1739 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1780 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1802 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1763 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_reg1[28]_XOR_2715_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1756 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1726 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1569 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1569_xo<0>1 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1625 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[28]_XOR_1847_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1563 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1598 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1576_xo<0>1_4760 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1586 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1598_xo<0>1_4762 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1564 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1583 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[30]_XOR_2142_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1565 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1570 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1599 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1576 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1580 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1585 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/_n1622 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[34]_XOR_2141_o_bdd6 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[25]_data_in[1]_XOR_2512_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[1]_XOR_2000_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[33]_XOR_2209_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2069_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2467_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1695_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1679_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1660_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1645_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1629_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1613_o_4784 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1596_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1580_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1561_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1541_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1521_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1504_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1486_o_4791 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1470_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1454_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1437_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[25]_INV_1421_o_4795 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[26]_INV_1410_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1399_o_4797 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1387_o_4798 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1374_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1361_o_4800 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1348_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1329_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1312_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1294_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1277_o_4805 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1260_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1242_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1225_o_4808 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1209_o_4809 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1193_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[29]_data_in[1]_XOR_2108_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_2682_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[5]_XOR_2196_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2526_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[3]_XOR_2152_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[4]_XOR_2366_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[22]_data_in[0]_XOR_2334_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2320_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_2404_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2290_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_1958_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[34]_XOR_2141_o_4822 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[3]_XOR_2484_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_2275_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[1]_XOR_2246_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[26]_data_in[0]_XOR_2541_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_2028_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[25]_data_in[1]_XOR_1973_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[29]_data_in[0]_XOR_1887_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_1944_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_2097_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2668_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[35]_XOR_2639_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[0]_XOR_2656_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[4]_XOR_2174_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_1860_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[1]_XOR_2304_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[4]_XOR_2627_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[3]_XOR_2599_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_2393_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[29]_data_in[1]_XOR_2056_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[2]_XOR_2422_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_2452_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[6]_XOR_2218_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[1]_XOR_1834_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[29]_data_in[1]_XOR_2086_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[2]_XOR_2130_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[0]_XOR_2571_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[0]_XOR_1915_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[33]_XOR_2012_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2187_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2041_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[33]_XOR_2498_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[34]_XOR_2260_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_1985_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2378_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_1846_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2585_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2614_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2350_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[32]_XOR_1873_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2557_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_2164_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_2119_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2434_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_1928_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[33]_XOR_1900_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[33]_XOR_2232_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_1821_o ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_0_4870 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_0_4871 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_1_4872 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_1_4873 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_2_4874 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_2_4875 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_3_4876 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_3_4877 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_4_4878 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_4_4879 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_5_4880 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_5_4881 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_6_4882 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_6_4883 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_7_4884 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_7_4885 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_8_4886 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_8_4887 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_9_4888 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_9_4889 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_10_4890 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_10_4891 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_11_4892 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_11_4893 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_12_4894 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_12_4895 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_13_4896 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_13_4897 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_14_4898 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_14_4899 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_15_4900 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_15_4901 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_16_4902 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_16_4903 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_17_4904 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_17_4905 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_18_4906 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_18_4907 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_19_4908 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_19_4909 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_20_4910 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_20_4911 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_21_4912 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_21_4913 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_22_4914 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_22_4915 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_23_4916 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_23_4917 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_24_4918 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_24_4919 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_25_4920 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_25_4921 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_26_4922 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_26_4923 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_27_4924 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_27_4925 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_28_4926 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_28_4927 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_29_4928 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_29_4929 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_30_4930 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_30_4931 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/setb_31_4932 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/seta_31_4933 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o13 ;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o12 ;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_termination_error_AND_535_o21 ;
  wire \U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o11_4938 ;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o1 ;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[6]_AND_546_o11_4940 ;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o111_4941 ;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o11 ;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o11 ;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o11 ;
  wire \U0/xgmac_inst/rxgen/error_detection/Mmux_length_type[2]_frame_terminate[1]_Mux_20_o_3_4945 ;
  wire \U0/xgmac_inst/rxgen/error_detection/Mmux_length_type[2]_frame_terminate[1]_Mux_20_o_4_4946 ;
  wire \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi6_4950 ;
  wire \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi5_4953 ;
  wire \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi4_4956 ;
  wire \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi3_4959 ;
  wire \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi2_4962 ;
  wire \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi1_4965 ;
  wire \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi_4968 ;
  wire \U0/xgmac_inst/rxgen/error_detection/reset_inv ;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_crc_invalid[7]_equal_60_o_0 ;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_INV_1735_o ;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_INV_1736_o_4972 ;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[7]_AND_547_o_4982 ;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[6]_AND_546_o ;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o_4984 ;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o_4985 ;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[3]_AND_543_o ;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o_4987 ;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_termination_error_AND_535_o_4988 ;
  wire \U0/xgmac_inst/rxgen/error_detection/reset_errors_max_length_error_AND_508_o ;
  wire \U0/xgmac_inst/rxgen/error_detection/osize_violate_PWR_41_o_MUX_1663_o ;
  wire \U0/xgmac_inst/rxgen/error_detection/frame_complete_frame_complete_ext1_OR_571_o ;
  wire \U0/xgmac_inst/rxgen/error_detection/max_length_error_control_len_error_OR_599_o_4992 ;
  wire \U0/xgmac_inst/rxgen/error_detection/length_type[2]_frame_terminate[1]_Mux_20_o ;
  wire \U0/xgmac_inst/rxgen/error_detection/frame_complete_ext2_reset_errors_AND_518_o ;
  wire \U0/xgmac_inst/rxgen/error_detection/frame_complete_data_length_match_OR_569_o ;
  wire \U0/xgmac_inst/rxgen/error_detection/_n0285_5003 ;
  wire \U0/xgmac_inst/rxgen/error_detection/control_len_error_5004 ;
  wire \U0/xgmac_inst/rxgen/error_detection/exceed_vlan_frame_5005 ;
  wire \U0/xgmac_inst/rxgen/error_detection/termination_error_5014 ;
  wire \U0/xgmac_inst/rxgen/error_detection/bad_crc_5015 ;
  wire \U0/xgmac_inst/rxgen/error_detection/crc_invalid_early_0_5024 ;
  wire \U0/xgmac_inst/rxgen/error_detection/terminate_reg4_0_5032 ;
  wire \U0/xgmac_inst/rxgen/error_detection/fcs_error_5033 ;
  wire \U0/xgmac_inst/rxgen/error_detection/receive_error_5034 ;
  wire \U0/xgmac_inst/rxgen/error_detection/start_error_5035 ;
  wire \U0/xgmac_inst/rxgen/error_detection/start_pipeline_5036 ;
  wire \U0/xgmac_inst/rxgen/error_detection/end_crc_pipeline_5037 ;
  wire \U0/xgmac_inst/rxgen/error_detection/frame_complete_reg_5038 ;
  wire \U0/xgmac_inst/rxgen/error_detection/frame_complete_ext2_5039 ;
  wire \U0/xgmac_inst/rxgen/error_detection/frame_complete_ext1_5040 ;
  wire \U0/xgmac_inst/rxgen/error_detection/frame_complete_5041 ;
  wire \U0/xgmac_inst/rxgen/error_detection/terminate_ok_5050 ;
  wire \U0/xgmac_inst/rxgen/error_detection/exceed_normal_frame_5051 ;
  wire \U0/xgmac_inst/rxgen/error_detection/terminate_reg3_0 ;
  wire \U0/xgmac_inst/rxgen/error_detection/receive_error_srl16 ;
  wire \U0/xgmac_inst/rxgen/error_detection/start_error_srl16 ;
  wire \U0/xgmac_inst/rxgen/error_detection/lt_check_srl16 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>1 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o1 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<7>_5073 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<6>_5074 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<6>_5075 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<5>_5076 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<5>_5077 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<4>_5078 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<4>_5079 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<3>_5080 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<3>_5081 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<2>_5082 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<2>_5083 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<1>_5084 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<1>_5085 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<0>_5086 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<0>_5087 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<7>_5088 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<6>_5089 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<6>_5090 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<5>_5091 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<5>_5092 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<4>_5093 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<4>_5094 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<3>_5095 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<3>_5096 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<2>_5097 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<2>_5098 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<1>_5099 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<1>_5100 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<0>_5101 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<0>_5102 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/end_of_frame_0 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_INV_1756_o_5104 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/type_not_length_frame_is_type_OR_663_o ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_add_control_enable_OR_662_o_5106 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_control_enable_OR_660_o ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o ;
  wire \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o ;
  wire \U0/xgmac_inst/rxgen/address_decoding/pause_add[23]_dest_add[23]_equal_4_o ;
  wire \U0/xgmac_inst/rxgen/address_decoding/pause_add[47]_dest_add[47]_equal_3_o ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o_5112 ;
  wire \U0/xgmac_inst/rxgen/frame_start_reg1_5113 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/type_not_length_5114 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/add_match_lower_5115 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/add_match_upper_5116 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/broad_add_match_5117 ;
  wire \U0/xgmac_inst/rxgen/decode/term_flag_reg_5118 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/multicast_pause_5119 ;
  wire \U0/xgmac_inst/rxgen/decode/start_flag_reg3_5120 ;
  wire \U0/xgmac_inst/rxgen/frame_start_reg2_5121 ;
  wire \U0/xgmac_inst/rxgen/rx/Mcount_data_count1 ;
  wire \U0/xgmac_inst/rxgen/rx/Mcount_data_count ;
  wire \U0/xgmac_inst/rxgen/rx/_n0120_inv ;
  wire \U0/xgmac_inst/rxgen/rx/_n0100_inv ;
  wire \U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<0> ;
  wire \U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<1> ;
  wire \U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<2> ;
  wire \U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<3> ;
  wire \U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<4> ;
  wire \U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<5> ;
  wire \U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<6> ;
  wire \U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<7> ;
  wire \U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<8> ;
  wire \U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<9> ;
  wire \U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<10> ;
  wire \U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<11> ;
  wire \U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<12> ;
  wire \U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<13> ;
  wire \U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<14> ;
  wire \U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<15> ;
  wire \U0/xgmac_inst/rxgen/rx/GND_40_o_data[63]_equal_11_o ;
  wire \U0/xgmac_inst/rxgen/rx/bad_frame_in_good_frame_in_OR_668_o ;
  wire \U0/xgmac_inst/rxgen/rx/pause_opcode_int_5146 ;
  wire \U0/xgmac_inst/rxgen/rx/bad_opcode_int_5147 ;
  wire \U0/xgmac_inst/rxgen/rx/pause_req_int_5148 ;
  wire \U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_in1_good_frame_in3_OR_670_o ;
  wire \U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_in1_5150 ;
  wire \U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_in3_5151 ;
  wire \U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_in2_5152 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/_n0233_inv ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/_n0236_inv ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/_n0227_inv ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/remote_failure_last_seq_type[1]_MUX_1781_o ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/local_failure_last_seq_type[0]_MUX_1779_o ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt[2]_seq_cnt[2]_OR_680_o_5168 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_seq_upper_reg_OR_671_o ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_reg[1]_seq_lower_reg_AND_591_o ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/_n0319 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[6]_seq_upper_AND_596_o_5173 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[7]_GND_45_o_MUX_1766_o ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[7]_GND_45_o_MUX_1765_o ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[7]_GND_45_o_MUX_1764_o ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[7]_GND_45_o_MUX_1763_o ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[7]_GND_45_o_MUX_1762_o ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[7]_GND_45_o_MUX_1761_o ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_rxd_reg[25]_mux_8_OUT<0> ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_rxd_reg[25]_mux_8_OUT<1> ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_rxd_reg[57]_mux_0_OUT<0> ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_rxd_reg[57]_mux_0_OUT<1> ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_583_o ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_581_o ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_578_o ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_576_o ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_mismatch_sm_active_OR_673_o ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg_sm_active_AND_589_o ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_type[1]_seq_type_upper[1]_mux_17_OUT<0> ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_type[1]_seq_type_upper[1]_mux_17_OUT<1> ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_INV_1769_o ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/sm_active_5193 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/sm_active_reg_5204 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_mismatch_5209 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_mismatch_5210 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg2_5215 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg2_5216 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg_5217 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_5218 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_lower.stage2_5219 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_lower.stage1_5220 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_5221 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_upper.stage2_5224 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_upper.stage1_5225 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_5226 ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<0> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<1> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<2> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<3> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<4> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<5> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<6> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<7> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<0> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<1> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<2> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<3> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<4> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<5> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<6> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<7> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<8> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<9> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<10> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<11> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<12> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<13> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<14> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<15> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<16> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<17> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<18> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<19> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<20> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<21> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<22> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<23> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<24> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<25> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<26> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<27> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<28> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<29> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<30> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<31> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<32> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<33> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<34> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<35> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<36> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<37> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<38> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<39> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<40> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<41> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<42> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<43> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<44> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<45> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<46> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<47> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<48> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<49> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<50> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<51> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<52> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<53> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<54> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<55> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<56> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<57> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<58> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<59> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<60> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<61> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<62> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<63> ;
  wire \U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ;
  wire \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<0>_5300 ;
  wire \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<0>_5301 ;
  wire \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<1>_5302 ;
  wire \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<1>_5303 ;
  wire \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<2>_5304 ;
  wire \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<2>_5305 ;
  wire \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<3>_5306 ;
  wire \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<3>_5307 ;
  wire \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<4>_5308 ;
  wire \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<4>_5309 ;
  wire \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<5>_5310 ;
  wire \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<5>_5311 ;
  wire \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<6>_5312 ;
  wire \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<6>_5313 ;
  wire \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<7>_5314 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<0>_5315 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<1>_5316 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<1>_5317 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<2>_5318 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<2>_5319 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<3>_5320 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<3>_5321 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<4>_5322 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<4>_5323 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<5>_5324 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<5>_5325 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<6>_5326 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<6>_5327 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<7>_5328 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<0> ;
  wire \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<0>_5330 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<1>_5331 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<1>_5332 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<2>_5333 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<2>_5334 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<3>_5335 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<3>_5336 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<4>_5337 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<4>_5338 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<5>_5339 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<5>_5340 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<6>_5341 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<6>_5342 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<7>_5343 ;
  wire N2;
  wire N4;
  wire N6;
  wire N8;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_Mux_80_o3 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_Mux_80_o31_5349 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_Mux_80_o32_5350 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_Mux_80_o33_5351 ;
  wire N10;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In2_5353 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In3_5354 ;
  wire N12;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o1 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o11_5357 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o12_5358 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o13_5359 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2-In1_5360 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2-In2_5361 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2-In3_5362 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1211_5363 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT302 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT303_5365 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT272 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT274_5367 ;
  wire N16;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[2]_MUX_494_o3 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[2]_MUX_494_o31_5370 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[2]_MUX_494_o32_5371 ;
  wire N20;
  wire N22;
  wire N24;
  wire N26;
  wire N28;
  wire N30;
  wire N32;
  wire N34;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[41]_MUX_935_o2 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[41]_MUX_935_o21_5381 ;
  wire N36;
  wire N38;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[42]_MUX_934_o2 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[42]_MUX_934_o21_5385 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[40]_MUX_936_o2 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[40]_MUX_936_o21_5387 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[40]_MUX_936_o22_5388 ;
  wire N40;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[1]_MUX_495_o2 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[1]_MUX_495_o21_5391 ;
  wire N42;
  wire N44;
  wire N46;
  wire N48;
  wire N50;
  wire N52;
  wire N54;
  wire N56;
  wire N58;
  wire N60;
  wire N62;
  wire N64;
  wire N66;
  wire N68;
  wire N70;
  wire N72;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[16]_MUX_672_o2 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[16]_MUX_672_o21_5409 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[16]_MUX_672_o22_5410 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[16]_MUX_672_o23_5411 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[10]_MUX_582_o21 ;
  wire N74;
  wire N76;
  wire N78;
  wire N80;
  wire N82;
  wire N86;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[35]_MUX_845_o2 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[35]_MUX_845_o21_5420 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[9]_MUX_583_o2 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[9]_MUX_583_o21_5422 ;
  wire N88;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[24]_MUX_760_o2 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[24]_MUX_760_o21_5425 ;
  wire N90;
  wire N92;
  wire N94;
  wire N96;
  wire N98;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[7]_MUX_489_o3 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[7]_MUX_489_o32_5432 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[8]_MUX_584_o2 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[8]_MUX_584_o21_5434 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[8]_MUX_584_o22_5435 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[0]_MUX_496_o3 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[0]_MUX_496_o31_5437 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[0]_MUX_496_o32_5438 ;
  wire N100;
  wire N102;
  wire N104;
  wire N106;
  wire N108;
  wire N110;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[32]_MUX_848_o2 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[32]_MUX_848_o21_5446 ;
  wire N112;
  wire N114;
  wire N116;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o3 ;
  wire \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o31_5451 ;
  wire N118;
  wire N120;
  wire N122;
  wire N124;
  wire N126;
  wire N128;
  wire N130;
  wire N132;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/GND_17_o_INV_115_o1_5460 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/GND_17_o_INV_115_o2_5461 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count[15]_pause_status_int_AND_96_o1_5462 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count[15]_pause_status_int_AND_96_o2_5463 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count[15]_pause_status_int_AND_96_o3_5464 ;
  wire \U0/xgmac_inst/txgen/decode_frame/vlan_int<0>11_5465 ;
  wire \U0/xgmac_inst/txgen/decode_frame/vlan_int<0>12_5466 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_386_o_xo<0> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_386_o_xo<0>1_5468 ;
  wire N136;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_650_o_xo<0> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_650_o_xo<0>1_5471 ;
  wire N138;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_620_o_xo<0> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_620_o_xo<0>1_5474 ;
  wire N140;
  wire N142;
  wire N144;
  wire N146;
  wire N148;
  wire N150;
  wire N152;
  wire N154;
  wire N156;
  wire N158;
  wire N160;
  wire N162;
  wire N164;
  wire N166;
  wire N168;
  wire N170;
  wire N174;
  wire N176;
  wire N178;
  wire N180;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux261 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux2611_5496 ;
  wire N182;
  wire N184;
  wire N186;
  wire N188;
  wire N190;
  wire N192;
  wire N194;
  wire N196;
  wire N204;
  wire N206;
  wire N214;
  wire N216;
  wire N220;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_709_o1_5510 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_709_o2_5511 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_709_o3_5512 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_690_o1_5513 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_690_o2_5514 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_675_o1_5515 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_675_o2_5516 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_659_o1_5517 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_659_o2_5518 ;
  wire N222;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_626_o1_5520 ;
  wire N224;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_591_o1_5522 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_591_o2_5523 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[29]_INV_571_o1_5524 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_551_o1_5525 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_551_o2_5526 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_551_o3_5527 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_534_o1_5528 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_534_o2_5529 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_534_o3_5530 ;
  wire N226;
  wire N228;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_484_o1_5533 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_484_o2_5534 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_467_o1_5535 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_467_o2_5536 ;
  wire N230;
  wire N232;
  wire N234;
  wire N236;
  wire N238;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_378_o1_5542 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_378_o2_5543 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_359_o1_5544 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_359_o2_5545 ;
  wire N240;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_324_o1_5547 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_324_o2_5548 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_307_o1_5549 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_307_o2_5550 ;
  wire N242;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_272_o1_5552 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_272_o2_5553 ;
  wire N244;
  wire N246;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_223_o1_5556 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_223_o2_5557 ;
  wire N248;
  wire N250;
  wire N252;
  wire N254;
  wire N256;
  wire N258;
  wire N260;
  wire N262;
  wire N264;
  wire N266;
  wire N268;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_752_o_xo<0> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_752_o_xo<0>1_5570 ;
  wire N270;
  wire N272;
  wire N274;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[2]_XOR_722_o_xo<0> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[2]_XOR_722_o_xo<0>1_5575 ;
  wire N276;
  wire N278;
  wire N280;
  wire N284;
  wire N286;
  wire N288;
  wire N290;
  wire N292;
  wire N294;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[34]_XOR_767_o_xo<0> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[34]_XOR_767_o_xo<0>1_5586 ;
  wire N296;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_982_o_xo<0> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_982_o_xo<0>1_5589 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[60]_data_in[33]_XOR_532_o_xo<0> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[60]_data_in[33]_XOR_532_o_xo<0>1_5591 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[0]_XOR_956_o_xo<0> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[0]_XOR_956_o_xo<0>1_5593 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_914_o_xo<0> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_914_o_xo<0>1_5595 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_328_o_xo<0> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_328_o_xo<0>1_5597 ;
  wire N298;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[34]_XOR_826_o_xo<0>1 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[3]_XOR_899_o_xo<0> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[3]_XOR_899_o_xo<0>1_5601 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_693_o_xo<0> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_693_o_xo<0>1_5603 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_408_o_xo<0> ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_408_o_xo<0>1_5605 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i8 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i81_5607 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i6 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i61 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i4 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i41 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i80 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i801_5613 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i78 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i781_5615 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i14 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i141_5617 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i12 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i121_5619 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i10 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i102_5621 ;
  wire N300;
  wire N302;
  wire N304;
  wire N306;
  wire N308;
  wire N310;
  wire N312;
  wire N314;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i622_5630 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i611_5631 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i612_5632 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i57 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i571_5634 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i54 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i541_5636 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i53 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i531_5638 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i60 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i601_5640 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i59 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i591_5642 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i58 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i581_5644 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i48 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i481_5646 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i47 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i471_5648 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i46 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i461_5650 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i45 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i451_5652 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i52 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i521_5654 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i51 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i511_5656 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i50 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i501_5658 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i422_5659 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i411 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i412_5661 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i37 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i371_5663 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i36 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i361_5665 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i35 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i351_5667 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i40 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i401_5669 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i39 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i391_5671 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i38 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i381_5673 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i76 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i74 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i741_5676 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i68 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i681_5678 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i56 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i561_5680 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i44 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i441_5682 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i32 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i321_5684 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i20 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i201_5686 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i202_5687 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i2 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i21_5689 ;
  wire N316;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate4 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate8 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate6 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate16 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate14 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate12 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate121_5697 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate10 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate101_5699 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_max_pkt_len_past1 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_max_pkt_len_past11_5701 ;
  wire N320;
  wire N322;
  wire N324;
  wire N326;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_term_in_column_GND_27_o_MUX_1328_o11 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In41_5707 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In42_5708 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In43_5709 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In44_5710 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In45_5711 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In46_5712 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In47_5713 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In48_5714 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In49_5715 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In410_5716 ;
  wire N328;
  wire N330;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In31_5719 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In32_5720 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In33_5721 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In34_5722 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In35_5723 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In36_5724 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In37_5725 ;
  wire N334;
  wire N336;
  wire N338;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In25_5729 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In26_5730 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In27_5731 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count121 ;
  wire N340;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count2 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count21_5735 ;
  wire N342;
  wire N344;
  wire N346;
  wire N348;
  wire N350;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In31_5741 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In32_5742 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In34_5743 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_GND_27_o_max_count_enable_MUX_1347_o1 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_GND_27_o_max_count_enable_MUX_1347_o11_5745 ;
  wire N352;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In5_5747 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In1_5748 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In2_5749 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In4_5750 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In5_5751 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof11 ;
  wire N356;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In1_5754 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In3_5755 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In4_5756 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In5_5757 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In6_5758 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In7_5759 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In8_5760 ;
  wire N358;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof2 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof22 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof3 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof31_5765 ;
  wire N360;
  wire N364;
  wire N366;
  wire N368;
  wire N372;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o1_5771 ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o2_5772 ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o3_5773 ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o4_5774 ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o5_5775 ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o6_5776 ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o7_5777 ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o8_5778 ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o9_5779 ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o1_5780 ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o2_5781 ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o3_5782 ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o4_5783 ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o5_5784 ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o6_5785 ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o7_5786 ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o8_5787 ;
  wire \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o9_5788 ;
  wire N374;
  wire \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1-In1_5790 ;
  wire \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1-In2_5791 ;
  wire N376;
  wire N378;
  wire N380;
  wire N382;
  wire N384;
  wire N386;
  wire N388;
  wire N390;
  wire N392;
  wire N394;
  wire N396;
  wire N398;
  wire N400;
  wire N402;
  wire N404;
  wire N406;
  wire \U0/xgmac_inst/rxgen/decode/_n06772_5808 ;
  wire \U0/xgmac_inst/rxgen/decode/_n06773_5809 ;
  wire \U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_GND_36_o_mux_66_OUT1 ;
  wire \U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_GND_36_o_mux_66_OUT2 ;
  wire \U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_GND_36_o_mux_66_OUT21_5812 ;
  wire \U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_full_bytes_valid[7]_mux_121_OUT2 ;
  wire \U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_full_bytes_valid[7]_mux_121_OUT1 ;
  wire N408;
  wire N410;
  wire \U0/xgmac_inst/rxgen/decode/GND_36_o_start_flag_reg1_AND_411_o1_5817 ;
  wire \U0/xgmac_inst/rxgen/decode/GND_36_o_start_flag_reg1_AND_411_o2_5818 ;
  wire N412;
  wire N414;
  wire N416;
  wire N418;
  wire N420;
  wire N422;
  wire N424;
  wire N426;
  wire \U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o1_5827 ;
  wire \U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o2_5828 ;
  wire \U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o3_5829 ;
  wire \U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o4_5830 ;
  wire \U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o5_5831 ;
  wire N428;
  wire \U0/xgmac_inst/rxgen/decode/GND_36_o_counter[15]_equal_83_o1_5833 ;
  wire \U0/xgmac_inst/rxgen/decode/GND_36_o_counter[15]_equal_83_o2_5834 ;
  wire N430;
  wire N432;
  wire N434;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1260_o1_5838 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1260_o2_5839 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1294_o1_5840 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1294_o2_5841 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1242_o1_5842 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1242_o2_5843 ;
  wire N436;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1348_o1_5845 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1348_o2_5846 ;
  wire N438;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1437_o2_5848 ;
  wire N440;
  wire N442;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1679_o1_5851 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1679_o2_5852 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1329_o1_5853 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1329_o2_5854 ;
  wire N444;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1596_o1_5856 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1596_o2_5857 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1629_o1_5858 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1629_o2_5859 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1470_o1_5860 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1470_o2_5861 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1580_o1_5862 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1580_o2_5863 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1521_o1_5864 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1521_o2_5865 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1561_o1_5866 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1561_o3_5867 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1312_o1_5868 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1312_o2_5869 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1312_o3_5870 ;
  wire N446;
  wire N448;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1645_o1_5873 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1645_o2_5874 ;
  wire N450;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1454_o1_5876 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1454_o2_5877 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1695_o1_5878 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1695_o2_5879 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[3]_XOR_2484_o_xo<0>1_5880 ;
  wire N452;
  wire N454;
  wire N456;
  wire N458;
  wire N460;
  wire N462;
  wire N464;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_2656_o_xo<0> ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_2656_o_xo<0>1_5889 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_2452_o_xo<0> ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_2452_o_xo<0>1_5891 ;
  wire N466;
  wire N468;
  wire N470;
  wire N472;
  wire N474;
  wire N476;
  wire N478;
  wire N480;
  wire N482;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[29]_data_in[1]_XOR_2086_o_xo<0>1 ;
  wire N484;
  wire N486;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[2]_XOR_2422_o_xo<0> ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[2]_XOR_2422_o_xo<0>1_5905 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[2]_XOR_2422_o_xo<0>2_5906 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[33]_XOR_2232_o1_5907 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[33]_XOR_2232_o2_5908 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2320_o1_5909 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2320_o2_5910 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2320_o3_5911 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2350_o1_5912 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2350_o2_5913 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2350_o3_5914 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2557_o1_5915 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2557_o2_5916 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2557_o3_5917 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2614_o1_5918 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2614_o2_5919 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[32]_XOR_1873_o1_5920 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[32]_XOR_1873_o2_5921 ;
  wire N488;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_2164_o1_5923 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_2164_o2_5924 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[33]_XOR_1900_o1_5925 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[33]_XOR_1900_o2_5926 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2187_o1_5927 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2187_o2_5928 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_1928_o1_5929 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_1928_o2_5930 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_2404_o1_5931 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_2404_o2_5932 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_1958_o1_5933 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_1958_o2_5934 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2041_o1_5935 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2041_o2_5936 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[35]_XOR_2639_o1_5937 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[35]_XOR_2639_o2_5938 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_1821_o1_5939 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_1821_o2_5940 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_2097_o1_5941 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_2097_o2_5942 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_1985_o1_5943 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_1985_o2_5944 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2378_o1_5945 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2378_o2_5946 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2434_o1_5947 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2434_o2_5948 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2668_o1_5949 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2668_o2_5950 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_1846_o1_5951 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_1846_o2_5952 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2290_o1_5953 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2290_o2_5954 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2585_o1_5955 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2585_o2_5956 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2467_o1_5957 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2467_o2_5958 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2526_o1_5959 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2526_o2_5960 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[33]_XOR_2498_o1_5961 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[33]_XOR_2498_o2_5962 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2069_o1_5963 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2069_o2_5964 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[33]_XOR_2209_o1_5965 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[33]_XOR_2209_o2_5966 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_2119_o1_5967 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_2119_o2_5968 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1660_o1_5969 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1660_o2_5970 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1541_o1_5971 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1541_o2_5972 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1541_o3_5973 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1504_o1_5974 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1504_o2_5975 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1504_o3_5976 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1374_o1_5977 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1374_o2_5978 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1193_o1_5979 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1193_o2_5980 ;
  wire N490;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[61]_data_in[34]_XOR_2260_o_xo<0> ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[61]_data_in[34]_XOR_2260_o_xo<0>1_5983 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_1915_o_xo<0> ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_1915_o_xo<0>1_5985 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[62]_data_in[33]_XOR_2012_o_xo<0> ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[62]_data_in[33]_XOR_2012_o_xo<0>1_5987 ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[26]_data_in[0]_XOR_2541_o_xo<0> ;
  wire \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[26]_data_in[0]_XOR_2541_o_xo<0>1_5989 ;
  wire N492;
  wire \U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o1 ;
  wire \U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o12_5992 ;
  wire \U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o13_5993 ;
  wire \U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o14_5994 ;
  wire N494;
  wire N496;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[6]_AND_546_o1_5998 ;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[6]_AND_546_o2_5999 ;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[3]_AND_543_o1_6000 ;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[3]_AND_543_o2_6001 ;
  wire N500;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o111_6003 ;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o112_6004 ;
  wire N502;
  wire N504;
  wire \U0/xgmac_inst/rxgen/error_detection/frame_complete_ext2_reset_errors_AND_518_o1_6007 ;
  wire \U0/xgmac_inst/rxgen/error_detection/frame_complete_ext2_reset_errors_AND_518_o2_6008 ;
  wire N506;
  wire N508;
  wire N510;
  wire N512;
  wire N514;
  wire N516;
  wire N518;
  wire N520;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_53_o ;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_53_o1_6018 ;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_53_o2_6019 ;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o ;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o2_6021 ;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o3_6022 ;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o11_6023 ;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o12_6024 ;
  wire N522;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o112_6026 ;
  wire \U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o113_6027 ;
  wire N524;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o111_6029 ;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o112_6030 ;
  wire \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o113_6031 ;
  wire N526;
  wire N528;
  wire N530;
  wire N532;
  wire N534;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o11_6037 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o12_6038 ;
  wire N536;
  wire \U0/xgmac_inst/rxgen/rx/GND_40_o_data[63]_equal_11_o<63> ;
  wire \U0/xgmac_inst/rxgen/rx/GND_40_o_data[63]_equal_11_o<63>1_6041 ;
  wire N538;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_seq_upper_reg_OR_671_o1_6043 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_seq_upper_reg_OR_671_o2_6044 ;
  wire N540;
  wire N542;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_581_o1_6047 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_581_o2_6048 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_576_o1_6049 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_576_o2_6050 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_583_o1_6051 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_583_o2_6052 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_583_o3_6053 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_578_o1_6054 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_578_o2_6055 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_578_o3_6056 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/deliberate_runt_glue_rst_6057 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/start_given_d1_glue_set_6058 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_57_glue_set_6059 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_58_glue_set_6060 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_59_glue_set ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_60_glue_set_6062 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_62_glue_set_6063 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_63_glue_set_6064 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_61_glue_set_6065 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_48_glue_rst_6066 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_52_glue_set_6067 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_53_glue_set_6068 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_51_glue_set_6069 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_54_glue_set_6070 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_55_glue_set_6071 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_44_glue_set_6072 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_45_glue_set_6073 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_43_glue_set_6074 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_47_glue_set_6075 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_32_glue_rst_6076 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_46_glue_set_6077 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_36_glue_set_6078 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_37_glue_set_6079 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_35_glue_set_6080 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_39_glue_set_6081 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_24_glue_rst_6082 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_38_glue_set_6083 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_27_glue_set_6084 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_28_glue_set_6085 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_29_glue_set_6086 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_31_glue_set_6087 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_16_glue_rst_6088 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_30_glue_set_6089 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_20_glue_set_6090 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_21_glue_set_6091 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_19_glue_set_6092 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_22_glue_set_6093 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_23_glue_set_6094 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_10_glue_set_6095 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_8_glue_rst_6096 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_12_glue_set_6097 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_13_glue_set_6098 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_11_glue_set_6099 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_15_glue_set_6100 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_0_glue_rst_6101 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_14_glue_set_6102 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_2_glue_rst_6103 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_4_glue_set_6104 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_5_glue_set_6105 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_3_glue_set_6106 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_7_glue_set_6107 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_6_glue_set_6108 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_40_glue_rst_6109 ;
  wire \U0/xgmac_inst/txgen/txframer/error_reg_glue_set_6110 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int_glue_set_6111 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_glue_set_6112 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_7_glue_set_6113 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_5_glue_set_6114 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_4_glue_set_6115 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_3_glue_set_6116 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_2_glue_set_6117 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/status_valid_glue_set_6118 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_reg_glue_set_6119 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_7_glue_set_6120 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_6_glue_set_6121 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_5_glue_set_6122 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_4_glue_set_6123 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_3_glue_set_6124 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_2_glue_set_6125 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_1_glue_set_6126 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_0_glue_set_6127 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_glue_set_6128 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_3_glue_set ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_2_glue_set_6130 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_1_glue_set_6131 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_0_glue_set_6132 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_req_reg_glue_set_6133 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_past_glue_set_6134 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_glue_set_6135 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_glue_set_6136 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_reg_glue_set_6137 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/underrun_store_glue_set_6138 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_reg_glue_set_6139 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/flip_int_glue_set_6140 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_stats_update_glue_set_6141 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1_glue_set_6142 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/deferring_q_glue_set_6143 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_glue_set_6144 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_glue_set_6145 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_glue_set_6146 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_1_glue_set_6147 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_0_glue_set_6148 ;
  wire \U0/xgmac_inst/rxgen/synchronise/mux_control_glue_set_6149 ;
  wire \U0/xgmac_inst/rxgen/decode/terminate_control_2_glue_set_6150 ;
  wire \U0/xgmac_inst/rxgen/decode/terminate_control_1_glue_set_6151 ;
  wire \U0/xgmac_inst/rxgen/decode/terminate_control_0_glue_set_6152 ;
  wire \U0/xgmac_inst/rxgen/decode/data_valid_7_glue_set_6153 ;
  wire \U0/xgmac_inst/rxgen/decode/data_valid_6_glue_set_6154 ;
  wire \U0/xgmac_inst/rxgen/decode/data_valid_5_glue_set_6155 ;
  wire \U0/xgmac_inst/rxgen/decode/data_valid_4_glue_set_6156 ;
  wire \U0/xgmac_inst/rxgen/decode/data_valid_3_glue_set_6157 ;
  wire \U0/xgmac_inst/rxgen/decode/data_valid_2_glue_set_6158 ;
  wire \U0/xgmac_inst/rxgen/decode/data_valid_1_glue_set_6159 ;
  wire \U0/xgmac_inst/rxgen/decode/data_valid_0_glue_set_6160 ;
  wire \U0/xgmac_inst/rxgen/decode/exceed_18bytes_glue_set_6161 ;
  wire \U0/xgmac_inst/rxgen/decode/exceed_length_type_glue_set_6162 ;
  wire \U0/xgmac_inst/rxgen/decode/exceed_min_length_glue_set_6163 ;
  wire \U0/xgmac_inst/rxgen/decode/stop_wrap_around_glue_set_6164 ;
  wire \U0/xgmac_inst/rxgen/error_detection/start_errors_6_glue_set_6165 ;
  wire \U0/xgmac_inst/rxgen/error_detection/start_errors_5_glue_set_6166 ;
  wire \U0/xgmac_inst/rxgen/error_detection/start_errors_4_glue_set_6167 ;
  wire \U0/xgmac_inst/rxgen/error_detection/start_errors_3_glue_set_6168 ;
  wire \U0/xgmac_inst/rxgen/error_detection/start_errors_2_glue_set_6169 ;
  wire \U0/xgmac_inst/rxgen/error_detection/start_errors_1_glue_set_6170 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/multicast_match_glue_set_6171 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/broadcast_match_glue_set_6172 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/sm_active_glue_set_6173 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter51_6174 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter41_6175 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter31_6176 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter21_6177 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter151_6178 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter141_6179 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter131_6180 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter121_6181 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter111_6182 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter101_6183 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter91_6184 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<3>_rt_6185 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<13>_rt_6186 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<12>_rt_6187 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<11>_rt_6188 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<10>_rt_6189 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<9>_rt_6190 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<8>_rt_6191 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<7>_rt_6192 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<6>_rt_6193 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<5>_rt_6194 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<4>_rt_6195 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<13>_rt_6196 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<12>_rt_6197 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<11>_rt_6198 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<10>_rt_6199 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<9>_rt_6200 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<8>_rt_6201 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<7>_rt_6202 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<6>_rt_6203 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<5>_rt_6204 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<4>_rt_6205 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<3>_rt_6206 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count51_6207 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count41_6208 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count31_6209 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count23_6210 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count151_6211 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count14 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count13 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count123_6214 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count11 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count101_6216 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<11>_rt_6217 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<10>_rt_6218 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<9>_rt_6219 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<8>_rt_6220 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<7>_rt_6221 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<6>_rt_6222 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<5>_rt_6223 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<4>_rt_6224 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<3>_rt_6225 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<2>_rt_6226 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<1>_rt_6227 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<13>_rt_6228 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<12>_rt_6229 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<11>_rt_6230 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<10>_rt_6231 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<9>_rt_6232 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<8>_rt_6233 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<7>_rt_6234 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<6>_rt_6235 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<5>_rt_6236 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<4>_rt_6237 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<3>_rt_6238 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<10>_rt_6239 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<9>_rt_6240 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<8>_rt_6241 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<7>_rt_6242 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<6>_rt_6243 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<5>_rt_6244 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<4>_rt_6245 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<11>_rt_6246 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<10>_rt_6247 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<9>_rt_6248 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<8>_rt_6249 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<7>_rt_6250 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<6>_rt_6251 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<5>_rt_6252 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<4>_rt_6253 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<3>_rt_6254 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<2>_rt_6255 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<1>_rt_6256 ;
  wire \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<0>_rt_6257 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter61_6258 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<14>_rt_6259 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_xor<14>_rt_6260 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count61_6261 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<12>_rt_6262 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_xor<14>_rt_6263 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_xor<11>_rt_6264 ;
  wire \U0/xgmac_inst/rxgen/decode/Mcount_counter_xor<12>_rt_6265 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/remember_prev_block_underrun_rstpot_6266 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/feed_d1_rstpot_6267 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_rstpot_6268 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_rstpot_6269 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_6_rstpot_6270 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment_rstpot_6271 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip_save_rstpot_6272 ;
  wire \U0/xgmac_inst/rxgen/error_detection/control_len_error_rstpot_6273 ;
  wire \U0/xgmac_inst/rxgen/error_detection/exceed_vlan_frame_rstpot_6274 ;
  wire \U0/xgmac_inst/rxgen/rx/pause_opcode_int_rstpot_6275 ;
  wire \U0/xgmac_inst/rxgen/rx/pause_req_int_rstpot_6276 ;
  wire \U0/xgmac_inst/rxgen/rx/bad_opcode_int_rstpot_6277 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_rstpot_6278 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_rstpot ;
  wire \U0/xgmac_inst/txgen/txframer/crc_insert_out_rstpot_6280 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_rstpot_6281 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_len_reached_rstpot_6282 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_vector_c_rstpot_6283 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_rstpot_6284 ;
  wire \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd2_rstpot_6285 ;
  wire \U0/xgmac_inst/rxgen/decode/full_bytes_ctrl_2_rstpot_6286 ;
  wire \U0/xgmac_inst/rxgen/decode/full_bytes_valid_6_rstpot_6287 ;
  wire \U0/xgmac_inst/rxgen/decode/full_bytes_valid_5_rstpot_6288 ;
  wire \U0/xgmac_inst/rxgen/decode/full_bytes_valid_4_rstpot_6289 ;
  wire \U0/xgmac_inst/rxgen/decode/full_bytes_valid_3_rstpot_6290 ;
  wire \U0/xgmac_inst/rxgen/decode/full_bytes_valid_2_rstpot_6291 ;
  wire \U0/xgmac_inst/rxgen/decode/full_bytes_valid_1_rstpot_6292 ;
  wire \U0/xgmac_inst/rxgen/decode/full_bytes_valid_0_rstpot_6293 ;
  wire \U0/xgmac_inst/rxgen/decode/crc_bytes_valid_2_rstpot_6294 ;
  wire \U0/xgmac_inst/rxgen/decode/crc_bytes_valid_1_rstpot_6295 ;
  wire \U0/xgmac_inst/rxgen/decode/crc_bytes_valid_0_rstpot_6296 ;
  wire \U0/xgmac_inst/rxgen/decode/length_match_rstpot_6297 ;
  wire \U0/xgmac_inst/rxgen/decode/less_than_2bytes_rstpot_6298 ;
  wire \U0/xgmac_inst/rxgen/error_detection/crc_invalid_1_rstpot_6299 ;
  wire \U0/xgmac_inst/rxgen/error_detection/crc_invalid_early_0_rstpot_6300 ;
  wire \U0/xgmac_inst/rxgen/error_detection/bad_crc_rstpot_6301 ;
  wire \U0/xgmac_inst/rxgen/error_detection/bad_frame_rstpot_6302 ;
  wire \U0/xgmac_inst/rxgen/error_detection/good_frame_rstpot_6303 ;
  wire \U0/xgmac_inst/rxgen/error_detection/fcs_error_rstpot_6304 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_inc_1_rstpot_6305 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_rstpot_6306 ;
  wire \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_rstpot_6307 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_56_rstpot_6308 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_49_rstpot_6309 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_50_rstpot_6310 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_41_rstpot_6311 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_42_rstpot_6312 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_33_rstpot_6313 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_34_rstpot_6314 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_26_rstpot_6315 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_25_rstpot_6316 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_17_rstpot_6317 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_18_rstpot_6318 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_9_rstpot_6319 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_10_rstpot_6320 ;
  wire \U0/xgmac_inst/txgen/txframer/d_out_int_1_rstpot_6321 ;
  wire \U0/xgmac_inst/txgen/tx_pause_control_i/count_set_int_rstpot1_6322 ;
  wire \U0/xgmac_inst/txgen/decode_frame/multicast_rstpot1_6323 ;
  wire \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/error_reg_rstpot1_6324 ;
  wire \U0/xgmac_inst/rxgen/decode/padding_rstpot1_6325 ;
  wire \U0/xgmac_inst/rxgen/decode/dest_add_0_rstpot1_6326 ;
  wire N550;
  wire N552;
  wire N554;
  wire N559;
  wire N560;
  wire N562;
  wire N564;
  wire N565;
  wire N567;
  wire N568;
  wire N570;
  wire N572;
  wire N576;
  wire N580;
  wire N583;
  wire N585;
  wire N586;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_rstpot_lut_6344 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<7>_l1 ;
  wire \U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_rstpot_lut1_6346 ;
  wire N588;
  wire N590;
  wire N592;
  wire N594;
  wire N596;
  wire N598;
  wire N599;
  wire N601;
  wire N603;
  wire N604;
  wire N605;
  wire N606;
  wire N607;
  wire N608;
  wire N613;
  wire N617;
  wire N619;
  wire N621;
  wire N623;
  wire N625;
  wire N627;
  wire N629;
  wire N631;
  wire N633;
  wire N635;
  wire N637;
  wire N639;
  wire N641;
  wire N643;
  wire N645;
  wire N647;
  wire N649;
  wire N651;
  wire N653;
  wire N655;
  wire N657;
  wire N659;
  wire N661;
  wire N663;
  wire N665;
  wire N667;
  wire N669;
  wire N671;
  wire N673;
  wire N677;
  wire N678;
  wire N679;
  wire N680;
  wire N681;
  wire N682;
  wire N683;
  wire N684;
  wire N685;
  wire N686;
  wire N687;
  wire N688;
  wire N689;
  wire N690;
  wire N691;
  wire N692;
  wire N693;
  wire N694;
  wire N695;
  wire N696;
  wire N697;
  wire N698;
  wire N699;
  wire N701;
  wire N702;
  wire N703;
  wire N704;
  wire \U0/xgmac_inst/rxgen/error_detection/Mshreg_crc_delay_srl16_4_6418 ;
  wire \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mshreg_last_data_delay_7_6419 ;
  wire \NLW_U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/start_delay_i_Q_UNCONNECTED ;
  wire \NLW_U0/xgmac_inst/rxgen/error_detection/Mshreg_crc_delay_srl16_4_Q15_UNCONNECTED ;
  wire \NLW_U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mshreg_last_data_delay_7_Q15_UNCONNECTED ;
  wire \NLW_U0/xgmac_inst/rxgen/error_detection/Mshreg_start_delay_srl16_4_Q15_UNCONNECTED ;
  wire [6 : 6] \NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg ;
  wire [63 : 0] \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep ;
  wire [3 : 0] \U0/xgmac_inst/rxgen/decode/number_of_bytes ;
  wire [14 : 0] \U0/xgmac_inst/rxgen/decode/statistics_length ;
  wire [63 : 0] \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out ;
  wire [7 : 0] \U0/xgmac_inst/rsgen/transmit_link_fail/txc_out ;
  wire [15 : 0] \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx ;
  wire [7 : 0] \U0/xgmac_inst/txgen/startalignment/c_out ;
  wire [63 : 0] \U0/xgmac_inst/txgen/startalignment/d_out ;
  wire [63 : 0] \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out ;
  wire [2 : 0] \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out ;
  wire [31 : 0] \U0/xgmac_inst/txgen/crc_pipeline_inst/crc ;
  wire [14 : 0] \U0/xgmac_inst/txgen/mtu_size_frame ;
  wire [2 : 0] \U0/xgmac_inst/txgen/pos ;
  wire [7 : 0] \U0/xgmac_inst/txgen/is_terminate ;
  wire [7 : 0] \U0/xgmac_inst/txgen/is_pad ;
  wire [7 : 0] \U0/xgmac_inst/txgen/is_data ;
  wire [0 : 0] \U0/xgmac_inst/txgen/is_pause ;
  wire [1 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count ;
  wire [7 : 0] \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out ;
  wire [14 : 0] \U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg ;
  wire [2 : 0] \U0/xgmac_inst/txgen/txframer/crc_pos_out ;
  wire [55 : 0] \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg ;
  wire [7 : 0] \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay ;
  wire [7 : 0] \U0/xgmac_inst/txgen/tx_data_valid ;
  wire [63 : 0] \U0/xgmac_inst/txgen/tx_data ;
  wire [3 : 2] \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_bytes ;
  wire [14 : 3] \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter ;
  wire [14 : 3] \U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT ;
  wire [63 : 0] \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref ;
  wire [14 : 0] \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter ;
  wire [7 : 0] \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1 ;
  wire [63 : 0] \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 ;
  wire [2 : 0] \U0/xgmac_inst/txgen/txframer/crc_pos_d1 ;
  wire [2 : 0] \U0/xgmac_inst/txgen/txframer/crc_data_reg ;
  wire [63 : 0] \U0/xgmac_inst/txgen/txframer/d_in_d2 ;
  wire [63 : 0] \U0/xgmac_inst/txgen/txframer/d_in_d1 ;
  wire [7 : 0] \U0/xgmac_inst/txgen/txframer/is_pad_d1 ;
  wire [7 : 0] \U0/xgmac_inst/txgen/txframer/is_terminate_d1 ;
  wire [7 : 0] \U0/xgmac_inst/txgen/txframer/is_data_d1 ;
  wire [7 : 7] \U0/xgmac_inst/txgen/txframer/is_pause_d1 ;
  wire [2 : 0] \U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 ;
  wire [15 : 0] \U0/xgmac_inst/txgen/txframer/pause_value_held ;
  wire [47 : 0] \U0/xgmac_inst/txgen/txframer/pause_source_held ;
  wire [2 : 0] \U0/xgmac_inst/txgen/tx_pause_control_i/pause_quanta ;
  wire [15 : 0] \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut ;
  wire [14 : 0] \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy ;
  wire [2 : 0] \U0/xgmac_inst/txgen/tx_pause_control_i/Result ;
  wire [15 : 0] \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count ;
  wire [15 : 0] \U0/xgmac_inst/txgen/decode_frame/len_type ;
  wire [47 : 0] \U0/xgmac_inst/txgen/decode_frame/dst_addr ;
  wire [2 : 0] \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_int ;
  wire [7 : 0] \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_int ;
  wire [63 : 0] \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int ;
  wire [31 : 0] \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 ;
  wire [31 : 0] \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 ;
  wire [6 : 0] \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg ;
  wire [7 : 0] \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg ;
  wire [55 : 0] \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data ;
  wire [31 : 8] \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 ;
  wire [2 : 0] \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 ;
  wire [63 : 32] \U0/xgmac_inst/txgen/startalignment/d_d1 ;
  wire [7 : 4] \U0/xgmac_inst/txgen/startalignment/c_d1 ;
  wire [7 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg ;
  wire [11 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy ;
  wire [0 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_lut ;
  wire [11 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut ;
  wire [10 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy ;
  wire [12 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result ;
  wire [2 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes ;
  wire [2 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned ;
  wire [4 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_mux_218_OUT ;
  wire [12 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count ;
  wire [11 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count ;
  wire [3 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count ;
  wire [4 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/reg_next_terminate ;
  wire [7 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int ;
  wire [3 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg ;
  wire [2 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_d ;
  wire [2 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset ;
  wire [8 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut ;
  wire [7 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy ;
  wire [2 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Result ;
  wire [8 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count ;
  wire [3 : 3] \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof ;
  wire [8 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init ;
  wire [10 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy ;
  wire [3 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut ;
  wire [8 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value ;
  wire [1 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_value ;
  wire [1 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_value ;
  wire [1 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value ;
  wire [10 : 0] \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/rxc_sync_reg1 ;
  wire [63 : 0] \U0/xgmac_inst/rxgen/rxd_sync_reg1 ;
  wire [63 : 0] \U0/xgmac_inst/rxgen/data ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/data_valid ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/rx_data_valid_int ;
  wire [63 : 0] \U0/xgmac_inst/rxgen/rx_data_int ;
  wire [63 : 0] \U0/xgmac_inst/rxgen/rxd_sync_reg3 ;
  wire [63 : 0] \U0/xgmac_inst/rxgen/rxd_sync_reg2 ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/data_valid_srl16 ;
  wire [63 : 0] \U0/xgmac_inst/rxgen/data_srl16 ;
  wire [15 : 0] \U0/xgmac_inst/rxgen/rx/pause_value ;
  wire [31 : 0] \U0/xgmac_inst/rxgen/calculate_crc/reg1 ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/decode/rx_errors_stage2 ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/decode/terminate_flags ;
  wire [12 : 3] \U0/xgmac_inst/rxgen/decode/counter ;
  wire [63 : 0] \U0/xgmac_inst/rxgen/decode/crc_data ;
  wire [15 : 0] \U0/xgmac_inst/rxgen/decode/length ;
  wire [47 : 0] \U0/xgmac_inst/rxgen/decode/dest_add ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/decode/data_valid ;
  wire [14 : 0] \U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg ;
  wire [47 : 0] \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/synchronise/rxc_out ;
  wire [63 : 0] \U0/xgmac_inst/rxgen/synchronise/rxd_out ;
  wire [7 : 4] \U0/xgmac_inst/rxgen/synchronise/rxc_reg3 ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/synchronise/rxc_reg2 ;
  wire [63 : 32] \U0/xgmac_inst/rxgen/synchronise/rxd_reg3 ;
  wire [63 : 0] \U0/xgmac_inst/rxgen/synchronise/rxd_reg2 ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/synchronise/rxc_reg1 ;
  wire [63 : 0] \U0/xgmac_inst/rxgen/synchronise/rxd_reg1 ;
  wire [11 : 0] \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy ;
  wire [0 : 0] \U0/xgmac_inst/rxgen/decode/Mcount_counter_lut ;
  wire [12 : 0] \U0/xgmac_inst/rxgen/decode/Result ;
  wire [2 : 1] \U0/xgmac_inst/rxgen/decode/GND_36_o_GND_36_o_mux_66_OUT ;
  wire [14 : 3] \U0/xgmac_inst/rxgen/decode/counter_reg ;
  wire [2 : 0] \U0/xgmac_inst/rxgen/decode/terminate_control ;
  wire [2 : 0] \U0/xgmac_inst/rxgen/decode/crc_bytes_ctrl ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/decode/data_bytes_valid ;
  wire [6 : 0] \U0/xgmac_inst/rxgen/decode/data_bytes_ctrl ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/decode/full_bytes_valid ;
  wire [6 : 0] \U0/xgmac_inst/rxgen/decode/full_bytes_ctrl ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/decode/crc_bytes_valid ;
  wire [14 : 0] \U0/xgmac_inst/rxgen/decode/stats_length ;
  wire [2 : 0] \U0/xgmac_inst/rxgen/decode/term_control_reg ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/decode/error_code_reg ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/decode/rx_errors_stage1 ;
  wire [14 : 0] \U0/xgmac_inst/rxgen/decode/stats_length_srl16 ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy ;
  wire [6 : 0] \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut ;
  wire [3 : 0] \U0/xgmac_inst/rxgen/error_detection/last_bytes ;
  wire [5 : 0] \U0/xgmac_inst/rxgen/error_detection/GND_38_o_frame_start_mux_43_OUT ;
  wire [7 : 1] \U0/xgmac_inst/rxgen/error_detection/GND_38_o_GND_38_o_mux_28_OUT ;
  wire [4 : 4] \U0/xgmac_inst/rxgen/error_detection/start_delay_srl16 ;
  wire [4 : 4] \U0/xgmac_inst/rxgen/error_detection/crc_delay_srl16 ;
  wire [6 : 1] \U0/xgmac_inst/rxgen/error_detection/start_errors ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/error_detection/crc_invalid ;
  wire [7 : 1] \U0/xgmac_inst/rxgen/error_detection/terminate_reg5 ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/error_detection/terminate_reg1 ;
  wire [7 : 1] \U0/xgmac_inst/rxgen/error_detection/terminate_reg4 ;
  wire [7 : 0] \U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2 ;
  wire [1 : 0] \U0/xgmac_inst/rxgen/rx/data_count ;
  wire [1 : 0] \U0/xgmac_inst/rsgen/detect_link_fail/Maccum_seq_cnt_lut ;
  wire [6 : 0] \U0/xgmac_inst/rsgen/detect_link_fail/col_cnt ;
  wire [2 : 1] \U0/xgmac_inst/rsgen/detect_link_fail/Result ;
  wire [0 : 0] \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_mux_35_OUT ;
  wire [2 : 0] \U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt ;
  wire [1 : 0] \U0/xgmac_inst/rsgen/detect_link_fail/last_seq_type ;
  wire [1 : 0] \U0/xgmac_inst/rsgen/detect_link_fail/seq_type ;
  wire [1 : 0] \U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper ;
  wire [1 : 0] \U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_inc ;
  wire [1 : 0] \U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_rst_val ;
  wire [1 : 0] \U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_reg ;
  wire [1 : 0] \U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper_reg ;
  wire [1 : 0] \U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower ;
  assign
    \U0/xgmac_inst/rsgen/rs_disable_sync/d  = rx_configuration_vector[10],
    tx_statistics_vector[25] = \NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_vector_c ,
    tx_statistics_vector[20] = \NlwRenamedSig_OI_U0/xgmac_inst/txgen/decode_frame/frame_is_vlan ,
    tx_statistics_vector[19] = \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[14] ,
    tx_statistics_vector[18] = \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[13] ,
    tx_statistics_vector[17] = \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[12] ,
    tx_statistics_vector[16] = \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[11] ,
    tx_statistics_vector[15] = \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[10] ,
    tx_statistics_vector[14] = \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[9] ,
    tx_statistics_vector[13] = \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[8] ,
    tx_statistics_vector[12] = \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[7] ,
    tx_statistics_vector[11] = \NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg [6],
    tx_statistics_vector[10] = \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[5] ,
    tx_statistics_vector[9] = \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[4] ,
    tx_statistics_vector[8] = \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[3] ,
    tx_statistics_vector[7] = \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[2] ,
    tx_statistics_vector[6] = \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[1] ,
    tx_statistics_vector[5] = \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[0] ,
    tx_statistics_vector[4] = \U0/xgmac_inst/txgen/decode_frame/frame_is_ctrl_346 ,
    tx_statistics_vector[3] = \NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/underrun_store ,
    tx_statistics_vector[2] = \NlwRenamedSig_OI_U0/xgmac_inst/txgen/decode_frame/multicast ,
    tx_statistics_vector[1] = \U0/xgmac_inst/txgen/decode_frame/broadcast_349 ,
    tx_statistics_vector[0] = \NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/status_valid ,
    rx_axis_tdata[63] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [63],
    rx_axis_tdata[62] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [62],
    rx_axis_tdata[61] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [61],
    rx_axis_tdata[60] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [60],
    rx_axis_tdata[59] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [59],
    rx_axis_tdata[58] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [58],
    rx_axis_tdata[57] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [57],
    rx_axis_tdata[56] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [56],
    rx_axis_tdata[55] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [55],
    rx_axis_tdata[54] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [54],
    rx_axis_tdata[53] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [53],
    rx_axis_tdata[52] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [52],
    rx_axis_tdata[51] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [51],
    rx_axis_tdata[50] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [50],
    rx_axis_tdata[49] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [49],
    rx_axis_tdata[48] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [48],
    rx_axis_tdata[47] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [47],
    rx_axis_tdata[46] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [46],
    rx_axis_tdata[45] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [45],
    rx_axis_tdata[44] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [44],
    rx_axis_tdata[43] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [43],
    rx_axis_tdata[42] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [42],
    rx_axis_tdata[41] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [41],
    rx_axis_tdata[40] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [40],
    rx_axis_tdata[39] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [39],
    rx_axis_tdata[38] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [38],
    rx_axis_tdata[37] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [37],
    rx_axis_tdata[36] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [36],
    rx_axis_tdata[35] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [35],
    rx_axis_tdata[34] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [34],
    rx_axis_tdata[33] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [33],
    rx_axis_tdata[32] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [32],
    rx_axis_tdata[31] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [31],
    rx_axis_tdata[30] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [30],
    rx_axis_tdata[29] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [29],
    rx_axis_tdata[28] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [28],
    rx_axis_tdata[27] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [27],
    rx_axis_tdata[26] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [26],
    rx_axis_tdata[25] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [25],
    rx_axis_tdata[24] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [24],
    rx_axis_tdata[23] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [23],
    rx_axis_tdata[22] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [22],
    rx_axis_tdata[21] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [21],
    rx_axis_tdata[20] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [20],
    rx_axis_tdata[19] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [19],
    rx_axis_tdata[18] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [18],
    rx_axis_tdata[17] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [17],
    rx_axis_tdata[16] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [16],
    rx_axis_tdata[15] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [15],
    rx_axis_tdata[14] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [14],
    rx_axis_tdata[13] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [13],
    rx_axis_tdata[12] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [12],
    rx_axis_tdata[11] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [11],
    rx_axis_tdata[10] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [10],
    rx_axis_tdata[9] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [9],
    rx_axis_tdata[8] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [8],
    rx_axis_tdata[7] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [7],
    rx_axis_tdata[6] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [6],
    rx_axis_tdata[5] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [5],
    rx_axis_tdata[4] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [4],
    rx_axis_tdata[3] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [3],
    rx_axis_tdata[2] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [2],
    rx_axis_tdata[1] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [1],
    rx_axis_tdata[0] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [0],
    rx_axis_tkeep[7] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep [7],
    rx_axis_tkeep[6] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep [6],
    rx_axis_tkeep[5] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep [5],
    rx_axis_tkeep[4] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep [4],
    rx_axis_tkeep[3] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep [3],
    rx_axis_tkeep[2] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep [2],
    rx_axis_tkeep[1] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep [1],
    rx_axis_tkeep[0] = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep [0],
    rx_statistics_vector[29] = \NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/frame_len_error_stats ,
    rx_statistics_vector[26] = \U0/xgmac_inst/rxgen/decode/number_of_bytes [3],
    rx_statistics_vector[25] = \U0/xgmac_inst/rxgen/decode/number_of_bytes [2],
    rx_statistics_vector[24] = \U0/xgmac_inst/rxgen/decode/number_of_bytes [1],
    rx_statistics_vector[23] = \U0/xgmac_inst/rxgen/decode/number_of_bytes [0],
    rx_statistics_vector[22] = \NlwRenamedSig_OI_U0/xgmac_inst/rxgen/vlan_frame_srl16 ,
    rx_statistics_vector[21] = \NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/max_length_error ,
    rx_statistics_vector[20] = \NlwRenamedSig_OI_U0/xgmac_inst/rxgen/pause_frame_srl16 ,
    rx_statistics_vector[19] = \U0/xgmac_inst/rxgen/decode/statistics_length [14],
    rx_statistics_vector[18] = \U0/xgmac_inst/rxgen/decode/statistics_length [13],
    rx_statistics_vector[17] = \U0/xgmac_inst/rxgen/decode/statistics_length [12],
    rx_statistics_vector[16] = \U0/xgmac_inst/rxgen/decode/statistics_length [11],
    rx_statistics_vector[15] = \U0/xgmac_inst/rxgen/decode/statistics_length [10],
    rx_statistics_vector[14] = \U0/xgmac_inst/rxgen/decode/statistics_length [9],
    rx_statistics_vector[13] = \U0/xgmac_inst/rxgen/decode/statistics_length [8],
    rx_statistics_vector[12] = \U0/xgmac_inst/rxgen/decode/statistics_length [7],
    rx_statistics_vector[11] = \U0/xgmac_inst/rxgen/decode/statistics_length [6],
    rx_statistics_vector[10] = \U0/xgmac_inst/rxgen/decode/statistics_length [5],
    rx_statistics_vector[9] = \U0/xgmac_inst/rxgen/decode/statistics_length [4],
    rx_statistics_vector[8] = \U0/xgmac_inst/rxgen/decode/statistics_length [3],
    rx_statistics_vector[7] = \U0/xgmac_inst/rxgen/decode/statistics_length [2],
    rx_statistics_vector[6] = \U0/xgmac_inst/rxgen/decode/statistics_length [1],
    rx_statistics_vector[5] = \U0/xgmac_inst/rxgen/decode/statistics_length [0],
    rx_statistics_vector[4] = \U0/xgmac_inst/rxgen/multicast_frame_srl16_448 ,
    rx_statistics_vector[3] = \U0/xgmac_inst/rxgen/broadcast_frame_srl16_449 ,
    rx_statistics_vector[1] = \NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ,
    rx_statistics_vector[0] = \NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ,
    status_vector[1] = \NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ,
    status_vector[0] = \NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ,
    xgmii_txd[63] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [63],
    xgmii_txd[62] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [62],
    xgmii_txd[61] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [61],
    xgmii_txd[60] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [60],
    xgmii_txd[59] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [59],
    xgmii_txd[58] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [58],
    xgmii_txd[57] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [57],
    xgmii_txd[56] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [56],
    xgmii_txd[55] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [55],
    xgmii_txd[54] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [54],
    xgmii_txd[53] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [53],
    xgmii_txd[52] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [52],
    xgmii_txd[51] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [51],
    xgmii_txd[50] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [50],
    xgmii_txd[49] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [49],
    xgmii_txd[48] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [48],
    xgmii_txd[47] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [47],
    xgmii_txd[46] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [46],
    xgmii_txd[45] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [45],
    xgmii_txd[44] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [44],
    xgmii_txd[43] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [43],
    xgmii_txd[42] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [42],
    xgmii_txd[41] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [41],
    xgmii_txd[40] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [40],
    xgmii_txd[39] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [39],
    xgmii_txd[38] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [38],
    xgmii_txd[37] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [37],
    xgmii_txd[36] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [36],
    xgmii_txd[35] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [35],
    xgmii_txd[34] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [34],
    xgmii_txd[33] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [33],
    xgmii_txd[32] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [32],
    xgmii_txd[31] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [31],
    xgmii_txd[30] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [30],
    xgmii_txd[29] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [29],
    xgmii_txd[28] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [28],
    xgmii_txd[27] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [27],
    xgmii_txd[26] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [26],
    xgmii_txd[25] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [25],
    xgmii_txd[24] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [24],
    xgmii_txd[23] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [23],
    xgmii_txd[22] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [22],
    xgmii_txd[21] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [21],
    xgmii_txd[20] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [20],
    xgmii_txd[19] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [19],
    xgmii_txd[18] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [18],
    xgmii_txd[17] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [17],
    xgmii_txd[16] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [16],
    xgmii_txd[15] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [15],
    xgmii_txd[14] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [14],
    xgmii_txd[13] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [13],
    xgmii_txd[12] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [12],
    xgmii_txd[11] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [11],
    xgmii_txd[10] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [10],
    xgmii_txd[9] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [9],
    xgmii_txd[8] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [8],
    xgmii_txd[7] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [7],
    xgmii_txd[6] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [6],
    xgmii_txd[5] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [5],
    xgmii_txd[4] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [4],
    xgmii_txd[3] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [3],
    xgmii_txd[2] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [2],
    xgmii_txd[1] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [1],
    xgmii_txd[0] = \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [0],
    xgmii_txc[7] = \U0/xgmac_inst/rsgen/transmit_link_fail/txc_out [7],
    xgmii_txc[6] = \U0/xgmac_inst/rsgen/transmit_link_fail/txc_out [6],
    xgmii_txc[5] = \U0/xgmac_inst/rsgen/transmit_link_fail/txc_out [5],
    xgmii_txc[4] = \U0/xgmac_inst/rsgen/transmit_link_fail/txc_out [4],
    xgmii_txc[3] = \U0/xgmac_inst/rsgen/transmit_link_fail/txc_out [3],
    xgmii_txc[2] = \U0/xgmac_inst/rsgen/transmit_link_fail/txc_out [2],
    xgmii_txc[1] = \U0/xgmac_inst/rsgen/transmit_link_fail/txc_out [1],
    xgmii_txc[0] = \U0/xgmac_inst/rsgen/transmit_link_fail/txc_out [0],
    tx_axis_tready = \NlwRenamedSig_OI_U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_tready ,
    tx_statistics_valid = \NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/status_valid ,
    rx_axis_tvalid = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tvalid_528 ,
    rx_axis_tuser = \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tuser_529 ,
    rx_statistics_valid = \NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/reset_errors ;
  VCC   XST_VCC (
    .P(N0)
  );
  GND   XST_GND (
    .G(N1)
  );
  FDP   \U0/xgmac_inst/sync_tx_reset_i/r1  (
    .C(tx_clk0),
    .D(N1),
    .PRE(\U0/xgmac_inst/int_tx_rst_asynch ),
    .Q(\U0/xgmac_inst/sync_tx_reset_i/r1_536 )
  );
  FDP   \U0/xgmac_inst/sync_tx_reset_i/r2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/sync_tx_reset_i/r1_536 ),
    .PRE(\U0/xgmac_inst/int_tx_rst_asynch ),
    .Q(\U0/xgmac_inst/sync_tx_reset_i/r2_534 )
  );
  FDP   \U0/xgmac_inst/sync_tx_reset_i/r3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/sync_tx_reset_i/r2_534 ),
    .PRE(\U0/xgmac_inst/int_tx_rst_asynch ),
    .Q(\U0/xgmac_inst/sync_tx_reset_i/r3_535 )
  );
  FDP   \U0/xgmac_inst/sync_tx_reset_i/reset_out  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/sync_tx_reset_i/r3_535 ),
    .PRE(\U0/xgmac_inst/int_tx_rst_asynch ),
    .Q(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 )
  );
  FDP   \U0/xgmac_inst/sync_rx_reset_i/r1  (
    .C(rx_clk0),
    .D(N1),
    .PRE(\U0/xgmac_inst/int_rx_rst_asynch ),
    .Q(\U0/xgmac_inst/sync_rx_reset_i/r1_539 )
  );
  FDP   \U0/xgmac_inst/sync_rx_reset_i/r2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/sync_rx_reset_i/r1_539 ),
    .PRE(\U0/xgmac_inst/int_rx_rst_asynch ),
    .Q(\U0/xgmac_inst/sync_rx_reset_i/r2_537 )
  );
  FDP   \U0/xgmac_inst/sync_rx_reset_i/r3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/sync_rx_reset_i/r2_537 ),
    .PRE(\U0/xgmac_inst/int_rx_rst_asynch ),
    .Q(\U0/xgmac_inst/sync_rx_reset_i/r3_538 )
  );
  FDP   \U0/xgmac_inst/sync_rx_reset_i/reset_out  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/sync_rx_reset_i/r3_538 ),
    .PRE(\U0/xgmac_inst/int_rx_rst_asynch ),
    .Q(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rsgen/rs_disable_sync/d_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/rs_disable_sync/d ),
    .Q(\U0/xgmac_inst/rsgen/rs_disable_sync/d_1_540 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rsgen/rs_disable_sync/q  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/rs_disable_sync/d_1_540 ),
    .Q(\U0/xgmac_inst/rsgen/rs_disable_sync/q_545 )
  );
  FDR   \U0/xgmac_inst/rsgen/remote_failure_d1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/remote_failure_542 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/rsgen/remote_failure_d1_543 )
  );
  FDR   \U0/xgmac_inst/rsgen/local_failure_d1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/local_failure_541 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/rsgen/local_failure_d1_544 )
  );
  FDR   \U0/xgmac_inst/rsgen/local_fail_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/local_failure_d1_544 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg )
  );
  FDR   \U0/xgmac_inst/rsgen/remote_fail_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/remote_failure_d1_543 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg )
  );
  FDRE   \U0/xgmac_inst/txgen/mtu_size_frame_14  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [14]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/mtu_size_frame [14])
  );
  FDRE   \U0/xgmac_inst/txgen/mtu_size_frame_13  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [13]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/mtu_size_frame [13])
  );
  FDRE   \U0/xgmac_inst/txgen/mtu_size_frame_12  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [12]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/mtu_size_frame [12])
  );
  FDRE   \U0/xgmac_inst/txgen/mtu_size_frame_11  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [11]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/mtu_size_frame [11])
  );
  FDRE   \U0/xgmac_inst/txgen/mtu_size_frame_10  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [10]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/mtu_size_frame [10])
  );
  FDRE   \U0/xgmac_inst/txgen/mtu_size_frame_9  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [9]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/mtu_size_frame [9])
  );
  FDRE   \U0/xgmac_inst/txgen/mtu_size_frame_8  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [8]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/mtu_size_frame [8])
  );
  FDRE   \U0/xgmac_inst/txgen/mtu_size_frame_7  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [7]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/mtu_size_frame [7])
  );
  FDRE   \U0/xgmac_inst/txgen/mtu_size_frame_6  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [6]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/mtu_size_frame [6])
  );
  FDRE   \U0/xgmac_inst/txgen/mtu_size_frame_5  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [5]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/mtu_size_frame [5])
  );
  FDRE   \U0/xgmac_inst/txgen/mtu_size_frame_4  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [4]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/mtu_size_frame [4])
  );
  FDRE   \U0/xgmac_inst/txgen/mtu_size_frame_3  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [3]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/mtu_size_frame [3])
  );
  FDRE   \U0/xgmac_inst/txgen/mtu_size_frame_2  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [2]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/mtu_size_frame [2])
  );
  FDRE   \U0/xgmac_inst/txgen/mtu_size_frame_1  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/mtu_size_frame [1])
  );
  FDRE   \U0/xgmac_inst/txgen/mtu_size_frame_0  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/mtu_size_frame [0])
  );
  FDRE   \U0/xgmac_inst/txgen/vlan_en_frame  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_vlan_869 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/vlan_en_frame_743 )
  );
  FDRE   \U0/xgmac_inst/txgen/crc_mode_frame  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_crc_mode_871 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_mode_frame_742 )
  );
  FDRE   \U0/xgmac_inst/txgen/mtu_en_frame  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_enable_864 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/mtu_en_frame_759 )
  );
  FDRE   \U0/xgmac_inst/txgen/jumbo_en_frame  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_jumbo_en_872 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/jumbo_en_frame_760 )
  );
  FDRE   \U0/xgmac_inst/txgen/ifg_dic_frame  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_dic_867 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/ifg_dic_frame_761 )
  );
  FDRE   \U0/xgmac_inst/txgen/ifs_mode_frame  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/data_ack_int ),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_ifs_mode_873 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/ifs_mode_frame_762 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<7>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<6>_1120 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi7_1119 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<7>_1118 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<7>_1117 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<7>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<14> ),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [14]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<7>_1118 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<6>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<5>_1123 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi6_1122 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<6>_1121 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<6>_1120 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<6>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<12> ),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [12]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<13> ),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [13]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<6>_1121 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<5>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<4>_1126 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi5_1125 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<5>_1124 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<5>_1123 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<5>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<10> ),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [10]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<11> ),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [11]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<5>_1124 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<4>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<3>_1129 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi4_1128 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<4>_1127 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<4>_1126 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<4>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<8> ),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [8]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<9> ),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [9]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<4>_1127 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<3>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<2>_1132 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi3_1131 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<3>_1130 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<3>_1129 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<3>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<6> ),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [6]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<7> ),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [7]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<3>_1130 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<2>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<1>_1135 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi2_1134 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<2>_1133 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<2>_1132 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<2>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<4> ),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [4]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<5> ),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [5]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<2>_1133 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<1>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<0>_1138 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi1_1137 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<1>_1136 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<1>_1135 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<1>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<2> ),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [2]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<3> ),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [3]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<1>_1136 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<0>  (
    .CI(N1),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi_1140 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<0>_1139 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<0>_1138 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<0>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [0]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [0]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [1]),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [1]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lut<0>_1139 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_xor<14>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<13>_1141 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter61_6258 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<14> )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_xor<13>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<12>_1142 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter51_6174 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<13> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<13>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<12>_1142 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter51_6174 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<13>_1141 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_xor<12>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<11>_1143 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter41_6175 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<12> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<12>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<11>_1143 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter41_6175 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<12>_1142 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_xor<11>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<10>_1144 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter31_6176 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<11> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<11>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<10>_1144 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter31_6176 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<11>_1143 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_xor<10>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<9>_1145 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter21_6177 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<10> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<10>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<9>_1145 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter21_6177 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<10>_1144 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_xor<9>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<8>_1146 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter151_6178 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<9> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<9>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<8>_1146 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter151_6178 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<9>_1145 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_xor<8>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<7>_1147 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter141_6179 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<8> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<8>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<7>_1147 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter141_6179 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<8>_1146 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_xor<7>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<6>_1148 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter131_6180 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<7> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<7>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<6>_1148 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter131_6180 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<7>_1147 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_xor<6>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<5>_1149 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter121_6181 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<6> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<6>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<5>_1149 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter121_6181 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<6>_1148 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_xor<5>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<4>_1150 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter111_6182 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<5> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<5>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<4>_1150 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter111_6182 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<5>_1149 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_xor<4>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<3>_1151 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter101_6183 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<4> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<4>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<3>_1151 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter101_6183 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<4>_1150 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_xor<3>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<2>_1152 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter91_6184 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<3> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<3>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<2>_1152 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter91_6184 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<3>_1151 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_xor<2>  (
    .CI(N1),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_lut<2> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<2> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<2>  (
    .CI(N1),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_lut<2> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_cy<2>_1152 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<7>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<6>_1157 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi7_1156 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<7>_1155 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<7>_1154 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<7>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [14]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [14]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<7>_1155 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi7  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [14]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [14]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi7_1156 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<6>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<5>_1160 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi6_1159 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<6>_1158 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<6>_1157 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<6>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [12]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [12]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [13]),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [13]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<6>_1158 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi6  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [13]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [12]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [12]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [13]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi6_1159 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<5>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<4>_1163 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi5_1162 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<5>_1161 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<5>_1160 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<5>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [10]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [10]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [11]),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [11]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<5>_1161 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi5  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [11]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [10]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [10]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [11]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi5_1162 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<4>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<3>_1166 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi4_1165 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<4>_1164 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<4>_1163 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<4>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [8]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [8]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [9]),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [9]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<4>_1164 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi4  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [9]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [8]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [8]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [9]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi4_1165 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<3>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<2>_1169 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi3_1168 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<3>_1167 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<3>_1166 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<3>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [6]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [6]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [7]),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [7]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<3>_1167 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi3  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [7]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [6]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [6]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [7]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi3_1168 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<2>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<1>_1172 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi2_1171 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<2>_1170 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<2>_1169 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<2>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [4]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [4]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [5]),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [5]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<2>_1170 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi2  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [5]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [4]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [4]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [5]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi2_1171 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<1>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<0>_1175 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi1_1174 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<1>_1173 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<1>_1172 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<1>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [2]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [2]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [3]),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [3]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<1>_1173 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi1  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [3]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [2]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [2]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [3]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi1_1174 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<0>  (
    .CI(N0),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi_1177 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<0>_1176 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<0>_1175 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<0>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [0]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [0]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [1]),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [1]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lut<0>_1176 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [1]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [0]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [0]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [1]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_lutdi_1177 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<7>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<6>_1181 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi7_1180 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<7>_1179 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<7>_1178 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<7>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<14> ),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [14]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<7>_1179 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi7  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [14]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<14> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi7_1180 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<6>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<5>_1184 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi6_1183 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<6>_1182 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<6>_1181 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<6>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<12> ),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [12]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<13> ),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [13]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<6>_1182 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi6  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [13]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [12]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<12> ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<13> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi6_1183 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<5>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<4>_1187 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi5_1186 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<5>_1185 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<5>_1184 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<5>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<10> ),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [10]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<11> ),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [11]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<5>_1185 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi5  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [11]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [10]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<10> ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<11> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi5_1186 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<4>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<3>_1190 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi4_1189 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<4>_1188 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<4>_1187 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<4>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<8> ),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [8]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<9> ),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [9]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<4>_1188 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi4  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [9]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [8]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<8> ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<9> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi4_1189 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<3>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<2>_1193 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi3_1192 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<3>_1191 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<3>_1190 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<3>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<6> ),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [6]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<7> ),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [7]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<3>_1191 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi3  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [7]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [6]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<6> ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<7> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi3_1192 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<2>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<1>_1196 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi2_1195 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<2>_1194 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<2>_1193 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<2>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<4> ),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [4]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<5> ),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [5]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<2>_1194 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi2  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [5]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [4]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<4> ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<5> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi2_1195 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<1>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<0>_1199 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi1_1198 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<1>_1197 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<1>_1196 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<1>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<2> ),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [2]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<3> ),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [3]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<1>_1197 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi1  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [3]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [2]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<2> ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<3> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi1_1198 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<0>  (
    .CI(N0),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi_1201 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<0>_1200 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<0>_1199 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<0>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [0]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [0]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [1]),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [1]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lut<0>_1200 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [1]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [0]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [0]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [1]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_lutdi_1201 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_xor<14>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<13>_1203 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<14> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [14])
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_xor<13>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<12>_1205 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<13> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [13])
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<13>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<12>_1205 ),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<13> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<13>_1203 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_xor<12>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<11>_1207 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<12> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [12])
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<12>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<11>_1207 ),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<12> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<12>_1205 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_xor<11>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<10>_1209 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<11> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [11])
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<11>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<10>_1209 ),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<11> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<11>_1207 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_xor<10>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<9>_1211 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<10> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [10])
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<10>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<9>_1211 ),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<10> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<10>_1209 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_xor<9>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<8>_1213 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<9> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [9])
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<9>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<8>_1213 ),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<9> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<9>_1211 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_xor<8>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<7>_1215 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<8> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [8])
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<8>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<7>_1215 ),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<8> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<8>_1213 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_xor<7>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<6>_1217 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<7> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [7])
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<7>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<6>_1217 ),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<7> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<7>_1215 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_xor<6>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<5>_1219 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<6> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [6])
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<6>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<5>_1219 ),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<6> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<6>_1217 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_xor<5>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<4>_1221 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<5> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [5])
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<5>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<4>_1221 ),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<5> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<5>_1219 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_xor<4>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<3>_1223 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<4> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [4])
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<4>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<3>_1223 ),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<4> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<4>_1221 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_xor<3>  (
    .CI(N0),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<3>_rt_6185 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [3])
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<3>  (
    .CI(N0),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<3>_rt_6185 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<3>_1223 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<14>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<13>_1224 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<14>_rt_6259 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<14> )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<13>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<12>_1225 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<13>_rt_6186 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<13> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<13>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<12>_1225 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<13>_rt_6186 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<13>_1224 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<12>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<11>_1226 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<12>_rt_6187 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<12> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<12>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<11>_1226 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<12>_rt_6187 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<12>_1225 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<11>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<10>_1227 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<11>_rt_6188 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<11> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<11>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<10>_1227 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<11>_rt_6188 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<11>_1226 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<10>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<9>_1228 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<10>_rt_6189 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<10> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<10>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<9>_1228 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<10>_rt_6189 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<10>_1227 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<9>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<8>_1229 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<9>_rt_6190 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<9> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<9>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<8>_1229 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<9>_rt_6190 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<9>_1228 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<8>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<7>_1230 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<8>_rt_6191 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<8> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<8>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<7>_1230 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<8>_rt_6191 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<8>_1229 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<7>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<6>_1231 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<7>_rt_6192 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<7> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<7>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<6>_1231 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<7>_rt_6192 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<7>_1230 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<6>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<5>_1232 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<6>_rt_6193 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<6> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<6>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<5>_1232 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<6>_rt_6193 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<6>_1231 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<5>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<4>_1233 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<5>_rt_6194 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<5> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<5>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<4>_1233 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<5>_rt_6194 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<5>_1232 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<4>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<3>_1234 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<4>_rt_6195 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<4> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<4>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<3>_1234 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<4>_rt_6195 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<4>_1233 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<3>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<2>_1236 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<3>_1235 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<3> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<3>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<2>_1236 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [3]),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<3>_1235 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<3>_1234 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<3>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [3]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_bytes [3]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<3>_1235 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<2>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<1>_1238 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<2>_1237 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<2> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<2>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<1>_1238 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [2]),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<2>_1237 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<2>_1236 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<2>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [2]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_bytes [2]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<2>_1237 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<1>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<0>_1240 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<1>_1239 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<1> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<1>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<0>_1240 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [1]),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<1>_1239 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<1>_1238 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<0>  (
    .CI(N1),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<0>_1241 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<0> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<0>  (
    .CI(N1),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [0]),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<0>_1241 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<0>_1240 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_xor<14>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<13>_1242 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_xor<14>_rt_6260 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<14> )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_xor<13>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<12>_1243 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<13>_rt_6196 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<13> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<13>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<12>_1243 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<13>_rt_6196 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<13>_1242 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_xor<12>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<11>_1244 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<12>_rt_6197 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<12> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<12>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<11>_1244 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<12>_rt_6197 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<12>_1243 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_xor<11>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<10>_1245 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<11>_rt_6198 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<11> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<11>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<10>_1245 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<11>_rt_6198 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<11>_1244 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_xor<10>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<9>_1246 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<10>_rt_6199 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<10> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<10>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<9>_1246 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<10>_rt_6199 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<10>_1245 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_xor<9>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<8>_1247 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<9>_rt_6200 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<9> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<9>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<8>_1247 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<9>_rt_6200 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<9>_1246 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_xor<8>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<7>_1248 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<8>_rt_6201 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<8> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<8>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<7>_1248 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<8>_rt_6201 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<8>_1247 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_xor<7>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<6>_1249 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<7>_rt_6202 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<7> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<7>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<6>_1249 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<7>_rt_6202 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<7>_1248 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_xor<6>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<5>_1250 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<6>_rt_6203 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<6> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<6>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<5>_1250 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<6>_rt_6203 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<6>_1249 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_xor<5>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<4>_1251 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<5>_rt_6204 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<5> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<5>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<4>_1251 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<5>_rt_6204 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<5>_1250 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_xor<4>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<3>_1252 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<4>_rt_6205 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<4> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<4>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<3>_1252 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<4>_rt_6205 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<4>_1251 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_xor<3>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<2>_1253 ),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<3>_rt_6206 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<3> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<3>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<2>_1253 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<3>_rt_6206 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<3>_1252 )
  );
  XORCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_xor<2>  (
    .CI(N1),
    .LI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_lut<2> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_9_OUT<2> )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<2>  (
    .CI(N1),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_lut<2> ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<2>_1253 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<6>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<5>_1259 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi6_1258 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<6>_1257 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<6>_1256 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<6>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [12]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [12]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [13]),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [13]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<6>_1257 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi6  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [13]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [12]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [12]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [13]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi6_1258 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<5>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<4>_1262 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi5_1261 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<5>_1260 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<5>_1259 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<5>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [10]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [10]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [11]),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [11]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<5>_1260 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi5  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [11]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [10]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [10]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [11]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi5_1261 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<4>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<3>_1265 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi4_1264 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<4>_1263 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<4>_1262 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<4>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [8]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [8]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [9]),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [9]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<4>_1263 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi4  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [9]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [8]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [8]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [9]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi4_1264 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<3>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<2>_1268 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi3_1267 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<3>_1266 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<3>_1265 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<3>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [6]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [6]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [7]),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [7]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<3>_1266 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi3  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [7]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [6]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [6]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [7]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi3_1267 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<2>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<1>_1271 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi2_1270 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<2>_1269 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<2>_1268 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<2>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [4]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [4]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [5]),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [5]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<2>_1269 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi2  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [5]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [4]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [4]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [5]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi2_1270 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<1>  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<0>_1274 ),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi1_1273 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<1>_1272 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<1>_1271 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<1>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [2]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [2]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [3]),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [3]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<1>_1272 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi1  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [3]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [2]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [2]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [3]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi1_1273 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<0>  (
    .CI(N0),
    .DI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi_1276 ),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<0>_1275 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<0>_1274 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<0>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [0]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [0]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [1]),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [1]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lut<0>_1275 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [1]),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [0]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [0]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [1]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_lutdi_1276 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1-In ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2-In ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 )
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter_14  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<14> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [14])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter_13  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<13> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [13])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter_12  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<12> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [12])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter_11  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<11> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [11])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter_10  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<10> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [10])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter_9  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<9> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [9])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter_8  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<8> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [8])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<7> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [7])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<6> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [6])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<5> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [5])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<4> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [4])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<3> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [3])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<2> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [2])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<1> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [1])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<0> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [0])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_tready  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_Mux_80_o ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\NlwRenamedSig_OI_U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_tready )
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/block_other_underruns  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_GND_16_o_Mux_16_o ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/block_other_underruns_1519 )
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_55  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<55> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [55])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_54  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<54> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [54])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_53  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<53> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [53])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_52  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<52> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [52])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_51  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<51> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [51])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_50  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<50> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [50])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_49  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<49> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [49])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_48  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<48> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [48])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_47  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<47> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [47])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_46  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<46> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [46])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_45  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<45> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [45])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_44  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<44> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [44])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_43  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<43> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [43])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_42  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<42> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [42])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_41  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<41> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [41])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_40  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<40> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [40])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_39  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<39> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [39])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_38  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<38> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [38])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_37  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<37> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [37])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_36  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<36> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [36])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_35  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<35> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [35])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_34  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<34> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [34])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_33  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<33> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [33])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_32  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<32> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [32])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_31  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<31> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [31])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_30  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<30> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [30])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_29  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<29> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [29])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_28  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<28> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [28])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_27  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<27> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [27])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_26  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<26> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [26])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_25  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<25> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [25])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_24  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<24> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [24])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_23  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<23> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [23])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_22  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<22> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [22])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_21  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<21> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [21])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_20  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<20> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [20])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_19  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<19> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [19])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_18  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<18> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [18])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_17  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<17> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [17])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_16  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<16> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [16])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_15  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<15> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [15])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_14  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<14> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [14])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_13  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<13> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [13])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_12  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<12> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [12])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_11  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<11> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [11])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_10  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<10> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [10])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_9  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<9> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [9])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_8  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<8> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [8])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_7  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<7> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [7])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_6  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<6> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [6])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_5  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<5> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [5])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_4  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<4> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [4])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_3  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<3> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [3])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_2  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<2> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [2])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_1  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<1> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [1])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg_0  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<0> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [0])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_63  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<63> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [63])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_62  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<62> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [62])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_61  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<61> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [61])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_60  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<60> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [60])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_59  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<59> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [59])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_58  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<58> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [58])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_57  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<57> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [57])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_56  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<56> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [56])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_55  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<55> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [55])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_54  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<54> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [54])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_53  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<53> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [53])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_52  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<52> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [52])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_51  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<51> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [51])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_50  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<50> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [50])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_49  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<49> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [49])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_48  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<48> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [48])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_47  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<47> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [47])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_46  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<46> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [46])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_45  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<45> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [45])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_44  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<44> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [44])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_43  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<43> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [43])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_42  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<42> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [42])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_41  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<41> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [41])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_40  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<40> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [40])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_39  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<39> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [39])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_38  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<38> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [38])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_37  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<37> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [37])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_36  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<36> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [36])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_35  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<35> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [35])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_34  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<34> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [34])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_33  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<33> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [33])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_32  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<32> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [32])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_31  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<31> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [31])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_30  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<30> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [30])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_29  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<29> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [29])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_28  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<28> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [28])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_27  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<27> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [27])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_26  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<26> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [26])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_25  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<25> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [25])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_24  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<24> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [24])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_23  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<23> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [23])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_22  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<22> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [22])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_21  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<21> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [21])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_20  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<20> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [20])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_19  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<19> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [19])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_18  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<18> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [18])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_17  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<17> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [17])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_16  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<16> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [16])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_15  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<15> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [15])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_14  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<14> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [14])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_13  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<13> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [13])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_12  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<12> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [12])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_11  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<11> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [11])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_10  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<10> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [10])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_9  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<9> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [9])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_8  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<8> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [8])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_7  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<7> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [7])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_6  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<6> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [6])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_5  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<5> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [5])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_4  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<4> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [4])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_3  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<3> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [3])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_2  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<2> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [2])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_1  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<1> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [1])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref_0  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv ),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<0> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [0])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tlast_d1  (
    .C(tx_clk0),
    .D(tx_axis_tlast),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tlast_d1_1503 )
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_d1  (
    .C(tx_clk0),
    .D(tx_axis_tvalid),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_d1_1502 )
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_d1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/config_sync_i/tx_cust_preamble_865 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_d1_1520 )
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/data_ack_int ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1_1521 )
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_7  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_GND_16_o_AND_90_o ),
    .D(tx_ifg_delay[7]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [7])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_6  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_GND_16_o_AND_90_o ),
    .D(tx_ifg_delay[6]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [6])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_5  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_GND_16_o_AND_90_o ),
    .D(tx_ifg_delay[5]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [5])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_4  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_GND_16_o_AND_90_o ),
    .D(tx_ifg_delay[4]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [4])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_3  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_GND_16_o_AND_90_o ),
    .D(tx_ifg_delay[3]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [3])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_2  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_GND_16_o_AND_90_o ),
    .D(tx_ifg_delay[2]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [2])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_1  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_GND_16_o_AND_90_o ),
    .D(tx_ifg_delay[1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [1])
  );
  FDRE   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay_0  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_GND_16_o_AND_90_o ),
    .D(tx_ifg_delay[0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [0])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_7  (
    .C(tx_clk0),
    .D(tx_axis_tkeep[7]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1 [7])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_6  (
    .C(tx_clk0),
    .D(tx_axis_tkeep[6]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1 [6])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_5  (
    .C(tx_clk0),
    .D(tx_axis_tkeep[5]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1 [5])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_4  (
    .C(tx_clk0),
    .D(tx_axis_tkeep[4]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1 [4])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_3  (
    .C(tx_clk0),
    .D(tx_axis_tkeep[3]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1 [3])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_2  (
    .C(tx_clk0),
    .D(tx_axis_tkeep[2]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1 [2])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_1  (
    .C(tx_clk0),
    .D(tx_axis_tkeep[1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1 [1])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1_0  (
    .C(tx_clk0),
    .D(tx_axis_tkeep[0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1 [0])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_63  (
    .C(tx_clk0),
    .D(tx_axis_tdata[63]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [63])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_62  (
    .C(tx_clk0),
    .D(tx_axis_tdata[62]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [62])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_61  (
    .C(tx_clk0),
    .D(tx_axis_tdata[61]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [61])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_60  (
    .C(tx_clk0),
    .D(tx_axis_tdata[60]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [60])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_59  (
    .C(tx_clk0),
    .D(tx_axis_tdata[59]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [59])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_58  (
    .C(tx_clk0),
    .D(tx_axis_tdata[58]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [58])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_57  (
    .C(tx_clk0),
    .D(tx_axis_tdata[57]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [57])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_56  (
    .C(tx_clk0),
    .D(tx_axis_tdata[56]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [56])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_55  (
    .C(tx_clk0),
    .D(tx_axis_tdata[55]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [55])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_54  (
    .C(tx_clk0),
    .D(tx_axis_tdata[54]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [54])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_53  (
    .C(tx_clk0),
    .D(tx_axis_tdata[53]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [53])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_52  (
    .C(tx_clk0),
    .D(tx_axis_tdata[52]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [52])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_51  (
    .C(tx_clk0),
    .D(tx_axis_tdata[51]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [51])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_50  (
    .C(tx_clk0),
    .D(tx_axis_tdata[50]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [50])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_49  (
    .C(tx_clk0),
    .D(tx_axis_tdata[49]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [49])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_48  (
    .C(tx_clk0),
    .D(tx_axis_tdata[48]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [48])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_47  (
    .C(tx_clk0),
    .D(tx_axis_tdata[47]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [47])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_46  (
    .C(tx_clk0),
    .D(tx_axis_tdata[46]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [46])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_45  (
    .C(tx_clk0),
    .D(tx_axis_tdata[45]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [45])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_44  (
    .C(tx_clk0),
    .D(tx_axis_tdata[44]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [44])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_43  (
    .C(tx_clk0),
    .D(tx_axis_tdata[43]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [43])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_42  (
    .C(tx_clk0),
    .D(tx_axis_tdata[42]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [42])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_41  (
    .C(tx_clk0),
    .D(tx_axis_tdata[41]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [41])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_40  (
    .C(tx_clk0),
    .D(tx_axis_tdata[40]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [40])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_39  (
    .C(tx_clk0),
    .D(tx_axis_tdata[39]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [39])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_38  (
    .C(tx_clk0),
    .D(tx_axis_tdata[38]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [38])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_37  (
    .C(tx_clk0),
    .D(tx_axis_tdata[37]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [37])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_36  (
    .C(tx_clk0),
    .D(tx_axis_tdata[36]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [36])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_35  (
    .C(tx_clk0),
    .D(tx_axis_tdata[35]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [35])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_34  (
    .C(tx_clk0),
    .D(tx_axis_tdata[34]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [34])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_33  (
    .C(tx_clk0),
    .D(tx_axis_tdata[33]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [33])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_32  (
    .C(tx_clk0),
    .D(tx_axis_tdata[32]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [32])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_31  (
    .C(tx_clk0),
    .D(tx_axis_tdata[31]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [31])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_30  (
    .C(tx_clk0),
    .D(tx_axis_tdata[30]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [30])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_29  (
    .C(tx_clk0),
    .D(tx_axis_tdata[29]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [29])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_28  (
    .C(tx_clk0),
    .D(tx_axis_tdata[28]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [28])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_27  (
    .C(tx_clk0),
    .D(tx_axis_tdata[27]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [27])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_26  (
    .C(tx_clk0),
    .D(tx_axis_tdata[26]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [26])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_25  (
    .C(tx_clk0),
    .D(tx_axis_tdata[25]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [25])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_24  (
    .C(tx_clk0),
    .D(tx_axis_tdata[24]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [24])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_23  (
    .C(tx_clk0),
    .D(tx_axis_tdata[23]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [23])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_22  (
    .C(tx_clk0),
    .D(tx_axis_tdata[22]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [22])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_21  (
    .C(tx_clk0),
    .D(tx_axis_tdata[21]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [21])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_20  (
    .C(tx_clk0),
    .D(tx_axis_tdata[20]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [20])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_19  (
    .C(tx_clk0),
    .D(tx_axis_tdata[19]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [19])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_18  (
    .C(tx_clk0),
    .D(tx_axis_tdata[18]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [18])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_17  (
    .C(tx_clk0),
    .D(tx_axis_tdata[17]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [17])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_16  (
    .C(tx_clk0),
    .D(tx_axis_tdata[16]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [16])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_15  (
    .C(tx_clk0),
    .D(tx_axis_tdata[15]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [15])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_14  (
    .C(tx_clk0),
    .D(tx_axis_tdata[14]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [14])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_13  (
    .C(tx_clk0),
    .D(tx_axis_tdata[13]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [13])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_12  (
    .C(tx_clk0),
    .D(tx_axis_tdata[12]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [12])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_11  (
    .C(tx_clk0),
    .D(tx_axis_tdata[11]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [11])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_10  (
    .C(tx_clk0),
    .D(tx_axis_tdata[10]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [10])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_9  (
    .C(tx_clk0),
    .D(tx_axis_tdata[9]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [9])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_8  (
    .C(tx_clk0),
    .D(tx_axis_tdata[8]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [8])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_7  (
    .C(tx_clk0),
    .D(tx_axis_tdata[7]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [7])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_6  (
    .C(tx_clk0),
    .D(tx_axis_tdata[6]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [6])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_5  (
    .C(tx_clk0),
    .D(tx_axis_tdata[5]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [5])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_4  (
    .C(tx_clk0),
    .D(tx_axis_tdata[4]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [4])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_3  (
    .C(tx_clk0),
    .D(tx_axis_tdata[3]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [3])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_2  (
    .C(tx_clk0),
    .D(tx_axis_tdata[2]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [2])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_1  (
    .C(tx_clk0),
    .D(tx_axis_tdata[1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [1])
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1_0  (
    .C(tx_clk0),
    .D(tx_axis_tdata[0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [0])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/crc_data_reg_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/Mram__n165710 ),
    .R(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_error_reg_AND_106_o_inv_0 ),
    .Q(\U0/xgmac_inst/txgen/txframer/crc_data_reg [2])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/crc_data_reg_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/Mram__n16579 ),
    .R(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_error_reg_AND_106_o_inv_0 ),
    .Q(\U0/xgmac_inst/txgen/txframer/crc_data_reg [1])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/crc_data_reg_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/Mram__n16578 ),
    .R(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_error_reg_AND_106_o_inv_0 ),
    .Q(\U0/xgmac_inst/txgen/txframer/crc_data_reg [0])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/crc_pos_out_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .R(\U0/xgmac_inst/txgen/txframer/is_error_0 ),
    .Q(\U0/xgmac_inst/txgen/txframer/crc_pos_out [2])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/crc_pos_out_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [1]),
    .R(\U0/xgmac_inst/txgen/txframer/is_error_0 ),
    .Q(\U0/xgmac_inst/txgen/txframer/crc_pos_out [1])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/crc_pos_out_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [0]),
    .R(\U0/xgmac_inst/txgen/txframer/is_error_0 ),
    .Q(\U0/xgmac_inst/txgen/txframer/crc_pos_out [0])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/start_out  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/start_out_891 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_63  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [63]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [63])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_62  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [62]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [62])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_61  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [61]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [61])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_60  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [60]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [60])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_59  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [59]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [59])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_58  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [58]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [58])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_57  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [57]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [57])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_56  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [56]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [56])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_55  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [55]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [55])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_54  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [54]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [54])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_53  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [53]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [53])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_52  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [52]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [52])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_51  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [51]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [51])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_50  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [50]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [50])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_49  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [49]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [49])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_48  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [48]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [48])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_47  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [47]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [47])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_46  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [46]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [46])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_45  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [45]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [45])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_44  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [44]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [44])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_43  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [43]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [43])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_42  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [42]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [42])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_41  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [41]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [41])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_40  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [40]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [40])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_39  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [39]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [39])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_38  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [38]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [38])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_37  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [37]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [37])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_36  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [36]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [36])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_35  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [35]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [35])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_34  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [34]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [34])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_33  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [33]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [33])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_32  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [32]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [32])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_31  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [31]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [31])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_30  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [30]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [30])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_29  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [29]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [29])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_28  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [28]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [28])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_27  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [27]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [27])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_26  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [26]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [26])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_25  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [25]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [25])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_24  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [24]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [24])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_23  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [23]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [23])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_22  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [22]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [22])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_21  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [21]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [21])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_20  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [20]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [20])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_19  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [19]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [19])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_18  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [18]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [18])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_17  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [17]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [17])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_16  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [16]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [16])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_15  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [15]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [15])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_14  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [14]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [14])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_13  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [13]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [13])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_12  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [12]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [12])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_11  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [11]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [11])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_10  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [10]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [10])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_9  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [9]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [9])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_8  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [8]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [8])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [7]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [7])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [6]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [6])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [5]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [5])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [4]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [4])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [3]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [3])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [2]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [2])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [1])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d2_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_in_d1 [0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d2 [0])
  );
  FDS   \U0/xgmac_inst/txgen/txframer/c_out_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/is_pause_d1[7]_INV_176_o_1707 ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/c_out_7_903 )
  );
  FDS   \U0/xgmac_inst/txgen/txframer/c_out_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/is_pause_d1[6]_INV_174_o_1710 ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/c_out_6_902 )
  );
  FDS   \U0/xgmac_inst/txgen/txframer/c_out_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/is_pause_d1[5]_INV_172_o_1706 ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/c_out_5_901 )
  );
  FDS   \U0/xgmac_inst/txgen/txframer/c_out_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/is_pause_d1[4]_INV_170_o_1708 ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/c_out_4_900 )
  );
  FDS   \U0/xgmac_inst/txgen/txframer/c_out_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/is_pause_d1[3]_INV_168_o_1705 ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/c_out_3_899 )
  );
  FDS   \U0/xgmac_inst/txgen/txframer/c_out_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/is_pause_d1[2]_INV_166_o_1709 ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/c_out_2_898 )
  );
  FDS   \U0/xgmac_inst/txgen/txframer/c_out_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/is_pause_d1[1]_INV_164_o_1704 ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/c_out_1_897 )
  );
  FDS   \U0/xgmac_inst/txgen/txframer/c_out_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/is_pause_d1[1]_INV_162_o_1703 ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/c_out_0_896 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/crc_insert_d1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/insert ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_1830 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_underrun_d1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_764 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_error_d1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_error ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_error_d1_1832 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_start_d1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_start ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/crc_pos_d1_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pos [2]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/crc_pos_d1_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pos [1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [1])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/crc_pos_d1_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pos [0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [0])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_pad_d1_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_pad [7]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [7])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_pad_d1_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_pad [6]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [6])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_pad_d1_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_pad [5]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [5])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_pad_d1_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_pad [4]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [4])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_pad_d1_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_pad [3]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [3])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_pad_d1_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_pad [2]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [2])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_pad_d1_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_pad [1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [1])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_pad_d1_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_pad [0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [0])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_63  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [63]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [63])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_62  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [62]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [62])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_61  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [61]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [61])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_60  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [60]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [60])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_59  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [59]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [59])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_58  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [58]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [58])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_57  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [57]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [57])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_56  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [56]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [56])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_55  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [55]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [55])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_54  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [54]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [54])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_53  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [53]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [53])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_52  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [52]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [52])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_51  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [51]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [51])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_50  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [50]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [50])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_49  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [49]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [49])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_48  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [48]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [48])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_47  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [47]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [47])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_46  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [46]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [46])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_45  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [45]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [45])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_44  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [44]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [44])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_43  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [43]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [43])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_42  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [42]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [42])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_41  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [41]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [41])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_40  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [40]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [40])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_39  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [39]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [39])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_38  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [38]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [38])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_37  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [37]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [37])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_36  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [36]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [36])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_35  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [35]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [35])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_34  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [34]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [34])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_33  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [33]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [33])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_32  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [32]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [32])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_31  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [31]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [31])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_30  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [30]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [30])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_29  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [29]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [29])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_28  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [28]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [28])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_27  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [27]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [27])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_26  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [26]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [26])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_25  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [25]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [25])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_24  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [24]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [24])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_23  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [23]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [23])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_22  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [22]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [22])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_21  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [21]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [21])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_20  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [20]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [20])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_19  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [19]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [19])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_18  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [18]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [18])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_17  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [17]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [17])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_16  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [16]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [16])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_15  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [15]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [15])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_14  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [14]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [14])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_13  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [13]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [13])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_12  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [12]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [12])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_11  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [11]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [11])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_10  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [10]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [10])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_9  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [9]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [9])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_8  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [8]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [8])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [7]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [7])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [6]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [6])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [5]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [5])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [4]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [4])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [3]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [3])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [2]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [2])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [1])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_in_d1_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data [0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_in_d1 [0])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_data_d1_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_data [7]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_data_d1 [7])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_data_d1_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_data [6]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_data_d1 [6])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_data_d1_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_data [5]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_data_d1 [5])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_data_d1_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_data [4]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_data_d1 [4])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_data_d1_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_data [3]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_data_d1 [3])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_data_d1_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_data [2]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_data_d1 [2])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_data_d1_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_data [1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_data_d1 [1])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_data_d1_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_data [0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_data_d1 [0])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_pause_d1_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_pause [0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_terminate_d1_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_terminate [7]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [7])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_terminate_d1_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_terminate [6]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [6])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_terminate_d1_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_terminate [5]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [5])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_terminate_d1_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_terminate [4]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [4])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_terminate_d1_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_terminate [3]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [3])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_terminate_d1_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_terminate [2]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [2])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_terminate_d1_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_terminate [1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [1])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/is_terminate_d1_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/is_terminate [0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_value_held_15  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(pause_val[15]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_value_held [15])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_value_held_14  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(pause_val[14]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_value_held [14])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_value_held_13  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(pause_val[13]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_value_held [13])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_value_held_12  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(pause_val[12]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_value_held [12])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_value_held_11  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(pause_val[11]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_value_held [11])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_value_held_10  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(pause_val[10]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_value_held [10])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_value_held_9  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(pause_val[9]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_value_held [9])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_value_held_8  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(pause_val[8]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_value_held [8])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_value_held_7  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(pause_val[7]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_value_held [7])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_value_held_6  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(pause_val[6]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_value_held [6])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_value_held_5  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(pause_val[5]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_value_held [5])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_value_held_4  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(pause_val[4]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_value_held [4])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_value_held_3  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(pause_val[3]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_value_held [3])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_value_held_2  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(pause_val[2]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_value_held [2])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_value_held_1  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(pause_val[1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_value_held [1])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_value_held_0  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(pause_val[0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_value_held [0])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_47  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[79]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [47])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_46  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[78]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [46])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_45  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[77]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [45])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_44  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[76]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [44])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_43  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[75]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [43])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_42  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[74]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [42])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_41  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[73]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [41])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_40  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[72]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [40])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_39  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[71]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [39])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_38  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[70]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [38])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_37  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[69]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [37])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_36  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[68]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [36])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_35  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[67]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [35])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_34  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[66]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [34])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_33  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[65]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [33])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_32  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[64]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [32])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_31  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[63]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [31])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_30  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[62]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [30])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_29  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[61]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [29])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_28  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[60]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [28])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_27  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[59]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [27])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_26  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[58]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [26])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_25  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[57]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [25])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_24  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[56]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [24])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_23  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[55]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [23])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_22  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[54]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [22])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_21  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[53]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [21])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_20  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[52]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [20])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_19  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[51]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [19])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_18  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[50]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [18])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_17  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[49]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [17])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_16  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[48]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [16])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_15  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[47]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [15])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_14  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[46]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [14])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_13  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[45]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [13])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_12  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[44]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [12])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_11  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[43]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [11])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_10  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[42]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [10])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_9  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[41]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [9])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_8  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[40]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [8])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_7  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[39]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [7])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_6  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[38]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [6])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_5  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[37]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [5])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_4  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[36]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [4])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_3  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[35]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [3])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_2  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[34]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [2])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_1  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[33]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [1])
  );
  FDRE   \U0/xgmac_inst/txgen/txframer/pause_source_held_0  (
    .C(tx_clk0),
    .CE(pause_req),
    .D(tx_configuration_vector[32]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_source_held [0])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/pause_tx_count_d1_2  (
    .C(tx_clk0),
    .D(N1),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/pause_tx_count_d1_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count [1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1])
  );
  FDR   \U0/xgmac_inst/txgen/txframer/pause_tx_count_d1_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count [0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count_15  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv ),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count15 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [15])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count_14  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv ),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count14 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [14])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count_13  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv ),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count13 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [13])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count_12  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv ),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count12 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [12])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count_11  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv ),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count11 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [11])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count_10  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv ),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count10 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [10])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count_9  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv ),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count9 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [9])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count_8  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv ),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count8 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [8])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count_7  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv ),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count7 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [7])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count_6  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv ),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count6 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [6])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count_5  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv ),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count5 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [5])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count_4  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv ),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count4 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [4])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count_3  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv ),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count3 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [3])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count_2  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv ),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count2 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [2])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count_1  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv ),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count1 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [1])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count_0  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv ),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [0])
  );
  FDR   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_quanta_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Result [2]),
    .R(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_quanta_val ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_quanta [2])
  );
  FDR   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_quanta_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Result [0]),
    .R(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_quanta_val ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_quanta [0])
  );
  FDR   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_quanta_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/Result [1]),
    .R(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_quanta_val ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_quanta [1])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_xor<15>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [14]),
    .LI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [15]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count15 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_xor<14>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [13]),
    .LI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [14]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count14 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy<14>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [13]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [14]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [14])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_xor<13>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [12]),
    .LI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [13]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count13 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy<13>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [12]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [13]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [13])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_xor<12>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [11]),
    .LI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [12]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count12 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy<12>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [11]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [12]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [12])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_xor<11>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [10]),
    .LI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [11]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count11 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy<11>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [10]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [11]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [11])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_xor<10>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [9]),
    .LI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [10]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count10 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy<10>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [9]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [10]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [10])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_xor<9>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [8]),
    .LI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [9]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count9 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy<9>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [8]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [9]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [9])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_xor<8>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [7]),
    .LI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [8]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count8 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy<8>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [7]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [8]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [8])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_xor<7>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [6]),
    .LI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [7]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count7 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy<7>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [6]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [7]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [7])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_xor<6>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [5]),
    .LI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [6]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count6 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy<6>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [5]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [6]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [6])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_xor<5>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [4]),
    .LI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [5]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count5 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy<5>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [4]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [5]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [5])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_xor<4>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [3]),
    .LI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [4]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count4 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy<4>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [3]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [4]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [4])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_xor<3>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [2]),
    .LI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [3]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count3 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy<3>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [2]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [3]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [3])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_xor<2>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [1]),
    .LI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [2]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count2 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy<2>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [1]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [2]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [2])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_xor<1>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [0]),
    .LI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [1]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count1 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy<1>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [0]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [1]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [1])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_xor<0>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_good_frame_in_tx_reg2_AND_92_o ),
    .LI(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [0]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy<0>  (
    .CI(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_good_frame_in_tx_reg2_AND_92_o ),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [0]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_cy [0])
  );
  FD   \U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_GND_17_o_MUX_236_o ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 )
  );
  FD   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg_GND_17_o_MUX_238_o ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 )
  );
  FD   \U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_GND_17_o_MUX_235_o ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_pause_control_i/count_set  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/count_set_int_889 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/count_set_2070 )
  );
  FD   \U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_from_rx_GND_17_o_MUX_234_o ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_2071 )
  );
  FD   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_from_rx_GND_17_o_MUX_237_o ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg_2073 )
  );
  FD   \U0/xgmac_inst/txgen/config_sync_i/tx_crc_mode  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_mode_n ),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_crc_mode_871 )
  );
  FD   \U0/xgmac_inst/txgen/config_sync_i/fc_en_tx  (
    .C(tx_clk0),
    .D(tx_configuration_vector[5]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/fc_en_tx_866 )
  );
  FD   \U0/xgmac_inst/txgen/config_sync_i/tx_dic  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/int_tx_dic ),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_dic_867 )
  );
  FD   \U0/xgmac_inst/txgen/config_sync_i/tx_ifg_extension  (
    .C(tx_clk0),
    .D(tx_configuration_vector[8]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_ifg_extension_868 )
  );
  FD   \U0/xgmac_inst/txgen/config_sync_i/tx_cust_preamble  (
    .C(tx_clk0),
    .D(tx_configuration_vector[7]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_cust_preamble_865 )
  );
  FD   \U0/xgmac_inst/txgen/config_sync_i/tx_mtu_enable  (
    .C(tx_clk0),
    .D(tx_configuration_vector[14]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_enable_864 )
  );
  FD   \U0/xgmac_inst/txgen/config_sync_i/tx_jumbo_en  (
    .C(tx_clk0),
    .D(tx_configuration_vector[4]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_jumbo_en_872 )
  );
  FD   \U0/xgmac_inst/txgen/config_sync_i/tx_vlan  (
    .C(tx_clk0),
    .D(tx_configuration_vector[2]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_vlan_869 )
  );
  FD   \U0/xgmac_inst/txgen/config_sync_i/tx_ifs_mode  (
    .C(tx_clk0),
    .D(tx_configuration_vector[9]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_ifs_mode_873 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg_14  (
    .C(tx_clk0),
    .D(tx_configuration_vector[30]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [14])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg_13  (
    .C(tx_clk0),
    .D(tx_configuration_vector[29]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [13])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg_12  (
    .C(tx_clk0),
    .D(tx_configuration_vector[28]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [12])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg_11  (
    .C(tx_clk0),
    .D(tx_configuration_vector[27]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [11])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg_10  (
    .C(tx_clk0),
    .D(tx_configuration_vector[26]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [10])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg_9  (
    .C(tx_clk0),
    .D(tx_configuration_vector[25]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [9])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg_8  (
    .C(tx_clk0),
    .D(tx_configuration_vector[24]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [8])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg_7  (
    .C(tx_clk0),
    .D(tx_configuration_vector[23]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [7])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg_6  (
    .C(tx_clk0),
    .D(tx_configuration_vector[22]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [6])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg_5  (
    .C(tx_clk0),
    .D(tx_configuration_vector[21]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [5])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg_4  (
    .C(tx_clk0),
    .D(tx_configuration_vector[20]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [4])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg_3  (
    .C(tx_clk0),
    .D(tx_configuration_vector[19]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [3])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg_2  (
    .C(tx_clk0),
    .D(tx_configuration_vector[18]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [2])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg_1  (
    .C(tx_clk0),
    .D(tx_configuration_vector[17]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [1])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg_0  (
    .C(tx_clk0),
    .D(tx_configuration_vector[16]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_mtu_size_reg [0])
  );
  FD   \U0/xgmac_inst/txgen/config_sync_i/tx_en  (
    .C(tx_clk0),
    .D(tx_configuration_vector[1]),
    .Q(\U0/xgmac_inst/txgen/config_sync_i/tx_en_870 )
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/frame_is_ctrl  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d4_2145 ),
    .D(\U0/xgmac_inst/txgen/decode_frame/ctrl_int ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/frame_is_ctrl_346 )
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/broadcast  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d4_2145 ),
    .D(\U0/xgmac_inst/txgen/decode_frame/broad_int ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/broadcast_349 )
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/frame_is_vlan  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d4_2145 ),
    .D(\U0/xgmac_inst/txgen/decode_frame/vlan_int ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\NlwRenamedSig_OI_U0/xgmac_inst/txgen/decode_frame/frame_is_vlan )
  );
  FDR   \U0/xgmac_inst/txgen/decode_frame/start_d4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/decode_frame/start_d3_2146 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/start_d4_2145 )
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/len_type_15  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d2_2147 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_47_951 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/len_type [15])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/len_type_14  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d2_2147 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_46_950 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/len_type [14])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/len_type_13  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d2_2147 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_45_949 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/len_type [13])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/len_type_12  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d2_2147 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_44_948 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/len_type [12])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/len_type_11  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d2_2147 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_43_947 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/len_type [11])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/len_type_10  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d2_2147 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_42_946 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/len_type [10])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/len_type_9  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d2_2147 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_41_945 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/len_type [9])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/len_type_8  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d2_2147 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_40_944 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/len_type [8])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/len_type_7  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d2_2147 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/len_type [7])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/len_type_6  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d2_2147 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_38_942 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/len_type [6])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/len_type_5  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d2_2147 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_37_941 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/len_type [5])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/len_type_4  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d2_2147 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_36_940 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/len_type [4])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/len_type_3  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d2_2147 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_35_939 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/len_type [3])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/len_type_2  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d2_2147 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_34_938 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/len_type [2])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/len_type_1  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d2_2147 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_33_937 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/len_type [1])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/len_type_0  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d2_2147 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/len_type [0])
  );
  FDR   \U0/xgmac_inst/txgen/decode_frame/start_d3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/decode_frame/start_d2_2147 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/start_d3_2146 )
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_47  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_47_951 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [47])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_46  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_46_950 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [46])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_45  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_45_949 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [45])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_44  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_44_948 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [44])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_43  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_43_947 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [43])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_42  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_42_946 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [42])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_41  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_41_945 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [41])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_40  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_40_944 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [40])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_39  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [39])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_38  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_38_942 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [38])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_37  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_37_941 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [37])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_36  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_36_940 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [36])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_35  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_35_939 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [35])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_34  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_34_938 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [34])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_33  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_33_937 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [33])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_32  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [32])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_31  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_31_935 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [31])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_30  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_30_934 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [30])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_29  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_29_933 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [29])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_28  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_28_932 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [28])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_27  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_27_931 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [27])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_26  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_26_930 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [26])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_25  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_25_929 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [25])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_24  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_24_928 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [24])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_23  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_23_927 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [23])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_22  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_22_926 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [22])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_21  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_21_925 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [21])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_20  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_20_924 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [20])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_19  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_19_923 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [19])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_18  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_18_922 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [18])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_17  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_17_921 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [17])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_16  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_16_920 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [16])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_15  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_15_919 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [15])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_14  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_14_918 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [14])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_13  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [13])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_12  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_12_916 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [12])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_11  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_11_915 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [11])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_10  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_10_914 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [10])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_9  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_9_913 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [9])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_8  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_8_912 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [8])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_7  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_7_911 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [7])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_6  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_6_910 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [6])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_5  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_5_909 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [5])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_4  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_4_908 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [4])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_3  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [3])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_2  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_2_906 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [2])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_1  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_1_905 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [1])
  );
  FDRE   \U0/xgmac_inst/txgen/decode_frame/dst_addr_0  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_0_904 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/dst_addr [0])
  );
  FDR   \U0/xgmac_inst/txgen/decode_frame/start_d2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/start_d2_2147 )
  );
  FDR   \U0/xgmac_inst/txgen/decode_frame/start_d1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/decode_frame/start_d1_2144 )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_delay_i  (
    .A0(N0),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/flip_766 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_int )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/start_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\NLW_U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/start_delay_i_Q_UNCONNECTED )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_delay_gen[2].pos_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/crc_pos_out [2]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_int [2])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_delay_gen[1].pos_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/crc_pos_out [1]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_int [1])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_delay_gen[0].pos_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/crc_pos_out [0]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_int [0])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_int )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[7].ctrl_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/c_out_7_903 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_int [7])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[6].ctrl_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/c_out_6_902 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_int [6])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[5].ctrl_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/c_out_5_901 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_int [5])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[4].ctrl_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/c_out_4_900 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_int [4])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[3].ctrl_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/c_out_3_899 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_int [3])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[2].ctrl_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/c_out_2_898 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_int [2])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[1].ctrl_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/c_out_1_897 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_int [1])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[0].ctrl_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/c_out_0_896 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_int [0])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[63].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_63_967 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [63])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[62].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_62_966 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [62])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[61].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_61_965 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [61])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[60].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_60_964 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [60])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[59].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_59_963 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [59])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[58].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_58_962 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [58])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[57].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_57_961 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [57])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[56].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_56_960 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [56])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[55].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_55_959 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [55])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[54].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_54_958 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [54])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[53].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_53_957 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [53])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[52].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_52_956 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [52])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[51].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_51_955 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [51])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[50].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_50_954 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [50])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[49].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_49_953 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [49])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[48].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_48_952 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [48])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[47].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_47_951 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [47])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[46].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_46_950 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [46])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[45].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_45_949 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [45])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[44].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_44_948 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [44])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[43].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_43_947 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [43])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[42].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_42_946 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [42])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[41].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_41_945 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [41])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[40].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_40_944 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [40])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[39].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [39])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[38].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_38_942 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [38])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[37].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_37_941 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [37])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[36].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_36_940 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [36])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[35].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_35_939 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [35])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[34].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_34_938 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [34])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[33].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_33_937 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [33])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[32].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [32])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[31].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_31_935 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [31])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[30].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_30_934 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [30])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[29].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_29_933 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [29])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[28].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_28_932 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [28])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[27].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_27_931 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [27])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[26].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_26_930 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [26])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[25].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_25_929 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [25])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[24].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_24_928 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [24])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[23].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_23_927 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [23])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[22].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_22_926 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [22])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[21].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_21_925 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [21])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[20].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_20_924 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [20])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[19].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_19_923 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [19])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[18].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_18_922 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [18])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[17].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_17_921 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [17])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[16].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_16_920 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [16])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[15].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_15_919 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [15])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[14].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_14_918 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [14])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[13].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [13])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[12].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_12_916 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [12])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[11].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_11_915 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [11])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[10].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_10_914 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [10])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[9].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_9_913 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [9])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[8].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_8_912 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [8])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[7].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_7_911 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [7])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[6].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_6_910 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [6])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[5].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_5_909 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [5])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[4].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_4_908 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [4])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[3].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [3])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[2].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_2_906 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [2])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[1].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_1_905 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [1])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[0].data_delay_i  (
    .A0(N1),
    .A1(N1),
    .A2(N1),
    .A3(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_0_904 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [0])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_63  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [63]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [63])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_62  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [62]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [62])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_61  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [61]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [61])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_60  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [60]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [60])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_59  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [59]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [59])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_58  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [58]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [58])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_57  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [57]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [57])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_56  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [56]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [56])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_55  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [55]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [55])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_54  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [54]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [54])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_53  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [53]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [53])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_52  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [52]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [52])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_51  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [51]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [51])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_50  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [50]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [50])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_49  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [49]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [49])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_48  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [48]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [48])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_47  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [47]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [47])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_46  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [46]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [46])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_45  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [45]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [45])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_44  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [44]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [44])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_43  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [43]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [43])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_42  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [42]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [42])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_41  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [41]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [41])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_40  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [40]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [40])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_39  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [39]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [39])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_38  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [38]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [38])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_37  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [37]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [37])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_36  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [36]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [36])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_35  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [35]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [35])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_34  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [34]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [34])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_33  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [33]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [33])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_32  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [32]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [32])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_31  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [31]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [31])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_30  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [30]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [30])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_29  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [29]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [29])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_28  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [28]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [28])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_27  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [27]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [27])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_26  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [26]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [26])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_25  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [25]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [25])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_24  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [24]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [24])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_23  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [23]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [23])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_22  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [22]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [22])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_21  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [21]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [21])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_20  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [20]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [20])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_19  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [19]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [19])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_18  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [18]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [18])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_17  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [17]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [17])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_16  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [16]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [16])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_15  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [15]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [15])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_14  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [14]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [14])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_13  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [13]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [13])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_12  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [12]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [12])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_11  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [11]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [11])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_10  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [10]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [10])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_9  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [9]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [9])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_8  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [8]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [8])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [7]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [7])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [6]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [6])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [5]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [5])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [4]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [4])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [3]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [3])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [2]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [2])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [1]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [1])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out_int [0]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [0])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_int ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 )
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_int [2]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_int [1]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_int [0]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_int ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 )
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_int [7]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [7])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_int [6]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [6])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_int [5]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [5])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_int [4]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [4])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_int [3]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [3])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_int [2]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [2])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_int [1]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [1])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out_int [0]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [0])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_31  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [0]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [31])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_30  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [1]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [30])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_29  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [2]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [29])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_28  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [3]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [28])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_27  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [4]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [27])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_26  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [5]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [26])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_25  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [6]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [25])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_24  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [7]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [24])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_23  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [8]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [23])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_22  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [9]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [22])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_21  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [10]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [21])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_20  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [11]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [20])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_19  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [12]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [19])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_18  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [13]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [18])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_17  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [14]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [17])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_16  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [15]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [16])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_15  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [16]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [15])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_14  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [17]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [14])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_13  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [18]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [13])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_12  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [19]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [12])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_11  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [20]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [11])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_10  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [21]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [10])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_9  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [22]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [9])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_8  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [23]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [8])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [7])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [25]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [6])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [5])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [4])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [3])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [2])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [1])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [0])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[25]_data_in[1]_XOR_812_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6_2613 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[3]_XOR_784_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7_2615 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_693_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10_2621 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_15  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[1]_XOR_546_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_15_2631 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_244_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_2655 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_29  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[29]_data_in[0]_XOR_187_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_29_2659 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_160_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30_2661 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_982_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_0_2601 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[4]_XOR_927_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2_2605 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[3]_XOR_899_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_3_2607 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[32]_XOR_885_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_3_2608 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[26]_data_in[0]_XOR_841_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_5_2611 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[33]_XOR_798_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_6_2614 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[34]_XOR_826_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_5_2612 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[34]_XOR_767_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7_2616 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_752_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_2617 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_8  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_734_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_8_2618 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_9  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[34]_XOR_704_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_9_2620 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[2]_XOR_722_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9_2619 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[4]_XOR_666_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_2623 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_650_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_2624 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_678_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10_2622 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_620_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_2626 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[1]_XOR_604_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_2627 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[22]_data_in[0]_XOR_634_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12_2625 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_575_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14_2629 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[32]_XOR_487_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17_2636 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_18  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[4]_XOR_474_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_18_2637 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[3]_XOR_452_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19_2639 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[2]_XOR_430_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20_2641 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[29]_data_in[1]_XOR_408_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21_2643 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[58]_data_in[32]_XOR_397_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21_2644 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_369_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22_2646 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[29]_data_in[1]_XOR_356_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23_2647 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_328_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24_2649 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_341_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23_2648 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[0]_XOR_215_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28_2657 )
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_31  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<31> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_30  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<30> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_29  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<29> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_28  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<28> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_27  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<27> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_26  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<26> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_25  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<25> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [25])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_24  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<24> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_23  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<23> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [23])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_22  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<22> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [22])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_21  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<21> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [21])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_20  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<20> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [20])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_19  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<19> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [19])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_18  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<18> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [18])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_17  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<17> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [17])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_16  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<16> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [16])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_15  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<15> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [15])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_14  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<14> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [14])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_13  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<13> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [13])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_12  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<12> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [12])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_11  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<11> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [11])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_10  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<10> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [10])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_9  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<9> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [9])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<8> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [8])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<7> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [7])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<6> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [6])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_5  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<5> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [5])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<4> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [4])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_3  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<3> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [3])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_2  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<2> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [2])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_1  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<1> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [1])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_0  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<0> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [0])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_968_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0_2602 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[0]_XOR_956_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_2603 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[35]_XOR_939_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1_2604 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_914_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2_2606 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_857_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_2610 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[0]_XOR_871_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_4_2609 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[32]_XOR_590_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13_2628 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[61]_data_in[34]_XOR_560_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14_2630 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_16  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[6]_XOR_518_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_16_2633 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[33]_XOR_509_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16_2634 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[60]_data_in[33]_XOR_532_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15_2632 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_17  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[5]_XOR_496_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_17_2635 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[60]_data_in[34]_XOR_441_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19_2640 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[61]_data_in[32]_XOR_464_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18_2638 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[59]_data_in[33]_XOR_419_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20_2642 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[29]_data_in[1]_XOR_386_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_2645 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[33]_XOR_312_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24_2650 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[61]_data_in[32]_XOR_285_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25_2652 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_26  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[25]_data_in[1]_XOR_273_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_26_2653 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[1]_XOR_300_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25_2651 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_26  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_258_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_26_2654 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[34]_XOR_228_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27_2656 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[60]_data_in[32]_XOR_173_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29_2660 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[61]_data_in[33]_XOR_200_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28_2658 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[59]_data_in[33]_XOR_146_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30_2662 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[1]_XOR_134_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31_2663 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[58]_data_in[32]_XOR_121_o ),
    .R(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31_2664 )
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [7]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [7])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [6]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [6])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [5]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [5])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [4]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [3]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [2]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [2])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [1]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [1])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [0]),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [0])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_223_o ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_2592 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_239_o_2402 ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_2591 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_255_o_2401 ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_2590 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_272_o ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_290_o_2399 ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_307_o ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_2587 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_324_o ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_2586 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_342_o_2396 ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_2585 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_359_o ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_2584 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_378_o ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_2583 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_391_o_2393 ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_2582 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[29]_INV_404_o_2392 ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_2581 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_417_o_2391 ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_2580 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_429_o_2390 ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_2579 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[26]_INV_440_o ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_2578 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[25]_INV_451_o_2388 ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_2577 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_467_o ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_2576 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_484_o ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_2575 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_500_o_2385 ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_2574 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_516_o_2384 ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_2573 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_534_o ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_2572 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_551_o ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_2571 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[29]_INV_571_o ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_2570 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_591_o ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_2569 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_610_o_2379 ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_2568 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_626_o ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_2567 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_643_o_2377 ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_2566 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_659_o ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_2565 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_675_o ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_2564 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_690_o ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_2563 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_709_o ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_2562 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_725_o_2372 ),
    .R(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_2561 )
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_6  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1872_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<6> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [6])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_5  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1872_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<5> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [5])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_4  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1872_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<4> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [4])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_3  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1872_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<3> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [3])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_2  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1872_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<2> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [2])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_1  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1872_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<1> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [1])
  );
  FDE   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_0  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1872_inv ),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<0> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [0])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_55  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<55> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [55])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_54  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<54> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [54])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_53  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<53> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [53])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_52  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<52> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [52])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_51  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<51> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [51])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_50  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<50> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [50])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_49  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<49> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [49])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_48  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<48> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [48])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_47  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<47> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [47])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_46  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<46> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [46])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_45  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<45> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [45])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_44  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<44> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [44])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_43  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<43> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [43])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_42  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<42> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [42])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_41  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<41> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [41])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_40  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<40> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [40])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_39  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<39> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [39])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_38  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<38> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [38])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_37  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<37> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [37])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_36  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<36> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [36])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_35  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<35> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [35])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_34  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<34> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [34])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_33  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<33> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [33])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_32  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<32> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [32])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_31  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<31> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [31])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_30  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<30> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [30])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_29  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<29> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [29])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_28  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<28> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [28])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_27  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<27> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [27])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_26  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<26> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [26])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_25  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<25> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [25])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_24  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<24> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [24])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_23  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<23> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [23])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_22  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<22> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [22])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_21  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<21> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [21])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_20  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<20> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [20])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_19  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<19> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [19])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_18  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<18> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [18])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_17  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<17> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [17])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_16  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<16> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [16])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_15  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<15> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [15])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_14  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<14> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [14])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_13  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<13> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [13])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_12  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<12> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [12])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_11  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<11> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [11])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_10  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<10> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [10])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_9  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<9> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [9])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_8  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<8> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [8])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<7> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [7])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<6> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [6])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<5> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [5])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<4> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [4])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<3> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [3])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<2> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [2])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<1> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [1])
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<0> ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [0])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg_2730 )
  );
  FD   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_2665 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/PWR_25_o_byte_en[7]_equal_3_o ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg_full_AND_170_o ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay[0] )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_31  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [31]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [31])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_30  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [30]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [30])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_29  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [29]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [29])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_28  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [28]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [28])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_27  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [27]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [27])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_26  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [26]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [26])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_25  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [25]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [25])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_24  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [24]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [24])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_23  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [23]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [23])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_22  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [22]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [22])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_21  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [21]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [21])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_20  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [20]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [20])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_19  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [19]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [19])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_18  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [18]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [18])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_17  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [17]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [17])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_16  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [16]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [16])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_15  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [15]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [15])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_14  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [14]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [14])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_13  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [13]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [13])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_12  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [12]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [12])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_11  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [11]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [11])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_10  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [10]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [10])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_9  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [9]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [9])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_8  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [8]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [8])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0])
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 )
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_63  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<63> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [63])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_62  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<62> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [62])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_61  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<61> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [61])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_60  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<60> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [60])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_59  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<59> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [59])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_58  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<58> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [58])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_57  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<57> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [57])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_56  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<56> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [56])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_55  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<55> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [55])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_54  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<54> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [54])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_53  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<53> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [53])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_52  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<52> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [52])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_51  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<51> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [51])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_50  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<50> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [50])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_49  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<49> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [49])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_48  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<48> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [48])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_47  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<47> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [47])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_46  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<46> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [46])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_45  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<45> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [45])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_44  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<44> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [44])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_43  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<43> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [43])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_42  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<42> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [42])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_41  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<41> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [41])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_40  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<40> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [40])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_39  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<39> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [39])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_38  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<38> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [38])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_37  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<37> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [37])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_36  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<36> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [36])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_35  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<35> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [35])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_34  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<34> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [34])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_33  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<33> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [33])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_32  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<32> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [32])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_31  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<31> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [31])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_30  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<30> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [30])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_29  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<29> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [29])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_28  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<28> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [28])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_27  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<27> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [27])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_26  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<26> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [26])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_25  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<25> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [25])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_24  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<24> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [24])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_23  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<23> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [23])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_22  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<22> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [22])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_21  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<21> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [21])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_20  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<20> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [20])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_19  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<19> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [19])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_18  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<18> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [18])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_17  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<17> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [17])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_16  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<16> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [16])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_15  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<15> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [15])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_14  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<14> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [14])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_13  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<13> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [13])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_12  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<12> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [12])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_11  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<11> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [11])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_10  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<10> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [10])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_9  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<9> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [9])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_8  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<8> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [8])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<7> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [7])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<6> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [6])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<5> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [5])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<4> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [4])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_out_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<3> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [3])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<2> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [2])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<1> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [1])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_out_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<0> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_out [0])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/c_out_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<7> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/c_out [7])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/c_out_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<6> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/c_out [6])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/c_out_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<5> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/c_out [5])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/c_out_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<4> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/c_out [4])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/c_out_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<3> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/c_out [3])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/c_out_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<2> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/c_out [2])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/c_out_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<1> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/c_out [1])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/c_out_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<0> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/c_out [0])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_63  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[63] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [63])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_62  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[62] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [62])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_61  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[61] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [61])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_60  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[60] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [60])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_59  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[59] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [59])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_d1_58  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[58] ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [58])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_d1_57  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[57] ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [57])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_d1_56  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[56] ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [56])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_55  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[55] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [55])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_54  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[54] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [54])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_53  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[53] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [53])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_52  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[52] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [52])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_51  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[51] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [51])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_d1_50  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[50] ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [50])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_d1_49  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[49] ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [49])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_d1_48  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[48] ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [48])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_47  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[47] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [47])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_46  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[46] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [46])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_45  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[45] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [45])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_44  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[44] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [44])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_43  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[43] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [43])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_d1_42  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[42] ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [42])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_d1_41  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[41] ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [41])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_d1_40  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[40] ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [40])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_39  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[39] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [39])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_38  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[38] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [38])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_37  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[37] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [37])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_36  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[36] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [36])
  );
  FDR   \U0/xgmac_inst/txgen/startalignment/d_d1_35  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[35] ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [35])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_d1_34  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[34] ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [34])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_d1_33  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[33] ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [33])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/d_d1_32  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/pipe_dout[32] ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/d_d1 [32])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/c_d1_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [7]),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/c_d1 [7])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/c_d1_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [6]),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/c_d1 [6])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/c_d1_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [5]),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/c_d1 [5])
  );
  FDS   \U0/xgmac_inst/txgen/startalignment/c_d1_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [4]),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/startalignment/c_d1 [4])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_eof ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data_valid [7]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data_valid [6]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [6])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data_valid [5]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [5])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data_valid [4]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data_valid [3]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [3])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data_valid [2]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [2])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data_valid [1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [1])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_data_valid [0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_xor<14>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<13>_2909 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count61_6261 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<14> )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_xor<13>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<12>_2910 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count51_6207 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<13> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<13>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<12>_2910 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count51_6207 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<13>_2909 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_xor<12>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<11>_2911 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count41_6208 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<12> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<12>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<11>_2911 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count41_6208 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<12>_2910 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_xor<11>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<10>_2912 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count31_6209 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<11> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<11>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<10>_2912 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count31_6209 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<11>_2911 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_xor<10>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<9>_2913 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count23_6210 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<10> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<10>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<9>_2913 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count23_6210 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<10>_2912 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_xor<9>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<8>_2914 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count151_6211 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<9> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<9>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<8>_2914 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count151_6211 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<9>_2913 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_xor<8>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<7>_2915 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count14 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<8> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<8>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<7>_2915 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count14 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<8>_2914 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_xor<7>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<6>_2916 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count13 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<7> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<7>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<6>_2916 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count13 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<7>_2915 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_xor<6>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<5>_2917 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count123_6214 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<6> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<6>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<5>_2917 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count123_6214 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<6>_2916 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_xor<5>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<4>_2918 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count11 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<5> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<5>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<4>_2918 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count11 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<5>_2917 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_xor<4>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<3>_2919 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count101_6216 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<4> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<4>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<3>_2919 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count101_6216 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<4>_2918 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_xor<3>  (
    .CI(N1),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_lut<3>_2920 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<3> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<3>  (
    .CI(N1),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_lut<3>_2920 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_cy<3>_2919 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<12>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [11]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<12>_rt_6262 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [12])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<11>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [10]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<11>_rt_6217 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [11])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<11>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [10]),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<11>_rt_6217 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [11])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<10>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [9]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<10>_rt_6218 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [10])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<10>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [9]),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<10>_rt_6218 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [10])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<9>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [8]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<9>_rt_6219 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [9])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<9>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [8]),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<9>_rt_6219 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [9])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<8>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [7]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<8>_rt_6220 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [8])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<8>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [7]),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<8>_rt_6220 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [8])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<7>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [6]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<7>_rt_6221 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [7])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<7>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [6]),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<7>_rt_6221 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [7])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<6>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [5]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<6>_rt_6222 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [6])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<6>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [5]),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<6>_rt_6222 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [6])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<5>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [4]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<5>_rt_6223 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [5])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<5>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [4]),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<5>_rt_6223 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [5])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<4>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [3]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<4>_rt_6224 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [4])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<4>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [3]),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<4>_rt_6224 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [4])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<3>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [2]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<3>_rt_6225 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [3])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<3>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [2]),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<3>_rt_6225 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [3])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<2>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [1]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<2>_rt_6226 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [2])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<2>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [1]),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<2>_rt_6226 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [2])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<1>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [0]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<1>_rt_6227 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [1])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<1>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [0]),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<1>_rt_6227 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [1])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<0>  (
    .CI(N1),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_lut [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [0])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<0>  (
    .CI(N1),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_lut [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [0])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_xor<14>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<13>_2934 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_xor<14>_rt_6263 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<14> )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_xor<13>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<12>_2935 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<13>_rt_6228 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<13> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<13>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<12>_2935 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<13>_rt_6228 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<13>_2934 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_xor<12>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<11>_2936 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<12>_rt_6229 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<12> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<12>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<11>_2936 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<12>_rt_6229 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<12>_2935 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_xor<11>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<10>_2937 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<11>_rt_6230 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<11> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<11>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<10>_2937 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<11>_rt_6230 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<11>_2936 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_xor<10>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<9>_2938 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<10>_rt_6231 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<10> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<10>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<9>_2938 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<10>_rt_6231 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<10>_2937 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_xor<9>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<8>_2939 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<9>_rt_6232 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<9> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<9>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<8>_2939 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<9>_rt_6232 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<9>_2938 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_xor<8>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<7>_2940 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<8>_rt_6233 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<8> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<8>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<7>_2940 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<8>_rt_6233 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<8>_2939 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_xor<7>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<6>_2941 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<7>_rt_6234 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<7> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<7>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<6>_2941 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<7>_rt_6234 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<7>_2940 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_xor<6>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<5>_2942 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<6>_rt_6235 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<6> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<6>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<5>_2942 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<6>_rt_6235 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<6>_2941 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_xor<5>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<4>_2943 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<5>_rt_6236 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<5> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<5>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<4>_2943 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<5>_rt_6236 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<5>_2942 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_xor<4>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<3>_2944 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<4>_rt_6237 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<4> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<4>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<3>_2944 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<4>_rt_6237 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<4>_2943 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_xor<3>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<2>_2945 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<3>_rt_6238 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<3> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<3>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<2>_2945 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<3>_rt_6238 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<3>_2944 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_xor<2>  (
    .CI(N1),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_lut<2> ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<2> )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<2>  (
    .CI(N1),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_lut<2> ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<2>_2945 )
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_11  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0821_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count11 ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [11])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_10  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0821_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count10 ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [10])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_9  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0821_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count9 ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [9])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_8  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0821_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count8 ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [8])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_6  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0821_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count6 ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [6])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_1  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0821_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count1 ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [1])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_0  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0821_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [0])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count_3  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0817_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_count3 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count [3])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count_2  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0817_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_count2 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count [2])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count_1  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0817_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_count1 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count [1])
  );
  FDSE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count_0  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0817_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_count ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count [0])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_12  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0825_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [12]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [12])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_11  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0825_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [11]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [11])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_10  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0825_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [10]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [10])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_9  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0825_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [9]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [9])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_8  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0825_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [8]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [8])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_7  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0825_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [7]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [7])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_6  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0825_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [6]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [6])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_5  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0825_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [5]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [5])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_4  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0825_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [4]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [4])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_3  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0825_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [3]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [3])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_2  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0825_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [2]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [2])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_1  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0825_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [1]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [1])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_0  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0825_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Result [0]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In3 ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/tx_en_0 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In2 ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/tx_en_0 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In3 ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/tx_en_0 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In4 ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/tx_en_0 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4_3155 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<11>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [10]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [11]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count11 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<11>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [11]),
    .I2(\U0/xgmac_inst/txgen/mtu_size_frame [14]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [11])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<10>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [9]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [10]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count10 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<10>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [9]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [10]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [10])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<10>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [10]),
    .I2(\U0/xgmac_inst/txgen/mtu_size_frame [13]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [10])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<9>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [8]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [9]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count9 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<9>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [8]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [9]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [9])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<9>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [9]),
    .I2(\U0/xgmac_inst/txgen/mtu_size_frame [12]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [9])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<8>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [7]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [8]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count8 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<8>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [7]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [8]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [8])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<8>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [8]),
    .I2(\U0/xgmac_inst/txgen/mtu_size_frame [11]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [8])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<7>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [6]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [7]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count7 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<7>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [6]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [7]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [7])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<7>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [7]),
    .I2(\U0/xgmac_inst/txgen/mtu_size_frame [10]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [7])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<6>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [5]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [6]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count6 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<6>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [5]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [6]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [6])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<6>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [6]),
    .I2(\U0/xgmac_inst/txgen/mtu_size_frame [9]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [6])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<5>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [4]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [5]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count5 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<5>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [4]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [5]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [5])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<5>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [5]),
    .I2(\U0/xgmac_inst/txgen/mtu_size_frame [8]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [5])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<4>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [3]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [4]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count4 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<4>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [3]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [4]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [4])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<4>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [4]),
    .I2(\U0/xgmac_inst/txgen/mtu_size_frame [7]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [4])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<3>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [2]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [3]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count3 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<3>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [2]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [3]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [3])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<3>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [3]),
    .I2(\U0/xgmac_inst/txgen/mtu_size_frame [6]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [3])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<2>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [1]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [2]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count2 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<2>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [1]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [2]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [2])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<2>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [2]),
    .I2(\U0/xgmac_inst/txgen/mtu_size_frame [5]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [2])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<1>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [0]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [1]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count1 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<1>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [0]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [1]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [1])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<1>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [1]),
    .I2(\U0/xgmac_inst/txgen/mtu_size_frame [4]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [1])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<0>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<0>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [0])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<0>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [0]),
    .I2(\U0/xgmac_inst/txgen/mtu_size_frame [3]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [0])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_14  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_valid1_3014 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[14] ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Reset_OR_DriverANDClockEnable1 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[14] )
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_13  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_valid1_3014 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[13] ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Reset_OR_DriverANDClockEnable1 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[13] )
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_12  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_valid1_3014 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[12] ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Reset_OR_DriverANDClockEnable1 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[12] )
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_11  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_valid1_3014 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[11] ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Reset_OR_DriverANDClockEnable1 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[11] )
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_10  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_valid1_3014 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[10] ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Reset_OR_DriverANDClockEnable1 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[10] )
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_9  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_valid1_3014 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[9] ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Reset_OR_DriverANDClockEnable1 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[9] )
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_8  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_valid1_3014 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[8] ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Reset_OR_DriverANDClockEnable1 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[8] )
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_7  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_valid1_3014 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[7] ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Reset_OR_DriverANDClockEnable1 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[7] )
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_5  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_valid1_3014 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[5] ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Reset_OR_DriverANDClockEnable1 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[5] )
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_4  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_valid1_3014 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[4] ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Reset_OR_DriverANDClockEnable1 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[4] )
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_3  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_valid1_3014 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[3] ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Reset_OR_DriverANDClockEnable1 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[3] )
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_2  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_valid1_3014 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[2] ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Reset_OR_DriverANDClockEnable1 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[2] )
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_1  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_valid1_3014 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[1] ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Reset_OR_DriverANDClockEnable1 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[1] )
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_0  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_valid1_3014 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[0] ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Reset_OR_DriverANDClockEnable1 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg[0] )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/reg_next_terminate_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_mux_218_OUT [4]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_0 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/reg_next_terminate [4])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/reg_next_terminate_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_mux_218_OUT [3]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_0 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/reg_next_terminate [3])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/reg_next_terminate_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_mux_218_OUT [2]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_0 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/reg_next_terminate [2])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/reg_next_terminate_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_mux_218_OUT [1]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_0 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/reg_next_terminate [1])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/reg_next_terminate_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_mux_218_OUT [0]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_0 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/reg_next_terminate [0])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_d  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_int ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_d_3186 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_next_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_MUX_1287_o ),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_0 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_next_reg_3165 )
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count_1  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0777_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count[2]_GND_27_o_mux_90_OUT<1> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count [1])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count_0  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0777_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count[2]_GND_27_o_mux_90_OUT<0> ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count [0])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_reached_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_len_reached_3159 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_reached_reg_3180 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_d_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_d [2])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_d_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_d [1])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_d_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_d [0])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_2890 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1_3189 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_11  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [11]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_11_3115 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_10  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [10]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_10_3114 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_9  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [9]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_9_3113 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_8  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [8]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_8_3112 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [7]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_7_3111 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [6]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_6_3110 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [5]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_5_3109 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [4]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_4_3108 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [3]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_3_3107 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [2]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_2_3106 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_1_3105 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_0_3104 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes_reg_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes [2]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes_reg_2_3103 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes_reg_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes [1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes_reg_1_3102 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes_reg_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes [0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes_reg_0_3101 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/flip  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/flip_int_3153 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/flip_766 )
  );
  FD   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_GND_27_o_mux_58_OUT<7> ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct[7] )
  );
  FD   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_GND_27_o_mux_58_OUT<6> ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct[6] )
  );
  FD   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_GND_27_o_mux_58_OUT<2> ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct[2] )
  );
  FDS   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_INV_990_o ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/in_frame_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/sending_frame ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/in_frame_reg_3182 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_underrun ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_764 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_reg_3188 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 )
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_8  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/_n0018_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count8 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [8])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_7  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/_n0018_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count7 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [7])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_6  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/_n0018_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count6 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [6])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_5  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/_n0018_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count5 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [5])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_4  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/_n0018_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count4 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [4])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_3  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/_n0018_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count3 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [3])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_2  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/_n0018_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count2 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [2])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_1  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/_n0018_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count1 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [1])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_0  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/_n0018_inv ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Result [2]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mcount_frame_offset_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset [2])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Result [1]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mcount_frame_offset_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset [1])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Result [0]),
    .R(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mcount_frame_offset_val ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset [0])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_xor<8>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [7]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [8]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count8 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut<8>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [8]),
    .I2(N1),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [8])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_xor<7>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [6]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [7]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count7 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<7>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [6]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [7]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [7])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut<7>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [7]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [7]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [7])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_xor<6>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [5]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [6]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count6 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<6>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [5]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [6]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [6])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut<6>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [6]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [6]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [6])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_xor<5>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [4]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [5]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count5 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<5>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [4]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [5]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [5])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut<5>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [5]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [5]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [5])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_xor<4>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [3]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [4]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count4 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<4>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [3]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [4]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [4])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut<4>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [4]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [4]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [4])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_xor<3>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [2]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [3]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count3 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<3>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [2]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [3]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [3])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut<3>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [3]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [3]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [3])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_xor<2>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [1]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [2]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count2 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<2>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [1]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [2]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [2])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut<2>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [2]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [2]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [2])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_xor<1>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [0]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [1]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count1 )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<1>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [0]),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [1]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [1])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut<1>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [1]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [1]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [1])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_xor<0>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<0>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [0])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut<0>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [0]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [0])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In3_3201 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/min_ifg_crc_mode_AND_289_o ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof_3268 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ack_d2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1_1521 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ack_d2_3277 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_underrun  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/PWR_31_o_GND_28_o_OR_417_o ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_underrun_3276 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_in_frame  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/GND_28_o_INV_1008_o ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_in_frame_3278 )
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_xor<11>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [10]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_xor<11>_rt_6264 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [8])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_xor<10>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [9]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<10>_rt_6239 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [7])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<10>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [9]),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<10>_rt_6239 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [10])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_xor<9>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [8]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<9>_rt_6240 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [6])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<9>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [8]),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<9>_rt_6240 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [9])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_xor<8>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [7]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<8>_rt_6241 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [5])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<8>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [7]),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<8>_rt_6241 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [8])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_xor<7>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [6]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<7>_rt_6242 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [4])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<7>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [6]),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<7>_rt_6242 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [7])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_xor<6>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [5]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<6>_rt_6243 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [3])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<6>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [5]),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<6>_rt_6243 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [6])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_xor<5>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [4]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<5>_rt_6244 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [2])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<5>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [4]),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<5>_rt_6244 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [5])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_xor<4>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [3]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<4>_rt_6245 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [1])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<4>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [3]),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<4>_rt_6245 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [4])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_xor<3>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [2]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut [3]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [0])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<3>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [2]),
    .DI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [3]),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut [3]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut<3>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [3]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof [3]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut [3])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_xor<2>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [1]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut [2]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip )
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<2>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [1]),
    .DI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [2]),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut [2]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [2])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_xor<1>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [0]),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut [1]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_value [1])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<1>  (
    .CI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [0]),
    .DI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [1]),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut [1]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [1])
  );
  XORCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_xor<0>  (
    .CI(N1),
    .LI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_value [0])
  );
  MUXCY   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<0>  (
    .CI(N1),
    .DI(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [0]),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy [0])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_10  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In3_3201 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value [8]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [10])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_9  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In3_3201 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value [7]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [9])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_8  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In3_3201 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value [6]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [8])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_7  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In3_3201 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value [5]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [7])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_6  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In3_3201 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value [4]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [6])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_5  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In3_3201 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value [3]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [5])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_4  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In3_3201 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value [2]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [4])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_3  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In3_3201 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value [1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [3])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_2  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In3_3201 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value [0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [2])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_1  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In3_3201 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_value [1]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [1])
  );
  FDRE   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0  (
    .C(tx_clk0),
    .CE(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In3_3201 ),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_value [0]),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [0])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/ifg_dic_frame_761 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1_3333 )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_control_bus[0].delay_control_bits  (
    .A0(N0),
    .A1(N0),
    .A2(N1),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/data_valid [0]),
    .Q(\U0/xgmac_inst/rxgen/data_valid_srl16 [0])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_control_bus[1].delay_control_bits  (
    .A0(N0),
    .A1(N0),
    .A2(N1),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/data_valid [1]),
    .Q(\U0/xgmac_inst/rxgen/data_valid_srl16 [1])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_control_bus[2].delay_control_bits  (
    .A0(N0),
    .A1(N0),
    .A2(N1),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/data_valid [2]),
    .Q(\U0/xgmac_inst/rxgen/data_valid_srl16 [2])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_control_bus[3].delay_control_bits  (
    .A0(N0),
    .A1(N0),
    .A2(N1),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/data_valid [3]),
    .Q(\U0/xgmac_inst/rxgen/data_valid_srl16 [3])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_control_bus[4].delay_control_bits  (
    .A0(N0),
    .A1(N0),
    .A2(N1),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/data_valid [4]),
    .Q(\U0/xgmac_inst/rxgen/data_valid_srl16 [4])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_control_bus[5].delay_control_bits  (
    .A0(N0),
    .A1(N0),
    .A2(N1),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/data_valid [5]),
    .Q(\U0/xgmac_inst/rxgen/data_valid_srl16 [5])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_control_bus[6].delay_control_bits  (
    .A0(N0),
    .A1(N0),
    .A2(N1),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/data_valid [6]),
    .Q(\U0/xgmac_inst/rxgen/data_valid_srl16 [6])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_control_bus[7].delay_control_bits  (
    .A0(N0),
    .A1(N0),
    .A2(N1),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/data_valid [7]),
    .Q(\U0/xgmac_inst/rxgen/data_valid_srl16 [7])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[0].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [0]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [0])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[1].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [1]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [1])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[2].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [2]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [2])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[3].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [3]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [3])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[4].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [4]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [4])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[5].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [5]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [5])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[6].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [6]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [6])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[7].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [7]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [7])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[8].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [8]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [8])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[9].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [9]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [9])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[10].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [10]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [10])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[11].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [11]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [11])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[12].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [12]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [12])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[13].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [13]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [13])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[14].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [14]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [14])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[15].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [15]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [15])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[16].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [16]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [16])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[17].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [17]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [17])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[18].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [18]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [18])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[19].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [19]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [19])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[20].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [20]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [20])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[21].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [21]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [21])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[22].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [22]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [22])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[23].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [23]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [23])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[24].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [24]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [24])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[25].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [25]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [25])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[26].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [26]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [26])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[27].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [27]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [27])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[28].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [28]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [28])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[29].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [29]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [29])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[30].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [30]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [30])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[31].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [31]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [31])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[32].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [32]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [32])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[33].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [33]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [33])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[34].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [34]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [34])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[35].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [35]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [35])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[36].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [36]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [36])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[37].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [37]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [37])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[38].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [38]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [38])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[39].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [39]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [39])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[40].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [40]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [40])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[41].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [41]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [41])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[42].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [42]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [42])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[43].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [43]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [43])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[44].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [44]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [44])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[45].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [45]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [45])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[46].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [46]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [46])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[47].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [47]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [47])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[48].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [48]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [48])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[49].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [49]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [49])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[50].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [50]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [50])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[51].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [51]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [51])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[52].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [52]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [52])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[53].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [53]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [53])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[54].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [54]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [54])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[55].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [55]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [55])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[56].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [56]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [56])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[57].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [57]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [57])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[58].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [58]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [58])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[59].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [59]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [59])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[60].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [60]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [60])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[61].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [61]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [61])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[62].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [62]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [62])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_data_bus[63].delay_data_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [63]),
    .Q(\U0/xgmac_inst/rxgen/data_srl16 [63])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_exceed_18bytes  (
    .A0(N1),
    .A1(N0),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/exceed_18bytes_3825 ),
    .Q(\U0/xgmac_inst/rxgen/exceed_18bytes_srl16_temp )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_exceed_length_type  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/exceed_length_type_3826 ),
    .Q(\U0/xgmac_inst/rxgen/exceed_length_type_srl16_temp )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_exceed_min_frame  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/exceed_min_length_3827 ),
    .Q(\U0/xgmac_inst/rxgen/exceed_min_frame_srl16_temp )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_vlan_frame  (
    .A0(N0),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/address_decoding/frame_is_vlan_3789 ),
    .Q(\U0/xgmac_inst/rxgen/vlan_frame_srl16_temp )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_type_frame  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/address_decoding/frame_is_type_3790 ),
    .Q(\U0/xgmac_inst/rxgen/type_frame_srl16_temp )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_add_pause_frame  (
    .A0(N0),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/address_decoding/add_control_enable_3791 ),
    .Q(\U0/xgmac_inst/rxgen/add_pause_frame_srl16_temp )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_pause_frame  (
    .A0(N0),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/address_decoding/control_enable_3792 ),
    .Q(\U0/xgmac_inst/rxgen/pause_frame_srl16_temp )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_multicast  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/address_decoding/multicast_match_3787 ),
    .Q(\U0/xgmac_inst/rxgen/multicast_frame_srl16_temp )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/delay_broadcast  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/address_decoding/broadcast_match_3788 ),
    .Q(\U0/xgmac_inst/rxgen/broadcast_frame_srl16_temp )
  );
  FDR   \U0/xgmac_inst/rxgen/rx_good_frame_int  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rx_good_frame_comb ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_good_frame_int_3335 )
  );
  FDR   \U0/xgmac_inst/rxgen/rx_bad_frame_int  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rx_bad_frame_comb ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_bad_frame_int_3334 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/vlan_frame_srl16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/vlan_frame_srl16_temp ),
    .Q(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/vlan_frame_srl16 )
  );
  FD   \U0/xgmac_inst/rxgen/type_frame_srl16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/type_frame_srl16_temp ),
    .Q(\U0/xgmac_inst/rxgen/type_frame_srl16_3685 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/add_pause_frame_srl16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/add_pause_frame_srl16_temp ),
    .Q(\U0/xgmac_inst/rxgen/add_pause_frame_srl16_3686 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/pause_frame_srl16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/pause_frame_srl16_temp ),
    .Q(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/pause_frame_srl16 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/multicast_frame_srl16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/multicast_frame_srl16_temp ),
    .Q(\U0/xgmac_inst/rxgen/multicast_frame_srl16_448 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/broadcast_frame_srl16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/broadcast_frame_srl16_temp ),
    .Q(\U0/xgmac_inst/rxgen/broadcast_frame_srl16_449 )
  );
  FDS   \U0/xgmac_inst/rxgen/crc_reset  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/crc_reset_3336 )
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_valid_int_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_valid [7]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_valid_int [7])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_valid_int_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_valid [6]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_valid_int [6])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_valid_int_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_valid [5]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_valid_int [5])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_valid_int_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_valid [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_valid_int [4])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_valid_int_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_valid [3]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_valid_int [3])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_valid_int_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_valid [2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_valid_int [2])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_valid_int_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_valid [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_valid_int [1])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_valid_int_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_valid [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_valid_int [0])
  );
  FDR   \U0/xgmac_inst/rxgen/data_valid_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_valid_srl16 [7]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data_valid [7])
  );
  FDR   \U0/xgmac_inst/rxgen/data_valid_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_valid_srl16 [6]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data_valid [6])
  );
  FDR   \U0/xgmac_inst/rxgen/data_valid_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_valid_srl16 [5]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data_valid [5])
  );
  FDR   \U0/xgmac_inst/rxgen/data_valid_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_valid_srl16 [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data_valid [4])
  );
  FDR   \U0/xgmac_inst/rxgen/data_valid_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_valid_srl16 [3]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data_valid [3])
  );
  FDR   \U0/xgmac_inst/rxgen/data_valid_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_valid_srl16 [2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data_valid [2])
  );
  FDR   \U0/xgmac_inst/rxgen/data_valid_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_valid_srl16 [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data_valid [1])
  );
  FDR   \U0/xgmac_inst/rxgen/data_valid_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_valid_srl16 [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data_valid [0])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_63  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [63]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [63])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_62  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [62]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [62])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_61  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [61]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [61])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_60  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [60]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [60])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_59  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [59]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [59])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_58  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [58]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [58])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_57  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [57]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [57])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_56  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [56]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [56])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_55  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [55]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [55])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_54  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [54]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [54])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_53  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [53]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [53])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_52  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [52]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [52])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_51  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [51]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [51])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_50  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [50]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [50])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_49  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [49]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [49])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_48  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [48]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [48])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_47  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [47]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [47])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_46  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [46]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [46])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_45  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [45]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [45])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_44  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [44]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [44])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_43  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [43]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [43])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_42  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [42]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [42])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_41  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [41]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [41])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_40  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [40]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [40])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_39  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [39]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [39])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_38  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [38]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [38])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_37  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [37]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [37])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_36  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [36]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [36])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_35  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [35]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [35])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_34  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [34]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [34])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_33  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [33]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [33])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_32  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [32]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [32])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_31  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [31]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [31])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_30  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [30]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [30])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_29  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [29]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [29])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_28  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [28]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [28])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_27  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [27]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [27])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_26  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [26]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [26])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_25  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [25]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [25])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_24  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [24]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [24])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_23  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [23]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [23])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_22  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [22]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [22])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_21  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [21]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [21])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_20  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [20]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [20])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_19  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [19]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [19])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_18  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [18]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [18])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_17  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [17]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [17])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [16]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [16])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_15  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [15]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [15])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_14  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [14]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [14])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_13  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [13]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [13])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_12  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [12]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [12])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_11  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [11]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [11])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_10  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [10]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [10])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_9  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [9]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [9])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_8  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [8]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [8])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [7]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [7])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [6]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [6])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [5]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [5])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [4])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [3]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [3])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [2])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [1])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_data_int_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_data_int [0])
  );
  FDR   \U0/xgmac_inst/rxgen/frame_start_reg2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/exceed_18bytes_srl16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/exceed_18bytes_srl16_temp ),
    .Q(\U0/xgmac_inst/rxgen/exceed_18bytes_srl16_3682 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/exceed_min_frame_srl16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/exceed_min_frame_srl16_temp ),
    .Q(\U0/xgmac_inst/rxgen/exceed_min_frame_srl16_3684 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/exceed_length_type_srl16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/exceed_length_type_srl16_temp ),
    .Q(\U0/xgmac_inst/rxgen/exceed_length_type_srl16_3683 )
  );
  FDR   \U0/xgmac_inst/rxgen/data_63  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [63]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [63])
  );
  FDR   \U0/xgmac_inst/rxgen/data_62  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [62]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [62])
  );
  FDR   \U0/xgmac_inst/rxgen/data_61  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [61]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [61])
  );
  FDR   \U0/xgmac_inst/rxgen/data_60  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [60]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [60])
  );
  FDR   \U0/xgmac_inst/rxgen/data_59  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [59]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [59])
  );
  FDR   \U0/xgmac_inst/rxgen/data_58  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [58]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [58])
  );
  FDR   \U0/xgmac_inst/rxgen/data_57  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [57]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [57])
  );
  FDR   \U0/xgmac_inst/rxgen/data_56  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [56]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [56])
  );
  FDR   \U0/xgmac_inst/rxgen/data_55  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [55]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [55])
  );
  FDR   \U0/xgmac_inst/rxgen/data_54  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [54]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [54])
  );
  FDR   \U0/xgmac_inst/rxgen/data_53  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [53]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [53])
  );
  FDR   \U0/xgmac_inst/rxgen/data_52  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [52]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [52])
  );
  FDR   \U0/xgmac_inst/rxgen/data_51  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [51]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [51])
  );
  FDR   \U0/xgmac_inst/rxgen/data_50  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [50]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [50])
  );
  FDR   \U0/xgmac_inst/rxgen/data_49  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [49]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [49])
  );
  FDR   \U0/xgmac_inst/rxgen/data_48  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [48]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [48])
  );
  FDR   \U0/xgmac_inst/rxgen/data_47  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [47]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [47])
  );
  FDR   \U0/xgmac_inst/rxgen/data_46  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [46]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [46])
  );
  FDR   \U0/xgmac_inst/rxgen/data_45  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [45]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [45])
  );
  FDR   \U0/xgmac_inst/rxgen/data_44  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [44]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [44])
  );
  FDR   \U0/xgmac_inst/rxgen/data_43  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [43]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [43])
  );
  FDR   \U0/xgmac_inst/rxgen/data_42  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [42]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [42])
  );
  FDR   \U0/xgmac_inst/rxgen/data_41  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [41]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [41])
  );
  FDR   \U0/xgmac_inst/rxgen/data_40  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [40]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [40])
  );
  FDR   \U0/xgmac_inst/rxgen/data_39  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [39]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [39])
  );
  FDR   \U0/xgmac_inst/rxgen/data_38  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [38]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [38])
  );
  FDR   \U0/xgmac_inst/rxgen/data_37  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [37]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [37])
  );
  FDR   \U0/xgmac_inst/rxgen/data_36  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [36]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [36])
  );
  FDR   \U0/xgmac_inst/rxgen/data_35  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [35]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [35])
  );
  FDR   \U0/xgmac_inst/rxgen/data_34  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [34]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [34])
  );
  FDR   \U0/xgmac_inst/rxgen/data_33  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [33]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [33])
  );
  FDR   \U0/xgmac_inst/rxgen/data_32  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [32]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [32])
  );
  FDR   \U0/xgmac_inst/rxgen/data_31  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [31]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [31])
  );
  FDR   \U0/xgmac_inst/rxgen/data_30  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [30]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [30])
  );
  FDR   \U0/xgmac_inst/rxgen/data_29  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [29]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [29])
  );
  FDR   \U0/xgmac_inst/rxgen/data_28  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [28]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [28])
  );
  FDR   \U0/xgmac_inst/rxgen/data_27  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [27]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [27])
  );
  FDR   \U0/xgmac_inst/rxgen/data_26  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [26]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [26])
  );
  FDR   \U0/xgmac_inst/rxgen/data_25  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [25]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [25])
  );
  FDR   \U0/xgmac_inst/rxgen/data_24  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [24]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [24])
  );
  FDR   \U0/xgmac_inst/rxgen/data_23  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [23]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [23])
  );
  FDR   \U0/xgmac_inst/rxgen/data_22  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [22]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [22])
  );
  FDR   \U0/xgmac_inst/rxgen/data_21  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [21]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [21])
  );
  FDR   \U0/xgmac_inst/rxgen/data_20  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [20]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [20])
  );
  FDR   \U0/xgmac_inst/rxgen/data_19  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [19]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [19])
  );
  FDR   \U0/xgmac_inst/rxgen/data_18  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [18]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [18])
  );
  FDR   \U0/xgmac_inst/rxgen/data_17  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [17]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [17])
  );
  FDR   \U0/xgmac_inst/rxgen/data_16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [16]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [16])
  );
  FDR   \U0/xgmac_inst/rxgen/data_15  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [15]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [15])
  );
  FDR   \U0/xgmac_inst/rxgen/data_14  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [14]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [14])
  );
  FDR   \U0/xgmac_inst/rxgen/data_13  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [13]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [13])
  );
  FDR   \U0/xgmac_inst/rxgen/data_12  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [12]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [12])
  );
  FDR   \U0/xgmac_inst/rxgen/data_11  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [11]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [11])
  );
  FDR   \U0/xgmac_inst/rxgen/data_10  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [10]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [10])
  );
  FDR   \U0/xgmac_inst/rxgen/data_9  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [9]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [9])
  );
  FDR   \U0/xgmac_inst/rxgen/data_8  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [8]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [8])
  );
  FDR   \U0/xgmac_inst/rxgen/data_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [7]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [7])
  );
  FDR   \U0/xgmac_inst/rxgen/data_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [6]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [6])
  );
  FDR   \U0/xgmac_inst/rxgen/data_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [5]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [5])
  );
  FDR   \U0/xgmac_inst/rxgen/data_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [4])
  );
  FDR   \U0/xgmac_inst/rxgen/data_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [3]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [3])
  );
  FDR   \U0/xgmac_inst/rxgen/data_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [2])
  );
  FDR   \U0/xgmac_inst/rxgen/data_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [1])
  );
  FDR   \U0/xgmac_inst/rxgen/data_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/data_srl16 [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/data [0])
  );
  FDR   \U0/xgmac_inst/rxgen/frame_start_reg1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 )
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_63  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [63]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [63])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_62  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [62]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [62])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_61  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [61]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [61])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_60  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [60]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [60])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_59  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [59]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [59])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_58  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [58]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [58])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_57  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [57]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [57])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_56  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [56]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [56])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_55  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [55]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [55])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_54  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [54]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [54])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_53  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [53]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [53])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_52  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [52]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [52])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_51  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [51]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [51])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_50  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [50]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [50])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_49  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [49]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [49])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_48  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [48]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [48])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_47  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [47]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [47])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_46  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [46]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [46])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_45  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [45]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [45])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_44  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [44]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [44])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_43  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [43]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [43])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_42  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [42]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [42])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_41  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [41]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [41])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_40  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [40]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [40])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_39  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [39]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [39])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_38  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [38]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [38])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_37  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [37]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [37])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_36  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [36]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [36])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_35  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [35]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [35])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_34  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [34]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [34])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_33  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [33]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [33])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_32  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [32]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [32])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_31  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [31]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [31])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_30  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [30]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [30])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_29  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [29]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [29])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_28  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [28]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [28])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_27  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [27]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [27])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_26  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [26]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [26])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_25  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [25]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [25])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_24  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [24]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [24])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_23  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [23]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [23])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_22  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [22]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [22])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_21  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [21]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [21])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_20  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [20]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [20])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_19  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [19]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [19])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_18  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [18]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [18])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_17  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [17]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [17])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [16]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [16])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_15  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [15]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [15])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_14  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [14]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [14])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_13  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [13]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [13])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_12  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [12]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [12])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_11  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [11]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [11])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_10  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [10]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [10])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_9  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [9]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [9])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_8  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [8]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [8])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [7]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [7])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [6]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [6])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [5]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [5])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [4])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [3]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [3])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [2])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [1])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg3_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [0])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_63  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [63]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [63])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_62  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [62]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [62])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_61  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [61]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [61])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_60  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [60]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [60])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_59  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [59]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [59])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_58  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [58]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [58])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_57  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [57]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [57])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_56  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [56]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [56])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_55  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [55]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [55])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_54  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [54]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [54])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_53  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [53]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [53])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_52  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [52]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [52])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_51  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [51]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [51])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_50  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [50]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [50])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_49  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [49]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [49])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_48  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [48]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [48])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_47  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [47]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [47])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_46  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [46]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [46])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_45  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [45]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [45])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_44  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [44]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [44])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_43  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [43]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [43])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_42  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [42]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [42])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_41  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [41]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [41])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_40  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [40]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [40])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_39  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [39]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [39])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_38  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [38]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [38])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_37  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [37]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [37])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_36  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [36]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [36])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_35  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [35]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [35])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_34  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [34]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [34])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_33  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [33]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [33])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_32  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [32]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [32])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_31  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [31]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [31])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_30  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [30]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [30])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_29  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [29]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [29])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_28  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [28]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [28])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_27  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [27]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [27])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_26  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [26]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [26])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_25  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [25]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [25])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_24  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [24]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [24])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_23  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [23]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [23])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_22  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [22]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [22])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_21  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [21]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [21])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_20  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [20]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [20])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_19  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [19]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [19])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_18  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [18]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [18])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_17  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [17]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [17])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [16]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [16])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_15  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [15]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [15])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_14  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [14]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [14])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_13  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [13]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [13])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_12  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [12]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [12])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_11  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [11]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [11])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_10  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [10]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [10])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_9  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [9]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [9])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_8  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [8]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [8])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [7]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [7])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [6]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [6])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [5]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [5])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [4])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [3]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [3])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [2])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [1])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg2_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg2 [0])
  );
  FDS   \U0/xgmac_inst/rxgen/rxc_sync_reg1_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_out [7]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [7])
  );
  FDS   \U0/xgmac_inst/rxgen/rxc_sync_reg1_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_out [6]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [6])
  );
  FDS   \U0/xgmac_inst/rxgen/rxc_sync_reg1_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_out [5]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [5])
  );
  FDS   \U0/xgmac_inst/rxgen/rxc_sync_reg1_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_out [4]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [4])
  );
  FDS   \U0/xgmac_inst/rxgen/rxc_sync_reg1_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_out [3]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [3])
  );
  FDS   \U0/xgmac_inst/rxgen/rxc_sync_reg1_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_out [2]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [2])
  );
  FDS   \U0/xgmac_inst/rxgen/rxc_sync_reg1_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_out [1]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [1])
  );
  FDS   \U0/xgmac_inst/rxgen/rxc_sync_reg1_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_out [0]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [0])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_63  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [63]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [63])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_62  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [62]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [62])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_61  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [61]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [61])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_60  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [60]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [60])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_59  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [59]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [59])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_58  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [58]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [58])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_57  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [57]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [57])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_56  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [56]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [56])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_55  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [55]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [55])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_54  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [54]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [54])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_53  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [53]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [53])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_52  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [52]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [52])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_51  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [51]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [51])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_50  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [50]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [50])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_49  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [49]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [49])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_48  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [48]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [48])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_47  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [47]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [47])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_46  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [46]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [46])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_45  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [45]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [45])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_44  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [44]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [44])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_43  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [43]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [43])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_42  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [42]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [42])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_41  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [41]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [41])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_40  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [40]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [40])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_39  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [39]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [39])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_38  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [38]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [38])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_37  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [37]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [37])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_36  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [36]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [36])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_35  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [35]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [35])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_34  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [34]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [34])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_33  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [33]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [33])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_32  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [32]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [32])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_31  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [31]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [31])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_30  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [30]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [30])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_29  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [29]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [29])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_28  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [28]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [28])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_27  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [27]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [27])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_26  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [26]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [26])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_25  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [25]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [25])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_24  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [24]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [24])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_23  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [23]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [23])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_22  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [22]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [22])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_21  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [21]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [21])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_20  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [20]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [20])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_19  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [19]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [19])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_18  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [18]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [18])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_17  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [17]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [17])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [16]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [16])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_15  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [15]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [15])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_14  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [14]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [14])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_13  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [13]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [13])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_12  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [12]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [12])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_11  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [11]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [11])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_10  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [10]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [10])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_9  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [9]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [9])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_8  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [8]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [8])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [7]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [7])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [6]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [6])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [5]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [5])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [4])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [3]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [3])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [2])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [1])
  );
  FDR   \U0/xgmac_inst/rxgen/rxd_sync_reg1_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [0])
  );
  FDR   \U0/xgmac_inst/rxgen/start_code_found_reg  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/start_code_found_4070 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/start_code_found_reg_3553 )
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_out_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<7> ),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_out [7])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_out_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<6> ),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_out [6])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_out_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<5> ),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_out [5])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_out_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<4> ),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_out [4])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_out_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<3> ),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_out [3])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_out_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<2> ),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_out [2])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_out_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<1> ),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_out [1])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_out_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<0> ),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_out [0])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_63  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<63> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [63])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_62  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<62> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [62])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_61  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<61> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [61])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_60  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<60> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [60])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_59  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<59> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [59])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_58  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<58> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [58])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_57  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<57> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [57])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_56  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<56> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [56])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_55  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<55> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [55])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_54  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<54> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [54])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_53  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<53> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [53])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_52  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<52> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [52])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_51  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<51> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [51])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_50  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<50> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [50])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_49  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<49> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [49])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_48  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<48> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [48])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_47  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<47> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [47])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_46  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<46> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [46])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_45  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<45> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [45])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_44  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<44> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [44])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_43  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<43> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [43])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_42  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<42> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [42])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_41  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<41> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [41])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_40  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<40> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [40])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_39  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<39> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [39])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_38  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<38> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [38])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_37  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<37> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [37])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_36  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<36> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [36])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_35  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<35> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [35])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_34  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<34> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [34])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_33  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<33> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [33])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_32  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<32> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [32])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_31  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<31> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [31])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_30  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<30> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [30])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_29  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<29> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [29])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_28  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<28> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [28])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_27  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<27> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [27])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_26  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<26> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [26])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_25  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<25> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [25])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_24  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<24> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [24])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_23  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<23> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [23])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_22  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<22> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [22])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_21  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<21> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [21])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_20  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<20> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [20])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_19  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<19> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [19])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_18  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<18> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [18])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_17  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<17> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [17])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<16> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [16])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_15  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<15> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [15])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_14  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<14> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [14])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_13  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<13> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [13])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_12  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<12> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [12])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_11  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<11> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [11])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_10  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<10> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [10])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_9  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<9> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [9])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_8  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<8> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [8])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<7> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [7])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<6> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [6])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<5> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [5])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<4> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [4])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<3> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [3])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<2> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [2])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<1> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [1])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_out_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<0> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_out [0])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg3_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [7]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg3 [7])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg3_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [6]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg3 [6])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg3_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [5]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg3 [5])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg3_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [4]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg3 [4])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_63  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [63]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [63])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_62  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [62]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [62])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_61  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [61]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [61])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_60  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [60]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [60])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_59  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [59]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [59])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_58  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [58]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [58])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_57  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [57]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [57])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_56  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [56]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [56])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_55  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [55]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [55])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_54  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [54]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [54])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_53  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [53]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [53])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_52  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [52]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [52])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_51  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [51]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [51])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_50  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [50]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [50])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_49  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [49]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [49])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_48  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [48]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [48])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_47  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [47]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [47])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_46  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [46]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [46])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_45  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [45]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [45])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_44  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [44]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [44])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_43  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [43]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [43])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_42  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [42]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [42])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_41  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [41]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [41])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_40  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [40]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [40])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_39  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [39]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [39])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_38  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [38]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [38])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_37  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [37]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [37])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_36  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [36]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [36])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_35  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [35]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [35])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_34  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [34]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [34])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_33  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [33]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [33])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg3_32  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [32]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [32])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg2_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [7]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [7])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg2_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [6]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [6])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg2_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [5]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [5])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg2_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [4]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [4])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg2_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [3]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [3])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg2_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [2]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [2])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg2_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [1]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [1])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg2_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [0]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [0])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/start_code_found  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/start_found_4234 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/start_code_found_4070 )
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_63  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [63]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [63])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_62  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [62]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [62])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_61  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [61]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [61])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_60  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [60]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [60])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_59  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [59]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [59])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_58  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [58]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [58])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_57  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [57]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [57])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_56  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [56]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [56])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_55  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [55]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [55])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_54  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [54]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [54])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_53  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [53]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [53])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_52  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [52]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [52])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_51  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [51]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [51])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_50  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [50]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [50])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_49  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [49]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [49])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_48  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [48]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [48])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_47  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [47]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [47])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_46  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [46]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [46])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_45  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [45]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [45])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_44  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [44]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [44])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_43  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [43]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [43])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_42  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [42]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [42])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_41  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [41]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [41])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_40  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [40]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [40])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_39  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [39]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [39])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_38  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [38]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [38])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_37  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [37]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [37])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_36  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [36]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [36])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_35  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [35]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [35])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_34  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [34]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [34])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_33  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [33]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [33])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_32  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [32]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [32])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_31  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [31]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [31])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_30  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [30]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [30])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_29  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [29]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [29])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_28  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [28]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [28])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_27  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [27]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [27])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_26  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [26]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [26])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_25  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [25]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [25])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_24  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [24]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [24])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_23  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [23]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [23])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_22  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [22]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [22])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_21  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [21]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [21])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_20  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [20]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [20])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_19  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [19]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [19])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_18  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [18]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [18])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_17  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [17]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [17])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [16]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [16])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_15  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [15]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [15])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_14  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [14]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [14])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_13  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [13]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [13])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_12  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [12]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [12])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_11  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [11]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [11])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_10  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [10]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [10])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_9  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [9]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [9])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_8  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [8]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [8])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [7]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [7])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [6]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [6])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [5]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [5])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [4])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [3]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [3])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [2])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [1])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg2_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [0])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/start_found_lane4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/start_lane4_comb_ifg_lower_ok_AND_312_o_4155 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/start_found_lane4_4233 )
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/start_found  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/start_lane0_comb_start_found_lane4_OR_460_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/start_found_4234 )
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/ifg_lower_ok  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/ifg_lower_ok_4235 )
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/ifg_upper_ok  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/ifg_upper_ok_4236 )
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg1_7  (
    .C(rx_clk0),
    .D(xgmii_rxc[7]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [7])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg1_6  (
    .C(rx_clk0),
    .D(xgmii_rxc[6]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [6])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg1_5  (
    .C(rx_clk0),
    .D(xgmii_rxc[5]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [5])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg1_4  (
    .C(rx_clk0),
    .D(xgmii_rxc[4]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [4])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg1_3  (
    .C(rx_clk0),
    .D(xgmii_rxc[3]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [3])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg1_2  (
    .C(rx_clk0),
    .D(xgmii_rxc[2]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [2])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg1_1  (
    .C(rx_clk0),
    .D(xgmii_rxc[1]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [1])
  );
  FDS   \U0/xgmac_inst/rxgen/synchronise/rxc_reg1_0  (
    .C(rx_clk0),
    .D(xgmii_rxc[0]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [0])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_63  (
    .C(rx_clk0),
    .D(xgmii_rxd[63]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [63])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_62  (
    .C(rx_clk0),
    .D(xgmii_rxd[62]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [62])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_61  (
    .C(rx_clk0),
    .D(xgmii_rxd[61]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [61])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_60  (
    .C(rx_clk0),
    .D(xgmii_rxd[60]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [60])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_59  (
    .C(rx_clk0),
    .D(xgmii_rxd[59]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [59])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_58  (
    .C(rx_clk0),
    .D(xgmii_rxd[58]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [58])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_57  (
    .C(rx_clk0),
    .D(xgmii_rxd[57]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [57])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_56  (
    .C(rx_clk0),
    .D(xgmii_rxd[56]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [56])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_55  (
    .C(rx_clk0),
    .D(xgmii_rxd[55]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [55])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_54  (
    .C(rx_clk0),
    .D(xgmii_rxd[54]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [54])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_53  (
    .C(rx_clk0),
    .D(xgmii_rxd[53]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [53])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_52  (
    .C(rx_clk0),
    .D(xgmii_rxd[52]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [52])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_51  (
    .C(rx_clk0),
    .D(xgmii_rxd[51]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [51])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_50  (
    .C(rx_clk0),
    .D(xgmii_rxd[50]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [50])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_49  (
    .C(rx_clk0),
    .D(xgmii_rxd[49]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [49])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_48  (
    .C(rx_clk0),
    .D(xgmii_rxd[48]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [48])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_47  (
    .C(rx_clk0),
    .D(xgmii_rxd[47]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [47])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_46  (
    .C(rx_clk0),
    .D(xgmii_rxd[46]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [46])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_45  (
    .C(rx_clk0),
    .D(xgmii_rxd[45]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [45])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_44  (
    .C(rx_clk0),
    .D(xgmii_rxd[44]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [44])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_43  (
    .C(rx_clk0),
    .D(xgmii_rxd[43]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [43])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_42  (
    .C(rx_clk0),
    .D(xgmii_rxd[42]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [42])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_41  (
    .C(rx_clk0),
    .D(xgmii_rxd[41]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [41])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_40  (
    .C(rx_clk0),
    .D(xgmii_rxd[40]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [40])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_39  (
    .C(rx_clk0),
    .D(xgmii_rxd[39]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [39])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_38  (
    .C(rx_clk0),
    .D(xgmii_rxd[38]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [38])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_37  (
    .C(rx_clk0),
    .D(xgmii_rxd[37]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [37])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_36  (
    .C(rx_clk0),
    .D(xgmii_rxd[36]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [36])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_35  (
    .C(rx_clk0),
    .D(xgmii_rxd[35]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [35])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_34  (
    .C(rx_clk0),
    .D(xgmii_rxd[34]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [34])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_33  (
    .C(rx_clk0),
    .D(xgmii_rxd[33]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [33])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_32  (
    .C(rx_clk0),
    .D(xgmii_rxd[32]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [32])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_31  (
    .C(rx_clk0),
    .D(xgmii_rxd[31]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [31])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_30  (
    .C(rx_clk0),
    .D(xgmii_rxd[30]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [30])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_29  (
    .C(rx_clk0),
    .D(xgmii_rxd[29]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [29])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_28  (
    .C(rx_clk0),
    .D(xgmii_rxd[28]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [28])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_27  (
    .C(rx_clk0),
    .D(xgmii_rxd[27]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [27])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_26  (
    .C(rx_clk0),
    .D(xgmii_rxd[26]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [26])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_25  (
    .C(rx_clk0),
    .D(xgmii_rxd[25]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [25])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_24  (
    .C(rx_clk0),
    .D(xgmii_rxd[24]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [24])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_23  (
    .C(rx_clk0),
    .D(xgmii_rxd[23]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [23])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_22  (
    .C(rx_clk0),
    .D(xgmii_rxd[22]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [22])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_21  (
    .C(rx_clk0),
    .D(xgmii_rxd[21]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [21])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_20  (
    .C(rx_clk0),
    .D(xgmii_rxd[20]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [20])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_19  (
    .C(rx_clk0),
    .D(xgmii_rxd[19]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [19])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_18  (
    .C(rx_clk0),
    .D(xgmii_rxd[18]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [18])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_17  (
    .C(rx_clk0),
    .D(xgmii_rxd[17]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [17])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_16  (
    .C(rx_clk0),
    .D(xgmii_rxd[16]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [16])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_15  (
    .C(rx_clk0),
    .D(xgmii_rxd[15]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [15])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_14  (
    .C(rx_clk0),
    .D(xgmii_rxd[14]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [14])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_13  (
    .C(rx_clk0),
    .D(xgmii_rxd[13]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [13])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_12  (
    .C(rx_clk0),
    .D(xgmii_rxd[12]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [12])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_11  (
    .C(rx_clk0),
    .D(xgmii_rxd[11]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [11])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_10  (
    .C(rx_clk0),
    .D(xgmii_rxd[10]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [10])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_9  (
    .C(rx_clk0),
    .D(xgmii_rxd[9]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [9])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_8  (
    .C(rx_clk0),
    .D(xgmii_rxd[8]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [8])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_7  (
    .C(rx_clk0),
    .D(xgmii_rxd[7]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [7])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_6  (
    .C(rx_clk0),
    .D(xgmii_rxd[6]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [6])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_5  (
    .C(rx_clk0),
    .D(xgmii_rxd[5]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [5])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_4  (
    .C(rx_clk0),
    .D(xgmii_rxd[4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [4])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_3  (
    .C(rx_clk0),
    .D(xgmii_rxd[3]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [3])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_2  (
    .C(rx_clk0),
    .D(xgmii_rxd[2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [2])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_1  (
    .C(rx_clk0),
    .D(xgmii_rxd[1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [1])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/rxd_reg1_0  (
    .C(rx_clk0),
    .D(xgmii_rxd[0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [0])
  );
  FDE   \U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_enable  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(rx_configuration_vector[14]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_enable_3998 )
  );
  FDE   \U0/xgmac_inst/rxgen/config_sync_i/rx_jumbo_en  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(rx_configuration_vector[4]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_jumbo_en_4006 )
  );
  FDE   \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_lt_disable  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(rx_configuration_vector[9]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_lt_disable_4001 )
  );
  FDE   \U0/xgmac_inst/rxgen/config_sync_i/rx_lt_disable  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(rx_configuration_vector[8]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_lt_disable_4002 )
  );
  FDE   \U0/xgmac_inst/rxgen/config_sync_i/rx_crc_mode  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(rx_configuration_vector[3]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_crc_mode_4005 )
  );
  FD   \U0/xgmac_inst/rxgen/config_sync_i/rx_en  (
    .C(rx_clk0),
    .D(rx_configuration_vector[1]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_en_4004 )
  );
  FD   \U0/xgmac_inst/rxgen/config_sync_i/fc_en_rx  (
    .C(rx_clk0),
    .D(rx_configuration_vector[5]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/fc_en_rx_4000 )
  );
  FDE   \U0/xgmac_inst/rxgen/config_sync_i/rx_vlan  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(rx_configuration_vector[2]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_vlan_4003 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg_14  (
    .C(rx_clk0),
    .D(rx_configuration_vector[30]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [14])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg_13  (
    .C(rx_clk0),
    .D(rx_configuration_vector[29]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [13])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg_12  (
    .C(rx_clk0),
    .D(rx_configuration_vector[28]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [12])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg_11  (
    .C(rx_clk0),
    .D(rx_configuration_vector[27]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [11])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg_10  (
    .C(rx_clk0),
    .D(rx_configuration_vector[26]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [10])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg_9  (
    .C(rx_clk0),
    .D(rx_configuration_vector[25]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [9])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg_8  (
    .C(rx_clk0),
    .D(rx_configuration_vector[24]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [8])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg_7  (
    .C(rx_clk0),
    .D(rx_configuration_vector[23]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [7])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg_6  (
    .C(rx_clk0),
    .D(rx_configuration_vector[22]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [6])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg_5  (
    .C(rx_clk0),
    .D(rx_configuration_vector[21]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [5])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg_4  (
    .C(rx_clk0),
    .D(rx_configuration_vector[20]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [4])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg_3  (
    .C(rx_clk0),
    .D(rx_configuration_vector[19]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [3])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg_2  (
    .C(rx_clk0),
    .D(rx_configuration_vector[18]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [2])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg_1  (
    .C(rx_clk0),
    .D(rx_configuration_vector[17]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [1])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg_0  (
    .C(rx_clk0),
    .D(rx_configuration_vector[16]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [0])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_47  (
    .C(rx_clk0),
    .D(rx_configuration_vector[79]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [47])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_46  (
    .C(rx_clk0),
    .D(rx_configuration_vector[78]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [46])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_45  (
    .C(rx_clk0),
    .D(rx_configuration_vector[77]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [45])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_44  (
    .C(rx_clk0),
    .D(rx_configuration_vector[76]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [44])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_43  (
    .C(rx_clk0),
    .D(rx_configuration_vector[75]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [43])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_42  (
    .C(rx_clk0),
    .D(rx_configuration_vector[74]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [42])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_41  (
    .C(rx_clk0),
    .D(rx_configuration_vector[73]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [41])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_40  (
    .C(rx_clk0),
    .D(rx_configuration_vector[72]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [40])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_39  (
    .C(rx_clk0),
    .D(rx_configuration_vector[71]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [39])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_38  (
    .C(rx_clk0),
    .D(rx_configuration_vector[70]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [38])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_37  (
    .C(rx_clk0),
    .D(rx_configuration_vector[69]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [37])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_36  (
    .C(rx_clk0),
    .D(rx_configuration_vector[68]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [36])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_35  (
    .C(rx_clk0),
    .D(rx_configuration_vector[67]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [35])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_34  (
    .C(rx_clk0),
    .D(rx_configuration_vector[66]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [34])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_33  (
    .C(rx_clk0),
    .D(rx_configuration_vector[65]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [33])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_32  (
    .C(rx_clk0),
    .D(rx_configuration_vector[64]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [32])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_31  (
    .C(rx_clk0),
    .D(rx_configuration_vector[63]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [31])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_30  (
    .C(rx_clk0),
    .D(rx_configuration_vector[62]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [30])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_29  (
    .C(rx_clk0),
    .D(rx_configuration_vector[61]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [29])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_28  (
    .C(rx_clk0),
    .D(rx_configuration_vector[60]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [28])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_27  (
    .C(rx_clk0),
    .D(rx_configuration_vector[59]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [27])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_26  (
    .C(rx_clk0),
    .D(rx_configuration_vector[58]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [26])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_25  (
    .C(rx_clk0),
    .D(rx_configuration_vector[57]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [25])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_24  (
    .C(rx_clk0),
    .D(rx_configuration_vector[56]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [24])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_23  (
    .C(rx_clk0),
    .D(rx_configuration_vector[55]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [23])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_22  (
    .C(rx_clk0),
    .D(rx_configuration_vector[54]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [22])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_21  (
    .C(rx_clk0),
    .D(rx_configuration_vector[53]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [21])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_20  (
    .C(rx_clk0),
    .D(rx_configuration_vector[52]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [20])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_19  (
    .C(rx_clk0),
    .D(rx_configuration_vector[51]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [19])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_18  (
    .C(rx_clk0),
    .D(rx_configuration_vector[50]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [18])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_17  (
    .C(rx_clk0),
    .D(rx_configuration_vector[49]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [17])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_16  (
    .C(rx_clk0),
    .D(rx_configuration_vector[48]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [16])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_15  (
    .C(rx_clk0),
    .D(rx_configuration_vector[47]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [15])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_14  (
    .C(rx_clk0),
    .D(rx_configuration_vector[46]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [14])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_13  (
    .C(rx_clk0),
    .D(rx_configuration_vector[45]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [13])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_12  (
    .C(rx_clk0),
    .D(rx_configuration_vector[44]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [12])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_11  (
    .C(rx_clk0),
    .D(rx_configuration_vector[43]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [11])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_10  (
    .C(rx_clk0),
    .D(rx_configuration_vector[42]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [10])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_9  (
    .C(rx_clk0),
    .D(rx_configuration_vector[41]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [9])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_8  (
    .C(rx_clk0),
    .D(rx_configuration_vector[40]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [8])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_7  (
    .C(rx_clk0),
    .D(rx_configuration_vector[39]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [7])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_6  (
    .C(rx_clk0),
    .D(rx_configuration_vector[38]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [6])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_5  (
    .C(rx_clk0),
    .D(rx_configuration_vector[37]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [5])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_4  (
    .C(rx_clk0),
    .D(rx_configuration_vector[36]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [4])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_3  (
    .C(rx_clk0),
    .D(rx_configuration_vector[35]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [3])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_2  (
    .C(rx_clk0),
    .D(rx_configuration_vector[34]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [2])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_1  (
    .C(rx_clk0),
    .D(rx_configuration_vector[33]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [1])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg_0  (
    .C(rx_clk0),
    .D(rx_configuration_vector[32]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [0])
  );
  FD   \U0/xgmac_inst/rxgen/config_sync_i/rx_cust_preamble  (
    .C(rx_clk0),
    .D(rx_configuration_vector[7]),
    .Q(\U0/xgmac_inst/rxgen/config_sync_i/rx_cust_preamble_3999 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1-In ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1_4405 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tvalid  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/GND_33_o_PWR_36_o_OR_457_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tvalid_528 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep_7  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_valid_int [7]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep_6  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_valid_int [6]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep_5  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_valid_int [5]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep_4  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_valid_int [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep_3  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_valid_int [3]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep_2  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_valid_int [2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep_1  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_valid_int [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep_0  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_valid_int [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tkeep [0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_63  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [63]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [63])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_62  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [62]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [62])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_61  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [61]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [61])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_60  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [60]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [60])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_59  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [59]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [59])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_58  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [58]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [58])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_57  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [57]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [57])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_56  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [56]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [56])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_55  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [55]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [55])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_54  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [54]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [54])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_53  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [53]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [53])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_52  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [52]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [52])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_51  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [51]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [51])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_50  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [50]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [50])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_49  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [49]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [49])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_48  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [48]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [48])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_47  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [47]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [47])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_46  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [46]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [46])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_45  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [45]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [45])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_44  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [44]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [44])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_43  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [43]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [43])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_42  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [42]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [42])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_41  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [41]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [41])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_40  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [40]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [40])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_39  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [39]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [39])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_38  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [38]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [38])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_37  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [37]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [37])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_36  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [36]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [36])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_35  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [35]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [35])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_34  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [34]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [34])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_33  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [33]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [33])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_32  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [32]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [32])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_31  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [31]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_30  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [30]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_29  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [29]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_28  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [28]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_27  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [27]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_26  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [26]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_25  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [25]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_24  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [24]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_23  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [23]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_22  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [22]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_21  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [21]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_20  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [20]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_19  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [19]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_18  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [18]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_17  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [17]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_16  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [16]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_15  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [15]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_14  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [14]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_13  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [13]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_12  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [12]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_11  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [11]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_10  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [10]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_9  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [9]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_8  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [8]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_7  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [7]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_6  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [6]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_5  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [5]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_4  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_3  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [3]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_2  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_1  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata_0  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce ),
    .D(\U0/xgmac_inst/rxgen/rx_data_int [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tdata [0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tuser  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rx_good_frame_int_3335 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/rx_axis_tuser_529 )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/decode/delay_stats_length[0].stats_length_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length [0]),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [0])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/decode/delay_stats_length[1].stats_length_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length [1]),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [1])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/decode/delay_stats_length[2].stats_length_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length [2]),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [2])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/decode/delay_stats_length[3].stats_length_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length [3]),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [3])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/decode/delay_stats_length[4].stats_length_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length [4]),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [4])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/decode/delay_stats_length[5].stats_length_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length [5]),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [5])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/decode/delay_stats_length[6].stats_length_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length [6]),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [6])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/decode/delay_stats_length[7].stats_length_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length [7]),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [7])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/decode/delay_stats_length[8].stats_length_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length [8]),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [8])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/decode/delay_stats_length[9].stats_length_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length [9]),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [9])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/decode/delay_stats_length[10].stats_length_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length [10]),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [10])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/decode/delay_stats_length[11].stats_length_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length [11]),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [11])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/decode/delay_stats_length[12].stats_length_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length [12]),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [12])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/decode/delay_stats_length[13].stats_length_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length [13]),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [13])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/decode/delay_stats_length[14].stats_length_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length [14]),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [14])
  );
  XORCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_xor<12>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [11]),
    .LI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_xor<12>_rt_6265 ),
    .O(\U0/xgmac_inst/rxgen/decode/Result [12])
  );
  XORCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_xor<11>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [10]),
    .LI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<11>_rt_6246 ),
    .O(\U0/xgmac_inst/rxgen/decode/Result [11])
  );
  MUXCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<11>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [10]),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<11>_rt_6246 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [11])
  );
  XORCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_xor<10>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [9]),
    .LI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<10>_rt_6247 ),
    .O(\U0/xgmac_inst/rxgen/decode/Result [10])
  );
  MUXCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<10>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [9]),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<10>_rt_6247 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [10])
  );
  XORCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_xor<9>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [8]),
    .LI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<9>_rt_6248 ),
    .O(\U0/xgmac_inst/rxgen/decode/Result [9])
  );
  MUXCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<9>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [8]),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<9>_rt_6248 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [9])
  );
  XORCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_xor<8>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [7]),
    .LI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<8>_rt_6249 ),
    .O(\U0/xgmac_inst/rxgen/decode/Result [8])
  );
  MUXCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<8>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [7]),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<8>_rt_6249 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [8])
  );
  XORCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_xor<7>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [6]),
    .LI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<7>_rt_6250 ),
    .O(\U0/xgmac_inst/rxgen/decode/Result [7])
  );
  MUXCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<7>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [6]),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<7>_rt_6250 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [7])
  );
  XORCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_xor<6>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [5]),
    .LI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<6>_rt_6251 ),
    .O(\U0/xgmac_inst/rxgen/decode/Result [6])
  );
  MUXCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<6>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [5]),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<6>_rt_6251 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [6])
  );
  XORCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_xor<5>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [4]),
    .LI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<5>_rt_6252 ),
    .O(\U0/xgmac_inst/rxgen/decode/Result [5])
  );
  MUXCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<5>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [4]),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<5>_rt_6252 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [5])
  );
  XORCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_xor<4>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [3]),
    .LI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<4>_rt_6253 ),
    .O(\U0/xgmac_inst/rxgen/decode/Result [4])
  );
  MUXCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<4>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [3]),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<4>_rt_6253 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [4])
  );
  XORCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_xor<3>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [2]),
    .LI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<3>_rt_6254 ),
    .O(\U0/xgmac_inst/rxgen/decode/Result [3])
  );
  MUXCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<3>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [2]),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<3>_rt_6254 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [3])
  );
  XORCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_xor<2>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [1]),
    .LI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<2>_rt_6255 ),
    .O(\U0/xgmac_inst/rxgen/decode/Result [2])
  );
  MUXCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<2>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [1]),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<2>_rt_6255 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [2])
  );
  XORCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_xor<1>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [0]),
    .LI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<1>_rt_6256 ),
    .O(\U0/xgmac_inst/rxgen/decode/Result [1])
  );
  MUXCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<1>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [0]),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<1>_rt_6256 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [1])
  );
  XORCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_xor<0>  (
    .CI(N1),
    .LI(\U0/xgmac_inst/rxgen/decode/Mcount_counter_lut [0]),
    .O(\U0/xgmac_inst/rxgen/decode/Result [0])
  );
  MUXCY   \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<0>  (
    .CI(N1),
    .DI(N0),
    .S(\U0/xgmac_inst/rxgen/decode/Mcount_counter_lut [0]),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy [0])
  );
  MUXCY   \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_cy<4>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_cy<3>_4431 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<4>_4430 ),
    .O(\U0/xgmac_inst/rxgen/decode/length[15]_counter[15]_equal_84_o )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<4>  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [15]),
    .I1(\U0/xgmac_inst/rxgen/decode/counter [12]),
    .O(\U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<4>_4430 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_cy<3>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_cy<2>_4433 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<3>_4432 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_cy<3>_4431 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<3>  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [12]),
    .I1(\U0/xgmac_inst/rxgen/decode/counter [9]),
    .I2(\U0/xgmac_inst/rxgen/decode/length [13]),
    .I3(\U0/xgmac_inst/rxgen/decode/counter [10]),
    .I4(\U0/xgmac_inst/rxgen/decode/length [14]),
    .I5(\U0/xgmac_inst/rxgen/decode/counter [11]),
    .O(\U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<3>_4432 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_cy<2>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_cy<1>_4435 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<2>_4434 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_cy<2>_4433 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<2>  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [9]),
    .I1(\U0/xgmac_inst/rxgen/decode/counter [6]),
    .I2(\U0/xgmac_inst/rxgen/decode/length [10]),
    .I3(\U0/xgmac_inst/rxgen/decode/counter [7]),
    .I4(\U0/xgmac_inst/rxgen/decode/length [11]),
    .I5(\U0/xgmac_inst/rxgen/decode/counter [8]),
    .O(\U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<2>_4434 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_cy<1>  (
    .CI(\U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_cy<0>_4437 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<1>_4436 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_cy<1>_4435 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<1>  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [6]),
    .I1(\U0/xgmac_inst/rxgen/decode/counter [3]),
    .I2(\U0/xgmac_inst/rxgen/decode/length [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/counter [4]),
    .I4(\U0/xgmac_inst/rxgen/decode/length [8]),
    .I5(\U0/xgmac_inst/rxgen/decode/counter [5]),
    .O(\U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<1>_4436 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_cy<0>  (
    .CI(N0),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<0>_4438 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_cy<0>_4437 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<0>  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [3]),
    .I1(\U0/xgmac_inst/rxgen/decode/counter_0_3849 ),
    .I2(\U0/xgmac_inst/rxgen/decode/length [4]),
    .I3(\U0/xgmac_inst/rxgen/decode/counter_1_3850 ),
    .I4(\U0/xgmac_inst/rxgen/decode/length [5]),
    .I5(\U0/xgmac_inst/rxgen/decode/counter_2_3851 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcompar_length[15]_counter[15]_equal_84_o_lut<0>_4438 )
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_0  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .D(\U0/xgmac_inst/rxgen/decode/Result [0]),
    .R(\U0/xgmac_inst/rxgen/decode/Mcount_counter_val ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter_0_3849 )
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_12  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .D(\U0/xgmac_inst/rxgen/decode/Result [12]),
    .R(\U0/xgmac_inst/rxgen/decode/Mcount_counter_val ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter [12])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_11  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .D(\U0/xgmac_inst/rxgen/decode/Result [11]),
    .R(\U0/xgmac_inst/rxgen/decode/Mcount_counter_val ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter [11])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_10  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .D(\U0/xgmac_inst/rxgen/decode/Result [10]),
    .R(\U0/xgmac_inst/rxgen/decode/Mcount_counter_val ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter [10])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_9  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .D(\U0/xgmac_inst/rxgen/decode/Result [9]),
    .R(\U0/xgmac_inst/rxgen/decode/Mcount_counter_val ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter [9])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_8  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .D(\U0/xgmac_inst/rxgen/decode/Result [8]),
    .R(\U0/xgmac_inst/rxgen/decode/Mcount_counter_val ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter [8])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_7  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .D(\U0/xgmac_inst/rxgen/decode/Result [7]),
    .R(\U0/xgmac_inst/rxgen/decode/Mcount_counter_val ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter [7])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_6  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .D(\U0/xgmac_inst/rxgen/decode/Result [6]),
    .R(\U0/xgmac_inst/rxgen/decode/Mcount_counter_val ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter [6])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_5  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .D(\U0/xgmac_inst/rxgen/decode/Result [5]),
    .R(\U0/xgmac_inst/rxgen/decode/Mcount_counter_val ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter [5])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_4  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .D(\U0/xgmac_inst/rxgen/decode/Result [4]),
    .R(\U0/xgmac_inst/rxgen/decode/Mcount_counter_val ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter [4])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_3  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .D(\U0/xgmac_inst/rxgen/decode/Result [3]),
    .R(\U0/xgmac_inst/rxgen/decode/Mcount_counter_val ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter [3])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_2  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .D(\U0/xgmac_inst/rxgen/decode/Result [2]),
    .R(\U0/xgmac_inst/rxgen/decode/Mcount_counter_val ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter_2_3851 )
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_1  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .D(\U0/xgmac_inst/rxgen/decode/Result [1]),
    .R(\U0/xgmac_inst/rxgen/decode/Mcount_counter_val ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter_1_3850 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/statistics_length_14  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [14]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/statistics_length [14])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/statistics_length_13  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [13]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/statistics_length [13])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/statistics_length_12  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [12]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/statistics_length [12])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/statistics_length_11  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [11]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/statistics_length [11])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/statistics_length_10  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [10]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/statistics_length [10])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/statistics_length_9  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [9]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/statistics_length [9])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/statistics_length_8  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [8]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/statistics_length [8])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/statistics_length_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [7]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/statistics_length [7])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/statistics_length_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [6]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/statistics_length [6])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/statistics_length_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [5]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/statistics_length [5])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/statistics_length_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/statistics_length [4])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/statistics_length_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [3]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/statistics_length [3])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/statistics_length_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/statistics_length [2])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/statistics_length_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/statistics_length [1])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/statistics_length_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length_srl16 [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/statistics_length [0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/decode/number_of_bytes_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/GND_36_o_full_bytes_valid[7]_mux_121_OUT<3> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/number_of_bytes [3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/decode/number_of_bytes_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/GND_36_o_full_bytes_valid[7]_mux_121_OUT<2> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/number_of_bytes [2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/decode/number_of_bytes_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/GND_36_o_full_bytes_valid[7]_mux_121_OUT<1> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/number_of_bytes [1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/decode/number_of_bytes_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/GND_36_o_full_bytes_valid[7]_mux_121_OUT<0> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/number_of_bytes [0])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/stats_length_14  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length[14]_counter_reg[14]_MUX_1452_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length [14])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/stats_length_13  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length[13]_counter_reg[13]_MUX_1453_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length [13])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/stats_length_12  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length[12]_counter_reg[12]_MUX_1454_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length [12])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/stats_length_11  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length[11]_counter_reg[11]_MUX_1455_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length [11])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/stats_length_10  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length[10]_counter_reg[10]_MUX_1456_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length [10])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/stats_length_9  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length[9]_counter_reg[9]_MUX_1457_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length [9])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/stats_length_8  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length[8]_counter_reg[8]_MUX_1458_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length [8])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/stats_length_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length[7]_counter_reg[7]_MUX_1459_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length [7])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/stats_length_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length[6]_counter_reg[6]_MUX_1460_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length [6])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/stats_length_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length[5]_counter_reg[5]_MUX_1461_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length [5])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/stats_length_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length[4]_counter_reg[4]_MUX_1462_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length [4])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/stats_length_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stats_length[3]_counter_reg[3]_MUX_1463_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length [3])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/stats_length_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_control[2]_MUX_1464_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length [2])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/stats_length_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_control[1]_MUX_1465_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length [1])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/stats_length_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_control[0]_MUX_1466_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/stats_length [0])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/term_control_reg_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/terminate_control [2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/term_control_reg [2])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/term_control_reg_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/terminate_control [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/term_control_reg [1])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/term_control_reg_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/terminate_control [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/term_control_reg [0])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_bytes_ctrl_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT6 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_bytes_ctrl [6])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_bytes_ctrl_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT5 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_bytes_ctrl [5])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_bytes_ctrl_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT4 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_bytes_ctrl [4])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_bytes_ctrl_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT3 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_bytes_ctrl [3])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_bytes_ctrl_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT2 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_bytes_ctrl [2])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_bytes_ctrl_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT1 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_bytes_ctrl [1])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_bytes_ctrl_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_bytes_ctrl [0])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/detect_padding.stage2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/length[5]_PWR_39_o_LessThan_82_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/detect_padding.stage2_4680 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/start_flag_reg3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/start_flag_reg3_5120 )
  );
  FDSE   \U0/xgmac_inst/rxgen/decode/length_15  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [39]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length [15])
  );
  FDSE   \U0/xgmac_inst/rxgen/decode/length_14  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [38]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length [14])
  );
  FDSE   \U0/xgmac_inst/rxgen/decode/length_13  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [37]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length [13])
  );
  FDSE   \U0/xgmac_inst/rxgen/decode/length_12  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [36]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length [12])
  );
  FDSE   \U0/xgmac_inst/rxgen/decode/length_11  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [35]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length [11])
  );
  FDSE   \U0/xgmac_inst/rxgen/decode/length_10  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [34]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length [10])
  );
  FDSE   \U0/xgmac_inst/rxgen/decode/length_9  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [33]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length [9])
  );
  FDSE   \U0/xgmac_inst/rxgen/decode/length_8  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [32]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length [8])
  );
  FDSE   \U0/xgmac_inst/rxgen/decode/length_7  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [47]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length [7])
  );
  FDSE   \U0/xgmac_inst/rxgen/decode/length_6  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [46]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length [6])
  );
  FDSE   \U0/xgmac_inst/rxgen/decode/length_5  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [45]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length [5])
  );
  FDSE   \U0/xgmac_inst/rxgen/decode/length_4  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [44]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length [4])
  );
  FDSE   \U0/xgmac_inst/rxgen/decode/length_3  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [43]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length [3])
  );
  FDSE   \U0/xgmac_inst/rxgen/decode/length_2  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [42]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length [2])
  );
  FDSE   \U0/xgmac_inst/rxgen/decode/length_1  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [41]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length [1])
  );
  FDSE   \U0/xgmac_inst/rxgen/decode/length_0  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [40]),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length [0])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_reg_14  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_counter[15]_AND_413_o ),
    .D(\U0/xgmac_inst/rxgen/decode/counter [11]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter_reg [14])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_reg_13  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_counter[15]_AND_413_o ),
    .D(\U0/xgmac_inst/rxgen/decode/counter [10]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter_reg [13])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_reg_12  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_counter[15]_AND_413_o ),
    .D(\U0/xgmac_inst/rxgen/decode/counter [9]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter_reg [12])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_reg_11  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_counter[15]_AND_413_o ),
    .D(\U0/xgmac_inst/rxgen/decode/counter [8]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter_reg [11])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_reg_10  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_counter[15]_AND_413_o ),
    .D(\U0/xgmac_inst/rxgen/decode/counter [7]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter_reg [10])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_reg_9  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_counter[15]_AND_413_o ),
    .D(\U0/xgmac_inst/rxgen/decode/counter [6]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter_reg [9])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_reg_8  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_counter[15]_AND_413_o ),
    .D(\U0/xgmac_inst/rxgen/decode/counter [5]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter_reg [8])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_reg_7  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_counter[15]_AND_413_o ),
    .D(\U0/xgmac_inst/rxgen/decode/counter [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter_reg [7])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_reg_6  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_counter[15]_AND_413_o ),
    .D(\U0/xgmac_inst/rxgen/decode/counter [3]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter_reg [6])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_reg_5  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_counter[15]_AND_413_o ),
    .D(\U0/xgmac_inst/rxgen/decode/counter_2_3851 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter_reg [5])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_reg_4  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_counter[15]_AND_413_o ),
    .D(\U0/xgmac_inst/rxgen/decode/counter_1_3850 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter_reg [4])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/counter_reg_3  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_counter[15]_AND_413_o ),
    .D(\U0/xgmac_inst/rxgen/decode/counter_0_3849 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/counter_reg [3])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/padding_length_match  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/end_of_padding_reg_4678 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/padding_length_match_3828 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/preserve_preamble_reg3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg2_4720 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg3_4719 )
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_47  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [47]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [47])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_46  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [46]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [46])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_45  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [45]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [45])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_44  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [44]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [44])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_43  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [43]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [43])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_42  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [42]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [42])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_41  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [41]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [41])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_40  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [40]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [40])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_39  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [39]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [39])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_38  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [38]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [38])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_37  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [37]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [37])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_36  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [36]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [36])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_35  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [35]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [35])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_34  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [34]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [34])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_33  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [33]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [33])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_32  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [32]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [32])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_31  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [31]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [31])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_30  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [30]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [30])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_29  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [29]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [29])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_28  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [28]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [28])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_27  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [27]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [27])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_26  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [26]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [26])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_25  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [25]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [25])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_24  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [24]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [24])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_23  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [23]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [23])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_22  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [22]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [22])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_21  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [21]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [21])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_20  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [20]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [20])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_19  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [19]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [19])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_18  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [18]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [18])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_17  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [17]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [17])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_16  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [16]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [16])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_15  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [15]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [15])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_14  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [14]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [14])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_13  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [13]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [13])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_12  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [12]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [12])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_11  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [11]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [11])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_10  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [10]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [10])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_9  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [9]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [9])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_8  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [8]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [8])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_7  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [7]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [7])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_6  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [6]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [6])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_5  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [5]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [5])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_4  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [4])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_3  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [3]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [3])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_2  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [2])
  );
  FDRE   \U0/xgmac_inst/rxgen/decode/dest_add_1  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .D(\U0/xgmac_inst/rxgen/synchronise/rxd_out [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [1])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/length_match_reg2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/length_match_reg1_4676 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length_match_reg2_3830 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/end_of_padding_reg  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/end_of_padding_4679 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/end_of_padding_reg_4678 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/term_flag_reg  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/term_flag_reg_5118 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/preserve_preamble_reg2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg_4721 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg2_4720 )
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_63  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[63]_GND_36_o_MUX_1550_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [63])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_62  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[62]_GND_36_o_MUX_1551_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [62])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_61  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[61]_GND_36_o_MUX_1552_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [61])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_60  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[60]_GND_36_o_MUX_1553_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [60])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_59  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[59]_GND_36_o_MUX_1554_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [59])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_58  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[58]_GND_36_o_MUX_1555_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [58])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_57  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[57]_GND_36_o_MUX_1556_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [57])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_56  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[56]_GND_36_o_MUX_1557_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [56])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_55  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[55]_GND_36_o_MUX_1542_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [55])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_54  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[54]_GND_36_o_MUX_1543_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [54])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_53  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[53]_GND_36_o_MUX_1544_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [53])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_52  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[52]_GND_36_o_MUX_1545_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [52])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_51  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[51]_GND_36_o_MUX_1546_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [51])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_50  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[50]_GND_36_o_MUX_1547_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [50])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_49  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[49]_GND_36_o_MUX_1548_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [49])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_48  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[48]_GND_36_o_MUX_1549_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [48])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_47  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[47]_GND_36_o_MUX_1534_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [47])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_46  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[46]_GND_36_o_MUX_1535_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [46])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_45  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[45]_GND_36_o_MUX_1536_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [45])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_44  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[44]_GND_36_o_MUX_1537_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [44])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_43  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[43]_GND_36_o_MUX_1538_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [43])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_42  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[42]_GND_36_o_MUX_1539_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [42])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_41  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[41]_GND_36_o_MUX_1540_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [41])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_40  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[40]_GND_36_o_MUX_1541_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [40])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_39  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[39]_GND_36_o_MUX_1526_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [39])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_38  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[38]_GND_36_o_MUX_1527_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [38])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_37  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[37]_GND_36_o_MUX_1528_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [37])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_36  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[36]_GND_36_o_MUX_1529_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [36])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_35  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[35]_GND_36_o_MUX_1530_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [35])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_34  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[34]_GND_36_o_MUX_1531_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [34])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_33  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[33]_GND_36_o_MUX_1532_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [33])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_32  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[32]_GND_36_o_MUX_1533_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [32])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_31  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[31]_GND_36_o_MUX_1518_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [31])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_30  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[30]_GND_36_o_MUX_1519_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [30])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_29  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[29]_GND_36_o_MUX_1520_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [29])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_28  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[28]_GND_36_o_MUX_1521_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [28])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_27  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[27]_GND_36_o_MUX_1522_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [27])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_26  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[26]_GND_36_o_MUX_1523_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [26])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_25  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[25]_GND_36_o_MUX_1524_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [25])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_24  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[24]_GND_36_o_MUX_1525_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [24])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_23  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[23]_GND_36_o_MUX_1510_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [23])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_22  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[22]_GND_36_o_MUX_1511_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [22])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_21  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[21]_GND_36_o_MUX_1512_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [21])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_20  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[20]_GND_36_o_MUX_1513_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [20])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_19  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[19]_GND_36_o_MUX_1514_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [19])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_18  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[18]_GND_36_o_MUX_1515_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [18])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_17  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[17]_GND_36_o_MUX_1516_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [17])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[16]_GND_36_o_MUX_1517_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [16])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_15  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[15]_GND_36_o_MUX_1502_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [15])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_14  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[14]_GND_36_o_MUX_1503_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [14])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_13  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[13]_GND_36_o_MUX_1504_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [13])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_12  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[12]_GND_36_o_MUX_1505_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [12])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_11  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[11]_GND_36_o_MUX_1506_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [11])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_10  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[10]_GND_36_o_MUX_1507_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [10])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_9  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[9]_GND_36_o_MUX_1508_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [9])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_8  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[8]_GND_36_o_MUX_1509_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [8])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[7]_GND_36_o_MUX_1494_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [7])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[6]_GND_36_o_MUX_1495_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [6])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[5]_GND_36_o_MUX_1496_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [5])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[4]_GND_36_o_MUX_1497_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [4])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[3]_GND_36_o_MUX_1498_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [3])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[2]_GND_36_o_MUX_1499_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [2])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[1]_GND_36_o_MUX_1500_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [1])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_data_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[0]_GND_36_o_MUX_1501_o ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_data [0])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/full_bytes_ctrl_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/GND_36_o_terminate_flags[6]_equal_26_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/full_bytes_ctrl [6])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/full_bytes_ctrl_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[7]_terminate_flag_AND_368_o2 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/full_bytes_ctrl [5])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/full_bytes_ctrl_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/GND_36_o_terminate_flags[4]_equal_28_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/full_bytes_ctrl [4])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/full_bytes_ctrl_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[7]_terminate_flag_AND_368_o1 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/full_bytes_ctrl [3])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/full_bytes_ctrl_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/GND_36_o_terminate_flags[1]_equal_31_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/full_bytes_ctrl [1])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/full_bytes_ctrl_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/terminate_flags[0]_INV_1088_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/full_bytes_ctrl [0])
  );
  FDS   \U0/xgmac_inst/rxgen/decode/crc_bytes_ctrl_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/terminate_flags[4]_terminate_flags[6]_AND_421_o ),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_bytes_ctrl [2])
  );
  FDS   \U0/xgmac_inst/rxgen/decode/crc_bytes_ctrl_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/terminate_flags[4]_terminate_flags[5]_AND_420_o ),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_bytes_ctrl [1])
  );
  FDS   \U0/xgmac_inst/rxgen/decode/crc_bytes_ctrl_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/terminate_flags[4]_INV_1109_o ),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_bytes_ctrl [0])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/start_flag  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_enable_AND_318_o_4618 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/start_flag_3832 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/full_bytes_valid_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_full_bytes_ctrl[7]_AND_474_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_bytes_valid_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[7]_OR_556_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [7])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_bytes_valid_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[6]_OR_553_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [6])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_bytes_valid_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[5]_OR_550_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [5])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_bytes_valid_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[4]_OR_547_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [4])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_bytes_valid_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[3]_OR_544_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [3])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_bytes_valid_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[2]_OR_541_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [2])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_bytes_valid_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[1]_OR_538_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [1])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_bytes_valid_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[0]_OR_535_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [0])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/crc_bytes_valid_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_GND_36_o_AND_438_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [7])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/crc_bytes_valid_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_GND_36_o_AND_436_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [6])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/crc_bytes_valid_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_GND_36_o_AND_434_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [5])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/crc_bytes_valid_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_terminate_flags[0]_AND_432_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [4])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/crc_bytes_valid_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_terminate_flag_AND_430_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [3])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/length_match_reg1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/length_match_length[15]_MUX_1490_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length_match_reg1_4676 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/end_of_padding  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/GND_36_o_counter[15]_equal_83_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/end_of_padding_4679 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/detect_padding.stage1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/GND_36_o_length[15]_equal_81_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/detect_padding.stage1_4681 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/less_than_10bytes  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/GND_36_o_start_flag_reg1_AND_411_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/less_than_10bytes_4701 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/frame  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/terminate_flag_start_flag_OR_472_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/frame_4702 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/terminate_flags_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_397_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/terminate_flags [7])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/terminate_flags_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_395_o_4543 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/terminate_flags [6])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/terminate_flags_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_393_o_4539 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/terminate_flags [5])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/terminate_flags_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_391_o_4535 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/terminate_flags [4])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/terminate_flags_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_389_o_4534 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/terminate_flags [3])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/terminate_flags_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_387_o_4531 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/terminate_flags [2])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/terminate_flags_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_385_o_4528 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/terminate_flags [1])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/terminate_flags_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_383_o_4524 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/terminate_flags [0])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/rx_errors_stage2_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[7]_terminate_flag_AND_368_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/rx_errors_stage2 [7])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/rx_errors_stage2_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[6]_terminate_flag_AND_370_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/rx_errors_stage2 [6])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/rx_errors_stage2_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[5]_terminate_flag_AND_372_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/rx_errors_stage2 [5])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/rx_errors_stage2_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[4]_terminate_flag_AND_374_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/rx_errors_stage2 [4])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/rx_errors_stage2_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[3]_terminate_flag_AND_376_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/rx_errors_stage2 [3])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/rx_errors_stage2_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[2]_terminate_flag_AND_378_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/rx_errors_stage2 [2])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/rx_errors_stage2_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[1]_terminate_flag_AND_380_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/rx_errors_stage2 [1])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/rx_errors_stage2_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1 [0]),
    .R(\U0/xgmac_inst/rxgen/address_decoding/end_of_frame_0 ),
    .Q(\U0/xgmac_inst/rxgen/decode/rx_errors_stage2 [0])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/terminate_flag  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/error_code_reg_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_345_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/error_code_reg [7])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/error_code_reg_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_348_o_4541 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/error_code_reg [6])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/error_code_reg_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_351_o_4540 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/error_code_reg [5])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/error_code_reg_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_354_o_4537 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/error_code_reg [4])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/error_code_reg_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_357_o_4532 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/error_code_reg [3])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/error_code_reg_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_360_o_4529 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/error_code_reg [2])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/error_code_reg_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_363_o_4526 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/error_code_reg [1])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/error_code_reg_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_366_o_4523 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/error_code_reg [0])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/rx_errors_stage1_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_321_o_4546 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1 [7])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/rx_errors_stage1_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_324_o_4542 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1 [6])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/rx_errors_stage1_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_327_o_4538 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1 [5])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/rx_errors_stage1_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_330_o_4536 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1 [4])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/rx_errors_stage1_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_333_o_4533 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1 [3])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/rx_errors_stage1_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_336_o_4530 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1 [2])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/rx_errors_stage1_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_339_o_4527 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1 [1])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/rx_errors_stage1_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_342_o_4525 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1 [0])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/preserve_preamble_reg  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/config_sync_i/rx_cust_preamble_3999 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg_4721 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_10  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_2393_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_10_4890 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_27  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_1944_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_27_4924 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_2682_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_0_4870 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[4]_XOR_2627_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_2_4874 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[26]_data_in[0]_XOR_2541_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_5_4880 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[25]_data_in[1]_XOR_2512_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_6_4882 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[33]_XOR_2498_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_6_4883 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2526_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_5_4881 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2467_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_7_4885 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_8  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_2452_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_8_4886 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[3]_XOR_2484_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_7_4884 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_9  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[2]_XOR_2422_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_9_4888 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_9  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_2404_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_9_4889 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_8  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2434_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_8_4887 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_10  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2378_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_10_4891 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_11  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2350_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_11_4893 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_12  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[22]_data_in[0]_XOR_2334_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_12_4894 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_13  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[1]_XOR_2304_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_13_4896 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_12  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2320_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_12_4895 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_14  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_2275_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_14_4898 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_15  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[1]_XOR_2246_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_15_4900 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[33]_XOR_2209_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_16_4903 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_17  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2187_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_17_4905 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_18  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[4]_XOR_2174_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_18_4906 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_20  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[2]_XOR_2130_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_20_4910 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_20  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_2119_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_20_4911 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_22  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2069_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_22_4915 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_23  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[29]_data_in[1]_XOR_2056_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_23_4916 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_22  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[29]_data_in[1]_XOR_2086_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_22_4914 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_24  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_2028_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_24_4918 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_23  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2041_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_23_4917 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_26  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[25]_data_in[1]_XOR_1973_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_26_4922 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_27  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_1928_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_27_4925 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_28  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[0]_XOR_1915_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_28_4926 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_29  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[29]_data_in[0]_XOR_1887_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_29_4928 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_30  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_1860_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_30_4930 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_31  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_1821_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_31_4933 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_31  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[1]_XOR_1834_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_31_4932 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2668_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_0_4871 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[0]_XOR_2656_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_1_4872 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2614_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_2_4875 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[35]_XOR_2639_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_1_4873 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2585_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_3_4877 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[0]_XOR_2571_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_4_4878 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[3]_XOR_2599_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_3_4876 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2557_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_4_4879 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_11  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[4]_XOR_2366_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_11_4892 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_13  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2290_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_13_4897 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_14  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[34]_XOR_2260_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_14_4899 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_15  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[33]_XOR_2232_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_15_4901 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[6]_XOR_2218_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_16_4902 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_17  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[5]_XOR_2196_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_17_4904 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_18  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_2164_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_18_4907 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_19  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[3]_XOR_2152_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_19_4908 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_21  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[29]_data_in[1]_XOR_2108_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_21_4912 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_21  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_2097_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_21_4913 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_24  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[33]_XOR_2012_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_24_4919 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_25  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_1985_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_25_4921 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/setb_25  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[1]_XOR_2000_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/setb_25_4920 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_26  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_1958_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_26_4923 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_28  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[33]_XOR_1900_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_28_4927 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_30  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_1846_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_30_4931 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_29  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[32]_XOR_1873_o ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_29_4929 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/seta_19  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[34]_XOR_2141_o_4822 ),
    .R(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/seta_19_4909 )
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1695_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [0])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1679_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1660_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [2])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1645_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [3])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1629_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [4])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1613_o_4784 ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [5])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1596_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [6])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1580_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_8  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1561_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [8])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_9  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1541_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [9])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_10  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1521_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [10])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_11  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1504_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [11])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_12  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1486_o_4791 ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_13  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1470_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [13])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_14  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1454_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_15  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1437_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [15])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_16  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[25]_INV_1421_o_4795 ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [16])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_17  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[26]_INV_1410_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [17])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_18  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1399_o_4797 ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_19  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1387_o_4798 ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_20  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1374_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_21  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1361_o_4800 ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [21])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_22  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1348_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [22])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_23  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1329_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_24  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1312_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_25  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1294_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_26  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1277_o_4805 ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_27  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1260_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_28  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1242_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_29  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1225_o_4808 ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_30  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1209_o_4809 ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [30])
  );
  FDR   \U0/xgmac_inst/rxgen/calculate_crc/reg1_31  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1193_o ),
    .R(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [31])
  );
  FD   \U0/xgmac_inst/rxgen/calculate_crc/reset_reg  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/crc_reset_3336 ),
    .Q(\U0/xgmac_inst/rxgen/calculate_crc/reset_reg_4934 )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/error_detection/delay_term_bus[1].delay_term_bits  (
    .A0(N1),
    .A1(N0),
    .A2(N1),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [1]),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg4 [1])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/error_detection/delay_term_bus[2].delay_term_bits  (
    .A0(N1),
    .A1(N0),
    .A2(N1),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [2]),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg4 [2])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/error_detection/delay_term_bus[3].delay_term_bits  (
    .A0(N1),
    .A1(N0),
    .A2(N1),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [3]),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg4 [3])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/error_detection/delay_term_bus[4].delay_term_bits  (
    .A0(N1),
    .A1(N0),
    .A2(N1),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [4]),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg4 [4])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/error_detection/delay_term_bus[5].delay_term_bits  (
    .A0(N1),
    .A1(N0),
    .A2(N1),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [5]),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg4 [5])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/error_detection/delay_term_bus[6].delay_term_bits  (
    .A0(N1),
    .A1(N0),
    .A2(N1),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [6]),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg4 [6])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/error_detection/delay_term_bus[7].delay_term_bits  (
    .A0(N1),
    .A1(N0),
    .A2(N1),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [7]),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg4 [7])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/error_detection/delay_term_0  (
    .A0(N0),
    .A1(N1),
    .A2(N1),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [0]),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg3_0 )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/error_detection/delay_data_rx_error_bits  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/receive_error_5034 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/receive_error_srl16 )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/error_detection/delay_start_error  (
    .A0(N0),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/start_error_5035 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/start_error_srl16 )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/error_detection/delay_lt_check_srl  (
    .A0(N0),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/config_sync_i/rx_lt_disable_4002 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/lt_check_srl16 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_length_type[2]_frame_terminate[1]_Mux_20_o_3  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [1]),
    .I1(\U0/xgmac_inst/rxgen/decode/length [0]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags [1]),
    .I4(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [7]),
    .I5(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [6]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mmux_length_type[2]_frame_terminate[1]_Mux_20_o_3_4945 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_length_type[2]_frame_terminate[1]_Mux_20_o_4  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [1]),
    .I1(\U0/xgmac_inst/rxgen/decode/length [0]),
    .I2(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [4]),
    .I3(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [5]),
    .I4(\U0/xgmac_inst/rxgen/decode/terminate_flags [3]),
    .I5(\U0/xgmac_inst/rxgen/decode/terminate_flags [2]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mmux_length_type[2]_frame_terminate[1]_Mux_20_o_4_4946 )
  );
  MUXF7   \U0/xgmac_inst/rxgen/error_detection/Mmux_length_type[2]_frame_terminate[1]_Mux_20_o_2_f7  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/Mmux_length_type[2]_frame_terminate[1]_Mux_20_o_4_4946 ),
    .I1(\U0/xgmac_inst/rxgen/error_detection/Mmux_length_type[2]_frame_terminate[1]_Mux_20_o_3_4945 ),
    .S(\U0/xgmac_inst/rxgen/decode/length [2]),
    .O(\U0/xgmac_inst/rxgen/error_detection/length_type[2]_frame_terminate[1]_Mux_20_o )
  );
  MUXCY   \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy<6>  (
    .CI(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy [5]),
    .DI(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi6_4950 ),
    .S(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut [6]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy [6])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut<6>  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter [9]),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [12]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter [10]),
    .I3(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [13]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi6  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [13]),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [12]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter [9]),
    .I3(\U0/xgmac_inst/rxgen/decode/counter [10]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi6_4950 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy<5>  (
    .CI(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy [4]),
    .DI(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi5_4953 ),
    .S(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut [5]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy [5])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut<5>  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter [7]),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [10]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter [8]),
    .I3(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [11]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi5  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [11]),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [10]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/counter [8]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi5_4953 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy<4>  (
    .CI(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy [3]),
    .DI(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi4_4956 ),
    .S(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut [4]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy [4])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut<4>  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter [5]),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [8]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter [6]),
    .I3(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [9]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi4  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [9]),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [8]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter [5]),
    .I3(\U0/xgmac_inst/rxgen/decode/counter [6]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi4_4956 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy<3>  (
    .CI(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy [2]),
    .DI(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi3_4959 ),
    .S(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut [3]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy [3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut<3>  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter [3]),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [6]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter [4]),
    .I3(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [7]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi3  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [7]),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [6]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter [3]),
    .I3(\U0/xgmac_inst/rxgen/decode/counter [4]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi3_4959 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy<2>  (
    .CI(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy [1]),
    .DI(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi2_4962 ),
    .S(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut [2]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut<2>  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter_1_3850 ),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [4]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter_2_3851 ),
    .I3(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [5]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi2  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [5]),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [4]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter_1_3850 ),
    .I3(\U0/xgmac_inst/rxgen/decode/counter_2_3851 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi2_4962 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy<1>  (
    .CI(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy [0]),
    .DI(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi1_4965 ),
    .S(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut [1]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut<1>  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/last_bytes [2]),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [2]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter_0_3849 ),
    .I3(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [3]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi1  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [3]),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [2]),
    .I2(\U0/xgmac_inst/rxgen/error_detection/last_bytes [2]),
    .I3(\U0/xgmac_inst/rxgen/decode/counter_0_3849 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi1_4965 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy<0>  (
    .CI(N0),
    .DI(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi_4968 ),
    .S(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut [0]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut<0>  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/last_bytes [0]),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [0]),
    .I2(\U0/xgmac_inst/rxgen/error_detection/last_bytes [1]),
    .I3(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [1]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [1]),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [0]),
    .I2(\U0/xgmac_inst/rxgen/error_detection/last_bytes [0]),
    .I3(\U0/xgmac_inst/rxgen/error_detection/last_bytes [1]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_lutdi_4968 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/terminate_reg4_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/terminate_reg3_0 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg4_0_5032 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/terminate_reg5_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/terminate_reg4 [7]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg5 [7])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/terminate_reg5_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/terminate_reg4 [6]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg5 [6])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/terminate_reg5_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/terminate_reg4 [5]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg5 [5])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/terminate_reg5_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/terminate_reg4 [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg5 [4])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/terminate_reg5_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/terminate_reg4 [3]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg5 [3])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/terminate_reg5_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/terminate_reg4 [2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg5 [2])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/terminate_reg5_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/terminate_reg4 [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg5 [1])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/terminate_ok  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/length_type[2]_frame_terminate[1]_Mux_20_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_ok_5050 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/terminate_reg1_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_GND_38_o_mux_28_OUT [7]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [7])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/terminate_reg1_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_GND_38_o_mux_28_OUT [6]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [6])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/terminate_reg1_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_GND_38_o_mux_28_OUT [5]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [5])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/terminate_reg1_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_GND_38_o_mux_28_OUT [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [4])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/terminate_reg1_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_GND_38_o_mux_28_OUT [3]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [3])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/terminate_reg1_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_GND_38_o_mux_28_OUT [2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [2])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/terminate_reg1_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_GND_38_o_mux_28_OUT [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [1])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/terminate_reg1_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [0])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/reset_errors  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/end_crc_pipeline_5037 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/reset_errors )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/crc_invalid_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[7]_AND_547_o_4982 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/crc_invalid [7])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/crc_invalid_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[6]_AND_546_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/crc_invalid [6])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/crc_invalid_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o_4984 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/crc_invalid [5])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/crc_invalid_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o_4985 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/crc_invalid [4])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/crc_invalid_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[3]_AND_543_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/crc_invalid [3])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/crc_invalid_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o_4987 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/crc_invalid [2])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/crc_invalid_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/crc_invalid_early_0_5024 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/crc_invalid [0])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/start_pipeline  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/start_delay_srl16 [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/start_pipeline_5036 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/end_crc_pipeline  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/crc_delay_srl16 [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/end_crc_pipeline_5037 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/frame_complete_reg  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/frame_complete_ext2_5039 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/frame_complete_reg_5038 )
  );
  FDS   \U0/xgmac_inst/rxgen/error_detection/termination_error  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_termination_error_AND_535_o_4988 ),
    .S(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/termination_error_5014 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/receive_error  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_INV_1736_o_4972 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/receive_error_5034 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/start_error  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_INV_1735_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/start_error_5035 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/frame_len_error_stats  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/frame_complete_ext2_reset_errors_AND_518_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/frame_len_error_stats )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/frame_complete_ext1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/frame_complete_data_length_match_OR_569_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/frame_complete_ext1_5040 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/frame_complete  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/length_match_reg2_3830 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/frame_complete_5041 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/frame_complete_ext2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/frame_complete_frame_complete_ext1_OR_571_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/frame_complete_ext2_5039 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/max_length_error  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/reset_errors_max_length_error_AND_508_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/max_length_error )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/exceed_normal_frame  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/osize_violate_PWR_41_o_MUX_1663_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/exceed_normal_frame_5051 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [7]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2 [7])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [6]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2 [6])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [5]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2 [5])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2 [4])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [3]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2 [3])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2 [2])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2 [1])
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2 [0])
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<7>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<6>_5074 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<7>_5073 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/pause_add[23]_dest_add[23]_equal_4_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<7>  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [21]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [21]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [22]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [22]),
    .I4(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [23]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [23]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<7>_5073 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<6>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<5>_5076 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<6>_5075 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<6>_5074 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<6>  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [18]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [18]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [19]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [19]),
    .I4(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [20]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [20]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<6>_5075 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<5>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<4>_5078 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<5>_5077 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<5>_5076 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<5>  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [15]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [15]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [16]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [16]),
    .I4(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [17]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [17]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<5>_5077 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<4>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<3>_5080 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<4>_5079 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<4>_5078 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<4>  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [12]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [12]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [13]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [13]),
    .I4(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [14]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [14]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<4>_5079 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<3>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<2>_5082 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<3>_5081 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<3>_5080 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<3>  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [9]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [9]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [10]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [10]),
    .I4(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [11]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [11]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<3>_5081 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<2>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<1>_5084 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<2>_5083 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<2>_5082 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<2>  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [6]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [6]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [7]),
    .I4(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [8]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [8]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<2>_5083 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<1>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<0>_5086 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<1>_5085 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<1>_5084 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<1>  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [3]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [3]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [4]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [4]),
    .I4(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [5]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [5]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<1>_5085 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<0>  (
    .CI(N0),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<0>_5087 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_cy<0>_5086 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<0>  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [0]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [0]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [1]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [1]),
    .I4(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [2]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [2]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[23]_dest_add[23]_equal_4_o_lut<0>_5087 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<7>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<6>_5089 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<7>_5088 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/pause_add[47]_dest_add[47]_equal_3_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<7>  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [45]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [45]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [46]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [46]),
    .I4(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [47]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [47]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<7>_5088 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<6>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<5>_5091 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<6>_5090 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<6>_5089 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<6>  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [42]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [42]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [43]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [43]),
    .I4(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [44]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [44]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<6>_5090 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<5>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<4>_5093 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<5>_5092 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<5>_5091 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<5>  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [39]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [39]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [40]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [40]),
    .I4(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [41]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [41]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<5>_5092 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<4>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<3>_5095 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<4>_5094 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<4>_5093 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<4>  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [36]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [36]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [37]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [37]),
    .I4(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [38]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [38]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<4>_5094 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<3>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<2>_5097 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<3>_5096 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<3>_5095 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<3>  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [33]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [33]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [34]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [34]),
    .I4(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [35]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [35]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<3>_5096 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<2>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<1>_5099 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<2>_5098 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<2>_5097 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<2>  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [30]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [30]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [31]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [31]),
    .I4(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [32]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [32]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<2>_5098 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<1>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<0>_5101 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<1>_5100 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<1>_5099 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<1>  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [27]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [27]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [28]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [28]),
    .I4(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [29]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [29]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<1>_5100 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<0>  (
    .CI(N0),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<0>_5102 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_cy<0>_5101 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<0>  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [24]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [24]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [25]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [25]),
    .I4(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_ad_reg [26]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [26]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/Mcompar_pause_add[47]_dest_add[47]_equal_3_o_lut<0>_5102 )
  );
  FDR   \U0/xgmac_inst/rxgen/address_decoding/add_match_lower  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/address_decoding/pause_add[23]_dest_add[23]_equal_4_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/address_decoding/add_match_lower_5115 )
  );
  FDR   \U0/xgmac_inst/rxgen/address_decoding/add_match_upper  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/address_decoding/pause_add[47]_dest_add[47]_equal_3_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/address_decoding/add_match_upper_5116 )
  );
  FDR   \U0/xgmac_inst/rxgen/address_decoding/frame_is_vlan  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o_5112 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/address_decoding/frame_is_vlan_3789 )
  );
  FDR   \U0/xgmac_inst/rxgen/address_decoding/frame_is_type  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/address_decoding/type_not_length_frame_is_type_OR_663_o ),
    .R(\U0/xgmac_inst/rxgen/address_decoding/end_of_frame_0 ),
    .Q(\U0/xgmac_inst/rxgen/address_decoding/frame_is_type_3790 )
  );
  FDR   \U0/xgmac_inst/rxgen/address_decoding/type_not_length  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_INV_1756_o_5104 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/address_decoding/type_not_length_5114 )
  );
  FDR   \U0/xgmac_inst/rxgen/address_decoding/add_control_enable  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_add_control_enable_OR_662_o_5106 ),
    .R(\U0/xgmac_inst/rxgen/address_decoding/end_of_frame_0 ),
    .Q(\U0/xgmac_inst/rxgen/address_decoding/add_control_enable_3791 )
  );
  FDR   \U0/xgmac_inst/rxgen/address_decoding/control_enable  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_control_enable_OR_660_o ),
    .R(\U0/xgmac_inst/rxgen/address_decoding/end_of_frame_0 ),
    .Q(\U0/xgmac_inst/rxgen/address_decoding/control_enable_3792 )
  );
  FDR   \U0/xgmac_inst/rxgen/address_decoding/broad_add_match  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/address_decoding/broad_add_match_5117 )
  );
  FDR   \U0/xgmac_inst/rxgen/address_decoding/multicast_pause  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/address_decoding/multicast_pause_5119 )
  );
  FDRE   \U0/xgmac_inst/rxgen/rx/data_count_1  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/rx/_n0120_inv ),
    .D(\U0/xgmac_inst/rxgen/rx/Mcount_data_count1 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/data_count [1])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx/data_count_0  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/rx/_n0120_inv ),
    .D(\U0/xgmac_inst/rxgen/rx/Mcount_data_count ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/data_count [0])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx/pause_value_15  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/rx/_n0100_inv ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<15> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/pause_value [15])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx/pause_value_14  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/rx/_n0100_inv ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<14> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/pause_value [14])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx/pause_value_13  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/rx/_n0100_inv ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<13> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/pause_value [13])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx/pause_value_12  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/rx/_n0100_inv ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<12> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/pause_value [12])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx/pause_value_11  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/rx/_n0100_inv ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<11> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/pause_value [11])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx/pause_value_10  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/rx/_n0100_inv ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<10> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/pause_value [10])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx/pause_value_9  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/rx/_n0100_inv ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<9> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/pause_value [9])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx/pause_value_8  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/rx/_n0100_inv ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<8> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/pause_value [8])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx/pause_value_7  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/rx/_n0100_inv ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<7> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/pause_value [7])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx/pause_value_6  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/rx/_n0100_inv ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<6> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/pause_value [6])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx/pause_value_5  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/rx/_n0100_inv ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<5> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/pause_value [5])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx/pause_value_4  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/rx/_n0100_inv ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<4> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/pause_value [4])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx/pause_value_3  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/rx/_n0100_inv ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<3> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/pause_value [3])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx/pause_value_2  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/rx/_n0100_inv ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<2> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/pause_value [2])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx/pause_value_1  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/rx/_n0100_inv ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<1> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/pause_value [1])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx/pause_value_0  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/rx/_n0100_inv ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<0> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/pause_value [0])
  );
  FDR   \U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_in3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_in2_5152 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_in3_5151 )
  );
  FDR   \U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_in2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_in1_5150 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_in2_5152 )
  );
  FDR   \U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_in1  (
    .C(rx_clk0),
    .D(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_in1_5150 )
  );
  FDR   \U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_to_tx  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_in1_good_frame_in3_OR_670_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_to_tx_551 )
  );
  FDRE   \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_req_to_tx  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .D(\U0/xgmac_inst/rxgen/pause_req_rx ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_req_to_tx_552 )
  );
  FDRE   \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx_15  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value [15]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [15])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx_14  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value [14]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [14])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx_13  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value [13]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [13])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx_12  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value [12]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [12])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx_11  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value [11]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [11])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx_10  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value [10]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [10])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx_9  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value [9]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [9])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx_8  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value [8]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [8])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx_7  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value [7]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [7])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx_6  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value [6]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [6])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx_5  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value [5]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [5])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx_4  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value [4]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [4])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx_3  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value [3]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [3])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx_2  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value [2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [2])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx_1  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [1])
  );
  FDRE   \U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx_0  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .D(\U0/xgmac_inst/rxgen/rx/pause_value [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [0])
  );
  FDRE   \U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_2  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rsgen/detect_link_fail/_n0233_inv ),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/Result [2]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt [2])
  );
  FDRE   \U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_1  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rsgen/detect_link_fail/_n0233_inv ),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/Result [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt [1])
  );
  FDRE   \U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_0  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rsgen/detect_link_fail/_n0233_inv ),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/Maccum_seq_cnt_lut [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt [0])
  );
  FDRE   \U0/xgmac_inst/rsgen/detect_link_fail/remote_failure  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rsgen/detect_link_fail/_n0236_inv ),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/remote_failure_last_seq_type[1]_MUX_1781_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/remote_failure_542 )
  );
  FDRE   \U0/xgmac_inst/rsgen/detect_link_fail/local_failure  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rsgen/detect_link_fail/_n0236_inv ),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/local_failure_last_seq_type[0]_MUX_1779_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/local_failure_541 )
  );
  FDRE   \U0/xgmac_inst/rsgen/detect_link_fail/last_seq_type_1  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rsgen/detect_link_fail/_n0227_inv ),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/last_seq_type [1])
  );
  FDRE   \U0/xgmac_inst/rsgen/detect_link_fail/last_seq_type_0  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rsgen/detect_link_fail/_n0227_inv ),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/last_seq_type [0])
  );
  FDRE   \U0/xgmac_inst/rsgen/detect_link_fail/seq_type_1  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rsgen/detect_link_fail/_n0227_inv ),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type[1]_seq_type_upper[1]_mux_17_OUT<1> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type [1])
  );
  FDRE   \U0/xgmac_inst/rsgen/detect_link_fail/seq_type_0  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rsgen/detect_link_fail/_n0227_inv ),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type[1]_seq_type_upper[1]_mux_17_OUT<0> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type [0])
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper_reg_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper_reg [1])
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper_reg_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper_reg [0])
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_reg_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower [1]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_reg [1])
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_reg_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_reg [0])
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_rxd_reg[57]_mux_0_OUT<1> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper [1])
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_rxd_reg[57]_mux_0_OUT<0> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper [0])
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_rxd_reg[25]_mux_8_OUT<1> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower [1])
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_rxd_reg[25]_mux_8_OUT<0> ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower [0])
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/col_cnt_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[7]_GND_45_o_MUX_1761_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [6])
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/col_cnt_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[7]_GND_45_o_MUX_1762_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [5])
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/col_cnt_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[7]_GND_45_o_MUX_1763_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [4])
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/col_cnt_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[7]_GND_45_o_MUX_1764_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [3])
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/col_cnt_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[7]_GND_45_o_MUX_1765_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [2])
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/col_cnt_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[7]_GND_45_o_MUX_1766_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [1])
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg_5217 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg2_5215 )
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_5218 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg2_5216 )
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/sm_active_reg  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/sm_active_5193 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/sm_active_reg_5204 )
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_rst_val_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_reg[1]_seq_lower_reg_AND_591_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_rst_val [1])
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_rst_val_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_mux_35_OUT [0]),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_rst_val [0])
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_5221 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg_5217 )
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_5226 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_5218 )
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_inc_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/_n0319 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_inc [0])
  );
  FDRE   \U0/xgmac_inst/rsgen/detect_link_fail/col_cnt_0  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rsgen/detect_link_fail/_n0227_inv ),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_INV_1769_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [0])
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_mismatch  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg_sm_active_AND_589_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_mismatch_5209 )
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_mismatch  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_seq_upper_reg_OR_671_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_mismatch_5210 )
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_lower.stage1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_581_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_lower.stage1_5220 )
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_lower.stage2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_583_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_lower.stage2_5219 )
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_upper.stage2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_578_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_upper.stage2_5224 )
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_upper.stage1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_576_o ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_upper.stage1_5225 )
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_63  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<63> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [63])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_62  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<62> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [62])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_61  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<61> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [61])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_60  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<60> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [60])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_59  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<59> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [59])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_58  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<58> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [58])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_57  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<57> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [57])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_56  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<56> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [56])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_55  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<55> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [55])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_54  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<54> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [54])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_53  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<53> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [53])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_52  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<52> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [52])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_51  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<51> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [51])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_50  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<50> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [50])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_49  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<49> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [49])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_48  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<48> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [48])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_47  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<47> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [47])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_46  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<46> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [46])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_45  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<45> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [45])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_44  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<44> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [44])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_43  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<43> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [43])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_42  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<42> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [42])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_41  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<41> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [41])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_40  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<40> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [40])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_39  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<39> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [39])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_38  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<38> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [38])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_37  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<37> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [37])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_36  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<36> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [36])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_35  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<35> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [35])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_34  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<34> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [34])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_33  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<33> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [33])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_32  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<32> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [32])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_31  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<31> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [31])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_30  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<30> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [30])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_29  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<29> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [29])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_28  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<28> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [28])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_27  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<27> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [27])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_26  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<26> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [26])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_25  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<25> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [25])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_24  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<24> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [24])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_23  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<23> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [23])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_22  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<22> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [22])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_21  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<21> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [21])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_20  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<20> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [20])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_19  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<19> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [19])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_18  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<18> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [18])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_17  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<17> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [17])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_16  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<16> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [16])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_15  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<15> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [15])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_14  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<14> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [14])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_13  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<13> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [13])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_12  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<12> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [12])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_11  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<11> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [11])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_10  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<10> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [10])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_9  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<9> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [9])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_8  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<8> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [8])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<7> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [7])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<6> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [6])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<5> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [5])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<4> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [4])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<3> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [3])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<2> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [2])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<1> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [1])
  );
  FD   \U0/xgmac_inst/rsgen/transmit_link_fail/txd_out_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<0> ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_out [0])
  );
  FDS   \U0/xgmac_inst/rsgen/transmit_link_fail/txc_out_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<7> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_out [7])
  );
  FDS   \U0/xgmac_inst/rsgen/transmit_link_fail/txc_out_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<6> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_out [6])
  );
  FDS   \U0/xgmac_inst/rsgen/transmit_link_fail/txc_out_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<5> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_out [5])
  );
  FDS   \U0/xgmac_inst/rsgen/transmit_link_fail/txc_out_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<4> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_out [4])
  );
  FDS   \U0/xgmac_inst/rsgen/transmit_link_fail/txc_out_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<3> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_out [3])
  );
  FDS   \U0/xgmac_inst/rsgen/transmit_link_fail/txc_out_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<2> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_out [2])
  );
  FDS   \U0/xgmac_inst/rsgen/transmit_link_fail/txc_out_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<1> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_out [1])
  );
  FDS   \U0/xgmac_inst/rsgen/transmit_link_fail/txc_out_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<0> ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_out [0])
  );
  FDR   \U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/rsgen/rs_disable_sync/q_545 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/int_tx_dic1  (
    .I0(tx_configuration_vector[10]),
    .I1(tx_configuration_vector[8]),
    .O(\U0/xgmac_inst/int_tx_dic )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \U0/xgmac_inst/int_rx_rst_asynch1  (
    .I0(rx_axis_aresetn),
    .I1(reset),
    .I2(rx_configuration_vector[0]),
    .O(\U0/xgmac_inst/int_rx_rst_asynch )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \U0/xgmac_inst/int_tx_rst_asynch1  (
    .I0(tx_axis_aresetn),
    .I1(reset),
    .I2(tx_configuration_vector[0]),
    .O(\U0/xgmac_inst/int_tx_rst_asynch )
  );
  LUT6 #(
    .INIT ( 64'hAA04AE0400040404 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data1031  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1_1521 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/feed_d1_1493 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 )
  );
  LUT6 #(
    .INIT ( 64'hAEAA040004000400 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid1011  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(tx_axis_tvalid),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/feed_d1_1493 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid101_1114 )
  );
  LUT5 #(
    .INIT ( 32'hA8AAA8FF ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In211  (
    .I0(tx_axis_tlast),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I4(tx_axis_tvalid),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In21 )
  );
  LUT6 #(
    .INIT ( 64'h4004404440444044 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid1021  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(tx_axis_tvalid),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/remember_prev_block_underrun_1494 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid102 )
  );
  LUT6 #(
    .INIT ( 64'h4140515151505151 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data1011  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I3(tx_axis_tvalid),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/remember_prev_block_underrun_1494 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 )
  );
  LUT5 #(
    .INIT ( 32'h8A880202 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_GND_16_o_AND_90_o1  (
    .I0(tx_axis_tvalid),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_GND_16_o_AND_90_o )
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT91  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<11> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1212_1108 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT121 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [11]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT61  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<10> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1212_1108 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT121 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [10]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT451  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<9> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1212_1108 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT121 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [9]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT421  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<8> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1212_1108 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT121 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [8]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT391  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<7> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1212_1108 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT121 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [7]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT361  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<6> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1212_1108 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT121 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [6]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT331  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<5> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1212_1108 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT121 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [5]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT31  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<0> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1212_1108 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT121 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [0]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT241  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<2> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1212_1108 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT121 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [2]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT211  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<1> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1212_1108 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT121 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [1]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT181  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<14> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1212_1108 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT121 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [14]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT151  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<13> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1212_1108 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT121 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [13]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT122  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<12> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1212_1108 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT121 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [12]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT12121  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I1(tx_axis_tvalid),
    .I2(tx_axis_tuser),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1212_1108 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o1311  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [13]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [12]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [14]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [11]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [10]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [9]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o131 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid81  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid101_1114 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1 [3]),
    .I2(tx_axis_tkeep[3]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid102 ),
    .O(\U0/xgmac_inst/txgen/tx_data_valid [3])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid61  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid101_1114 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1 [2]),
    .I2(tx_axis_tkeep[2]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid102 ),
    .O(\U0/xgmac_inst/txgen/tx_data_valid [2])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid41  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid101_1114 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1 [1]),
    .I2(tx_axis_tkeep[1]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid102 ),
    .O(\U0/xgmac_inst/txgen/tx_data_valid [1])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid21  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid101_1114 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1 [0]),
    .I2(tx_axis_tkeep[0]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid102 ),
    .O(\U0/xgmac_inst/txgen/tx_data_valid [0])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid161  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid101_1114 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1 [7]),
    .I2(tx_axis_tkeep[7]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid102 ),
    .O(\U0/xgmac_inst/txgen/tx_data_valid [7])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid141  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid101_1114 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1 [6]),
    .I2(tx_axis_tkeep[6]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid102 ),
    .O(\U0/xgmac_inst/txgen/tx_data_valid [6])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid121  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid101_1114 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1 [5]),
    .I2(tx_axis_tkeep[5]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid102 ),
    .O(\U0/xgmac_inst/txgen/tx_data_valid [5])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid101  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid101_1114 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1 [4]),
    .I2(tx_axis_tkeep[4]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_valid102 ),
    .O(\U0/xgmac_inst/txgen/tx_data_valid [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data981  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[53]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [53]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [53]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [53])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data961  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[52]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [52]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [52]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [52])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data941  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[51]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [51]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [51]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [51])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data921  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[50]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [50]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [50]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [50])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data901  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[4]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [4]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [4]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data881  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[49]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [49]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [49]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [49])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data861  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[48]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [48]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [48]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [48])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data841  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[47]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [47]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [47]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [47])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data821  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[46]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [46]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [46]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [46])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data801  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[45]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [45]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [45]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [45])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data81  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[12]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [12]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [12]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data781  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[44]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [44]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [44]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [44])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data761  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[43]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [43]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [43]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [43])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data741  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[42]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [42]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [42]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [42])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data721  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[41]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [41]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [41]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [41])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data701  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[40]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [40]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [40]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [40])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data681  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[3]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [3]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [3]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data661  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[39]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [39]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [39]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [39])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data641  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[38]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [38]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [38]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [38])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data621  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[37]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [37]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [37]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [37])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data601  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[36]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [36]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [36]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [36])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data61  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[11]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [11]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [11]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data581  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[35]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [35]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [35]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [35])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data561  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[34]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [34]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [34]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [34])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data541  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[33]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [33]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [33]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [33])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data521  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[32]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [32]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [32]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [32])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data501  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[31]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [31]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [31]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data481  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[30]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [30]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [30]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data461  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[2]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [2]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [2]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data441  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[29]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [29]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [29]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data421  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[28]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [28]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [28]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data401  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[27]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [27]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [27]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data41  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[10]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [10]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [10]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data381  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[26]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [26]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [26]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data361  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[25]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [25]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [25]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data341  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[24]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [24]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [24]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data321  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[23]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [23]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [23]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [23])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data301  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[22]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [22]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [22]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data281  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[21]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [21]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [21]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data261  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[20]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [20]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [20]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data241  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[1]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [1]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data221  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[19]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [19]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [19]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [19])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data201  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[18]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [18]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [18]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data21  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[0]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [0]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [0]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data181  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[17]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [17]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [17]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [17])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data161  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[16]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [16]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [16]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [16])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data141  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[15]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [15]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [15]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data1281  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[9]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [9]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [9]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data1261  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[8]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [8]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [8]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data1241  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[7]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [7]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data1221  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[6]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [6]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [6]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data1201  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[63]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [63]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [63]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [63])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data121  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[14]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [14]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [14]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [14])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data1181  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[62]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [62]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [62]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [62])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data1161  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[61]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [61]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [61]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [61])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data1141  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[60]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [60]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [60]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [60])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data1121  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[5]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [5]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [5]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data1101  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[59]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [59]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [59]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [59])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data1081  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[58]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [58]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [58]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [58])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data1061  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[57]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [57]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [57]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [57])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data1041  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[56]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [56]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [56]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [56])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data1021  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[55]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [55]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [55]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [55])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data1001  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[54]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [54]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [54]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [54])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data101_1116 ),
    .I1(tx_axis_tdata[13]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data103 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tdata_d1 [13]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref [13]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 ),
    .O(\U0/xgmac_inst/txgen/tx_data [13])
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data1051  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1_1521 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_data105 )
  );
  LUT4 #(
    .INIT ( 16'hDAD8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1-In1  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In21 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I3(tx_axis_tuser),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h8888080088880A02 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_start_given11  (
    .I0(tx_axis_tvalid),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/remember_prev_block_underrun_1494 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/start_given_d1_1428 ),
    .O(\U0/xgmac_inst/txgen/tx_start )
  );
  LUT5 #(
    .INIT ( 32'hFFFFD4FF ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0362_inv1  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I1(tx_axis_tvalid),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0362_inv )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter21  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [10]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [10])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter31  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [11]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [11])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter41  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [12]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [12])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter51  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [13]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [13])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter61  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [14]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [14])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter91  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [3]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [3])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter101  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [4]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [4])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter111  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [5]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [5])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter121  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [6]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [6])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter131  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [7]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [7])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter141  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [8]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [8])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter151  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [9]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [9])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT110  (
    .I0(tx_axis_tdata[8]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT210  (
    .I0(tx_axis_tdata[18]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT310  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[19]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT410  (
    .I0(tx_axis_tdata[20]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT57  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[21]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT61  (
    .I0(tx_axis_tdata[22]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT71  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[23]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT81  (
    .I0(tx_axis_tdata[24]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT91  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[25]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT101  (
    .I0(tx_axis_tdata[26]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT111  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[27]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT121  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[9]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT131  (
    .I0(tx_axis_tdata[28]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT141  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[29]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT151  (
    .I0(tx_axis_tdata[30]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT161  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[31]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT171  (
    .I0(tx_axis_tdata[32]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT181  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[33]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT191  (
    .I0(tx_axis_tdata[34]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT201  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[35]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT211  (
    .I0(tx_axis_tdata[36]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT221  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[37]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT231  (
    .I0(tx_axis_tdata[10]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT241  (
    .I0(tx_axis_tdata[38]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT251  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[39]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT261  (
    .I0(tx_axis_tdata[40]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<32> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT271  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[41]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<33> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT281  (
    .I0(tx_axis_tdata[42]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<34> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT291  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[43]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<35> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT301  (
    .I0(tx_axis_tdata[44]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<36> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT311  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[45]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<37> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT321  (
    .I0(tx_axis_tdata[46]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<38> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT331  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[47]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<39> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT341  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[11]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT351  (
    .I0(tx_axis_tdata[48]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<40> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT361  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[49]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<41> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT371  (
    .I0(tx_axis_tdata[50]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<42> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT381  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[51]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<43> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT391  (
    .I0(tx_axis_tdata[52]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<44> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT401  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[53]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<45> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT411  (
    .I0(tx_axis_tdata[54]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<46> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT421  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[55]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<47> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT431  (
    .I0(tx_axis_tdata[56]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<48> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT441  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[57]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<49> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT451  (
    .I0(tx_axis_tdata[12]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT461  (
    .I0(tx_axis_tdata[58]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<50> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT471  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[59]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<51> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT481  (
    .I0(tx_axis_tdata[60]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<52> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT491  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[61]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<53> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT501  (
    .I0(tx_axis_tdata[62]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<54> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT511  (
    .I0(tx_axis_tdata[63]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<55> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT521  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[13]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT531  (
    .I0(tx_axis_tdata[14]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT541  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[15]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT551  (
    .I0(tx_axis_tdata[16]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT561  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(tx_axis_tdata[17]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg[55]_tx_axis_in_tdata[63]_mux_124_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_axi_tx_state[3]_GND_16_o_Mux_16_o1  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_GND_16_o_Mux_16_o )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv1  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_1495 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0392_inv )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n03271  (
    .I0(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0327 )
  );
  LUT6 #(
    .INIT ( 64'h5555555500000004 ))
  \U0/xgmac_inst/txgen/txframer/_n13441  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [6]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[5]_OR_99_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o121 ),
    .O(\U0/xgmac_inst/txgen/txframer/_n1344 )
  );
  LUT5 #(
    .INIT ( 32'h88888088 ))
  \U0/xgmac_inst/txgen/txframer/_n133811  (
    .I0(\U0/xgmac_inst/txgen/txframer/_n11643 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[6]_crc_data_comb[6]_OR_129_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[5]_OR_99_o ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [6]),
    .O(\U0/xgmac_inst/txgen/txframer/_n13381 )
  );
  LUT6 #(
    .INIT ( 64'h0040004000000040 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[19]_MUX_669_o131  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [3]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I4(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_error_reg_AND_106_o ),
    .I5(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[19]_MUX_669_o13 )
  );
  LUT6 #(
    .INIT ( 64'h88A8000088A888A8 ))
  \U0/xgmac_inst/txgen/txframer/_n125111  (
    .I0(\U0/xgmac_inst/txgen/txframer/_n11643 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [3]),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_error_reg_AND_106_o ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[3]_OR_97_o ),
    .I5(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .O(\U0/xgmac_inst/txgen/txframer/_n12511 )
  );
  LUT5 #(
    .INIT ( 32'h44440040 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[3]_MUX_493_o321  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [1]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[3]_MUX_493_o32 )
  );
  LUT4 #(
    .INIT ( 16'hBBA8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o231  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o23 )
  );
  LUT5 #(
    .INIT ( 32'h55550004 ))
  \U0/xgmac_inst/txgen/txframer/_n12281  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[2]_OR_96_o ),
    .I3(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o121 ),
    .O(\U0/xgmac_inst/txgen/txframer/_n1228 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAAE ))
  \U0/xgmac_inst/txgen/txframer/is_pad_d1[0]_crc_data_comb[0]_OR_123_o1  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_data_reg [0]),
    .I1(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_error_reg_AND_106_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [0]),
    .O(\U0/xgmac_inst/txgen/txframer/is_pad_d1[0]_crc_data_comb[0]_OR_123_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0222 ))
  \U0/xgmac_inst/txgen/txframer/is_pad_d1[2]_crc_data_comb[2]_OR_125_o1  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_error_reg_AND_106_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/txframer/crc_data_reg [2]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [2]),
    .O(\U0/xgmac_inst/txgen/txframer/is_pad_d1[2]_crc_data_comb[2]_OR_125_o )
  );
  LUT5 #(
    .INIT ( 32'h55550004 ))
  \U0/xgmac_inst/txgen/txframer/_n12571  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[3]_OR_97_o ),
    .I3(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o121 ),
    .O(\U0/xgmac_inst/txgen/txframer/_n1257 )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[28]_MUX_756_o121  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[3]_OR_97_o ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [4]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[28]_MUX_756_o12 )
  );
  LUT6 #(
    .INIT ( 64'h2222222722222222 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[14]_MUX_578_o311  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[1]_OR_95_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_pad_d1[2]_crc_data_comb[2]_OR_125_o ),
    .I5(\U0/xgmac_inst/txgen/txframer/is_data_d1 [2]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[14]_MUX_578_o31 )
  );
  LUT6 #(
    .INIT ( 64'h2222222722222222 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[28]_MUX_756_o111  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[3]_OR_97_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pad_d1[4]_crc_data_comb[4]_OR_127_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_data_d1 [4]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[28]_MUX_756_o11 )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \U0/xgmac_inst/txgen/txframer/_n130911  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1[5]_crc_data_comb[5]_OR_128_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/_n11643 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[5]_OR_99_o ),
    .O(\U0/xgmac_inst/txgen/txframer/_n13091 )
  );
  LUT5 #(
    .INIT ( 32'h55550004 ))
  \U0/xgmac_inst/txgen/txframer/_n13151  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I2(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[5]_OR_99_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o121 ),
    .O(\U0/xgmac_inst/txgen/txframer/_n1315 )
  );
  LUT5 #(
    .INIT ( 32'h55550004 ))
  \U0/xgmac_inst/txgen/txframer/_n12861  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I2(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[4]_OR_98_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o121 ),
    .O(\U0/xgmac_inst/txgen/txframer/_n1286 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \U0/xgmac_inst/txgen/txframer/Mram__n165781  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .I1(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [0]),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [1]),
    .O(\U0/xgmac_inst/txgen/txframer/Mram__n16578 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0100 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o211  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1[0]_crc_data_comb[0]_OR_123_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o11 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_data_d1 [0]),
    .I4(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o21 )
  );
  LUT6 #(
    .INIT ( 64'h2222222722222222 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[7]_MUX_489_o311  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_pad_d1[1]_crc_data_comb[1]_OR_124_o ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o11 ),
    .I5(\U0/xgmac_inst/txgen/txframer/is_data_d1 [1]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[7]_MUX_489_o31_1667 )
  );
  LUT4 #(
    .INIT ( 16'hBAAA ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o121  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [6]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[5]_OR_99_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [7]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o12 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o1111  (
    .I0(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o11 )
  );
  LUT6 #(
    .INIT ( 64'h2222222722222222 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[36]_MUX_844_o111  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[4]_OR_98_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_pad_d1[5]_crc_data_comb[5]_OR_128_o ),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o11 ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_data_d1 [5]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[36]_MUX_844_o11 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o1311  (
    .I0(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o131 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o111  (
    .I0(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o11 )
  );
  LUT5 #(
    .INIT ( 32'h00000010 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[51]_MUX_997_o111  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o11 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_data_d1 [7]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_pad_d1[7]_crc_data_comb[7]_OR_130_o ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[51]_MUX_997_o11 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o111  (
    .I0(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o11 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/xgmac_inst/txgen/txframer/Mram__n1657101  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .O(\U0/xgmac_inst/txgen/txframer/Mram__n165710 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/txframer/Mram__n165791  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [1]),
    .I1(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .O(\U0/xgmac_inst/txgen/txframer/Mram__n16579 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/is_error_01  (
    .I0(\U0/xgmac_inst/txgen/is_error ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/txframer/is_error_0 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[1]_OR_95_o1  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [1]),
    .O(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[1]_OR_95_o )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/txframer/crc_insert_d1_error_reg_AND_106_o1  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_1830 ),
    .I1(\U0/xgmac_inst/txgen/txframer/error_reg_1762 ),
    .O(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_error_reg_AND_106_o )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_quanta_xor<2>11  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_quanta [2]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_quanta [0]),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_quanta [1]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Result [2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_quanta_val1  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/count_set_2070 ),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_quanta_val )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mmux_pause_req_rx_reg_GND_17_o_MUX_238_o11  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg_2073 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg_GND_17_o_MUX_238_o )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mmux_pause_req_from_rx_GND_17_o_MUX_237_o11  (
    .I0(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_req_to_tx_552 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_from_rx_GND_17_o_MUX_237_o )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_quanta_xor<1>11  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_quanta [1]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_quanta [0]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Result [1])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mmux_good_frame_in_tx_GND_17_o_MUX_235_o11  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_2071 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_GND_17_o_MUX_235_o )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mmux_good_frame_from_rx_GND_17_o_MUX_234_o11  (
    .I0(\U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_to_tx_551 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_from_rx_GND_17_o_MUX_234_o )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mmux_good_frame_in_tx_reg_GND_17_o_MUX_236_o11  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_GND_17_o_MUX_236_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40000000 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv1  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/count_set_2070 ),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_quanta [0]),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_quanta [1]),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_quanta [2]),
    .I4(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int_890 ),
    .I5(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_good_frame_in_tx_reg2_AND_92_o ),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/_n0067_inv )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_good_frame_in_tx_reg2_AND_92_o1  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_good_frame_in_tx_reg2_AND_92_o )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \U0/xgmac_inst/txgen/decode_frame/vlan_int<0>2  (
    .I0(\U0/xgmac_inst/txgen/decode_frame/len_type [11]),
    .I1(\U0/xgmac_inst/txgen/decode_frame/len_type [3]),
    .I2(\U0/xgmac_inst/txgen/decode_frame/len_type [0]),
    .I3(\U0/xgmac_inst/txgen/vlan_en_frame_743 ),
    .I4(\U0/xgmac_inst/txgen/decode_frame/vlan_int<0>1 ),
    .O(\U0/xgmac_inst/txgen/decode_frame/vlan_int )
  );
  LUT5 #(
    .INIT ( 32'hFFFDAAA8 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/byte_en<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I1(\U0/xgmac_inst/txgen/txframer/crc_pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/byte_en[0] )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/byte_en<4>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I1(\U0/xgmac_inst/txgen/txframer/crc_pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/byte_en[4] )
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/byte_en<2>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I1(\U0/xgmac_inst/txgen/txframer/crc_pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_out [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_pos_out [2]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/byte_en[2] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc110  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [0]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc210  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [21]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [10]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc33  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [20]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [11]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc41  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [19]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [12]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc51  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [18]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [13]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc61  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [17]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [14]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc71  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [16]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [15]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc81  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [15]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [16]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc91  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [14]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [17]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc101  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [13]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [18]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc111  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [12]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [19]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc121  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [1]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc131  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [11]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [20]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc141  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [10]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [21]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc151  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [9]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [22]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc161  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [8]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [23]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc171  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [7]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [24]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc181  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [6]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [25]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc191  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [5]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [26]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc201  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [4]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [27]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc211  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [3]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [28]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc221  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [29]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc231  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [2]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc241  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [30]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc251  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [31]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc261  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [3]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc271  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [4]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc281  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [5]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc291  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [25]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [6]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc301  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [7]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc311  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [23]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [8]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/Mmux_crc321  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [22]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [9]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [9])
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_reg1[31]_reg1[27]_XOR_999_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_2590 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_2592 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_reg1[27]_XOR_999_o )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_reg1[31]_reg1[28]_XOR_1100_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_2590 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_2592 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_reg1[28]_XOR_1100_o )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_reg1[31]_reg1[29]_XOR_1031_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_2590 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_2591 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_2592 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_reg1[29]_XOR_1031_o )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2084_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_2579 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_2584 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_2568 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2084 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2064_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_2573 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_2584 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_2568 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2064 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[57]_XOR_330_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_57_961 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_62_966 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_63_967 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[57]_XOR_330_o )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2045_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_2577 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_2578 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_2567 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2045 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2043_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_2562 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_2581 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_2565 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2043 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1969_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_33_937 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_55_959 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_59_963 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1969 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1888_xo<0>11  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_19_923 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_22_926 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1888_xo<0>1 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2001_xo<0>11  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_37_941 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_44_948 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2001_xo<0>1 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1963_xo<0>11  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_34_938 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1963_xo<0>1 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1999_xo<0>11  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_38_942 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_57_961 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1999_xo<0>1 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[30]_XOR_442_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_30_934 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_31_935 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[30]_XOR_442_o )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1961_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_40_944 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_52_956 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1961 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1983_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_43_947 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_48_952 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1983 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1974_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_35_939 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_37_941 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1974 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1970_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_35_939 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_53_957 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1970 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[27]_XOR_122_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_27_931 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_30_934 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[27]_XOR_122_o )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1893_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_18_922 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_20_924 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1893 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1923_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_10_914 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_19_923 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1923 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1879_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_14_918 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_7_911 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1879 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1875_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_16_920 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_6_910 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1875 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1896_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_16_920 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_25_929 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1896 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1881_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_11_915 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_12_916 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1881 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1878_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_4_908 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_9_913 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1878 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1897_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1897 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1971_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_49_953 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_56_960 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1971 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1979_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_41_945 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_42_946 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1979 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1912_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_15_919 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_5_909 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1912 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1940_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_12_916 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_7_911 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1940 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1965_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_45_949 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_50_954 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1965 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1886_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_24_928 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_25_929 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1886 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1992_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_44_948 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_45_949 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1992 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2140_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2140 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2126_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2126 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2133_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [5]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2133 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2134_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [1]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2134 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2125_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [6]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [25]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2125 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2127_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [7]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2127 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2036_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_2576 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_2586 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2036 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2041_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_2574 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_2587 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2041 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2052_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_2585 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_2569 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2052 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2049_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_2573 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_2584 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2049 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2058_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_2578 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_2582 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2058 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2054_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_2579 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_2583 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2054 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2072_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_2561 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_2582 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2072 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2063_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_2580 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_2581 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2063 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2069_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_2576 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_2567 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2069 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2050_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_2572 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_2577 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2050 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2060_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_2563 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_2566 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2060 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2037_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_2561 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_2564 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2037 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1874_inv )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg_full_AND_170_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg_2730 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg_full_AND_170_o )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2076_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_2570 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_2576 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_2586 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_2574 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_2587 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2076 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1913_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_15_919 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_5_909 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_16_920 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_6_910 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1913 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1895_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_7_911 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_21_925 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_18_922 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_20_924 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_11_915 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_12_916 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1895 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1966_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_46_950 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_36_940 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_54_958 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1966 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1880_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_4_908 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_9_913 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_14_918 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_7_911 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1880 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1907_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_18_922 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_1_905 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_8_912 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1907 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2149_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2149 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2145_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [5]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [6]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [25]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2145 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2137_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2137 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2129_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [7]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2129 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1904_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_12_916 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_23_927 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_4_908 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_9_913 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1904 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[62]_data_in[58]_XOR_696_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_58_962 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_59_963 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_61_965 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_62_966 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[58]_XOR_696_o )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1899_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_1_905 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_8_912 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1899 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1972_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_49_953 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_56_960 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_35_939 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_53_957 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1972 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[25]_data_in[1]_XOR_812_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1895 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1896 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_22_926 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_9_913 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1899 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_23_927 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[25]_data_in[1]_XOR_812_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[58]_data_in[32]_XOR_397_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1963 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1965 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1966 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_53_957 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_37_941 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_41_945 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[58]_data_in[32]_XOR_397_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[3]_XOR_452_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1896 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1897 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1904 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_14_918 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_28_932 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[30]_XOR_442_o ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[3]_XOR_452_o )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[62]_data_in[34]_XOR_704_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1965 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_51_955 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_54_958 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[58]_XOR_696_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1961 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1963_xo<0>1 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[34]_XOR_704_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_341_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1966 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2001 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_50_954 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[57]_XOR_330_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1983 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_47_951 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_341_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[5]_XOR_496_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1913 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_11_915 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_18_922 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_25_929 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_14_918 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[27]_XOR_122_o ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[5]_XOR_496_o )
  );
  LUT6 #(
    .INIT ( 64'hE44E4EE44EE4E44E ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux1611  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_2585 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2145 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [16]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [0]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hE44E4EE44EE4E44E ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux1101  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_2561 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [7]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[26]_INV_440_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2036 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2041 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2043 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2045 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17_2636 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_17_2635 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[26]_INV_440_o )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>41  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [20]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [4]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [12]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [28]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out4 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>31  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [19]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [3]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [11]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [27]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out3 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>21  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [18]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [2]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [10]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [26]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out2 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>11  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [17]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [1]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [9]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [25]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [16]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [8]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [24]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>71  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [23]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [7]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [15]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [31]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out7 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>61  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [22]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [6]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [14]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [30]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out6 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>51  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [21]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [5]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [13]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [29]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out5 )
  );
  LUT6 #(
    .INIT ( 64'hF5E5E5E5FFEFEFEF ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i1531  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i112 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i153 )
  );
  LUT6 #(
    .INIT ( 64'hBFFFBFFFBFFF9DDD ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i1011  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i101_2735 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i1121  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i112 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_pos[2]_crc[7]_wide_mux_0_OUT171  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_pos[2]_crc[7]_wide_mux_0_OUT17 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_c_in[7]_c_in[3]_mux_1_OUT11  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [0]),
    .I2(\U0/xgmac_inst/txgen/startalignment/c_d1 [4]),
    .O(\U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_c_in[7]_c_in[3]_mux_1_OUT21  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [1]),
    .I2(\U0/xgmac_inst/txgen/startalignment/c_d1 [5]),
    .O(\U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_c_in[7]_c_in[3]_mux_1_OUT31  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [2]),
    .I2(\U0/xgmac_inst/txgen/startalignment/c_d1 [6]),
    .O(\U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_c_in[7]_c_in[3]_mux_1_OUT41  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [3]),
    .I2(\U0/xgmac_inst/txgen/startalignment/c_d1 [7]),
    .O(\U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_c_in[7]_c_in[3]_mux_1_OUT51  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [4]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [0]),
    .O(\U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_c_in[7]_c_in[3]_mux_1_OUT61  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [5]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [1]),
    .O(\U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_c_in[7]_c_in[3]_mux_1_OUT71  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [6]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [2]),
    .O(\U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_c_in[7]_c_in[3]_mux_1_OUT81  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [7]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/c_out [3]),
    .O(\U0/xgmac_inst/txgen/startalignment/c_in[7]_c_in[3]_mux_1_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT110  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[0] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [32]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT210  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[10] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [42]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT310  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[11] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [43]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT410  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[12] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [44]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT510  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[13] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [45]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT65  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[14] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [46]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT71  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[15] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [47]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT81  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[16] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [48]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT91  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[17] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [49]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT101  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[18] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [50]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT111  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[19] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [51]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT121  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[1] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [33]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT131  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[20] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [52]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT141  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[21] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [53]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT151  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[22] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [54]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT161  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[23] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [55]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT231  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[2] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [34]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT261  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[32] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[0] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<32> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT271  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[33] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[1] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<33> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT281  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[34] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[2] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<34> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT291  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[35] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[3] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<35> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT301  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[36] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[4] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<36> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT311  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[37] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[5] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<37> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT321  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[38] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[6] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<38> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT331  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[39] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[7] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<39> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT341  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[3] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [35]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT351  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[40] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[8] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<40> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT361  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[41] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[9] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<41> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT371  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[42] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[10] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<42> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT381  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[43] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[11] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<43> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT391  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[44] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[12] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<44> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT401  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[45] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[13] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<45> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT411  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[46] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[14] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<46> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT421  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[47] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[15] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<47> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT431  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[48] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[16] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<48> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT441  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[49] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[17] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<49> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT451  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[4] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [36]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT461  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[50] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[18] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<50> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT471  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[51] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[19] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<51> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT481  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[52] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[20] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<52> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT491  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[53] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[21] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<53> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT501  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[54] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[22] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<54> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT511  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[55] ),
    .I2(\U0/xgmac_inst/txgen/pipe_dout[23] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<55> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT561  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[5] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [37]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT611  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[6] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [38]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT621  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[7] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [39]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT631  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[8] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [40]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT641  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/pipe_dout[9] ),
    .I2(\U0/xgmac_inst/txgen/startalignment/d_d1 [41]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_val1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I2(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .I3(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count_val )
  );
  LUT4 #(
    .INIT ( 16'h2202 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_cst1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .I3(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_cst )
  );
  LUT6 #(
    .INIT ( 64'h0000000808080808 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_OR_260_o11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_2890 ),
    .I4(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_OR_260_o_mmx_out )
  );
  LUT5 #(
    .INIT ( 32'h88880888 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_GND_27_o_AND_232_o1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_3_glue_set )
  );
  LUT4 #(
    .INIT ( 16'hAA2A ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_GND_27_o_AND_216_o1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_GND_27_o_AND_216_o )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate6111  (
    .I0(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_next_reg_3165 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate611 )
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate1121  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_crc_mode_OR_345_o ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_next_reg_3165 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate112 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[0]_data_avail[5]_OR_350_o1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [1]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [2]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [3]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [5]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[0]_data_avail[5]_OR_350_o )
  );
  LUT4 #(
    .INIT ( 16'hFF62 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_val1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_val )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_GND_27_o_GND_27_o_mux_218_OUT41  (
    .I0(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate112 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_mux_218_OUT [3])
  );
  LUT6 #(
    .INIT ( 64'h1115111100040000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_GND_27_o_GND_27_o_mux_218_OUT11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate112 ),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_mux_218_OUT [0])
  );
  LUT5 #(
    .INIT ( 32'h00000010 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_GND_27_o_GND_27_o_mux_218_OUT51  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate112 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I2(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_mux_218_OUT [4])
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_GND_27_o_GND_27_o_mux_218_OUT31  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate112 ),
    .I2(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_mux_218_OUT [2])
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_GND_27_o_GND_27_o_mux_218_OUT21  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate112 ),
    .I2(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_mux_218_OUT [1])
  );
  LUT6 #(
    .INIT ( 64'h5151515540404044 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_GND_27_o_GND_27_o_MUX_1287_o11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate112 ),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_MUX_1287_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/PWR_29_o_PWR_29_o_select_191_OUT<4>21  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [0]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [7]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [6]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [5]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [4]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [3]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/PWR_29_o_PWR_29_o_select_191_OUT<4>2 )
  );
  LUT6 #(
    .INIT ( 64'h0110011001100000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_GND_27_o_AND_234_o1  (
    .I0(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_comb ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1_3152 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_GND_27_o_AND_234_o )
  );
  LUT5 #(
    .INIT ( 32'h04040400 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_data_int1111  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(\U0/xgmac_inst/txgen/is_data [7])
  );
  LUT5 #(
    .INIT ( 32'hFF808088 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0777_inv1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count [1]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0777_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF28FFFF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0796_inv1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_len_reached_3159 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0796_inv )
  );
  LUT6 #(
    .INIT ( 64'h08FF080808080808 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_pad_int12  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_pad_int11 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_crc_insert_int11 ),
    .O(\U0/xgmac_inst/txgen/is_pad [0])
  );
  LUT6 #(
    .INIT ( 64'h08FF080808080808 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_pad_int21  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [1]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_pad_int11 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_crc_insert_int11 ),
    .O(\U0/xgmac_inst/txgen/is_pad [1])
  );
  LUT6 #(
    .INIT ( 64'h08FF080808080808 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_pad_int31  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [2]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_pad_int11 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_crc_insert_int11 ),
    .O(\U0/xgmac_inst/txgen/is_pad [2])
  );
  LUT6 #(
    .INIT ( 64'h08FF080808080808 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_pad_int41  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [3]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_pad_int11 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_crc_insert_int11 ),
    .O(\U0/xgmac_inst/txgen/is_pad [3])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In4311  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .O(\U0/xgmac_inst/txgen/is_pause [0])
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In331  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count [0]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count [1]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In33_2900 )
  );
  LUT6 #(
    .INIT ( 64'h0B000B000B000000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0825_inv1  (
    .I0(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_comb ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [12]),
    .I3(\U0/xgmac_inst/txgen/config_sync_i/tx_en_870 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I5(\U0/xgmac_inst/txgen/is_pad [7]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0825_inv )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_reg[7]_in_frame_reg_AND_257_o1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/in_frame_reg_3182 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct[7] ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_reg[7]_in_frame_reg_AND_257_o )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_crc_pos11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_GND_27_o_AND_216_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_d [0]),
    .O(\U0/xgmac_inst/txgen/pos [0])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_crc_pos21  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_GND_27_o_AND_216_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_d [1]),
    .O(\U0/xgmac_inst/txgen/pos [1])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_crc_pos31  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_GND_27_o_AND_216_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_d [2]),
    .O(\U0/xgmac_inst/txgen/pos [2])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_crc_insert11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_GND_27_o_AND_216_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_int ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_d_3186 ),
    .O(\U0/xgmac_inst/txgen/insert )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF28 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[5]_is_pause_int[5]_OR_330_o<5>1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_int ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I3(\U0/xgmac_inst/txgen/is_data [5]),
    .I4(\U0/xgmac_inst/txgen/is_pad [5]),
    .I5(\U0/xgmac_inst/txgen/is_pause [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[5]_is_pause_int[5]_OR_330_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF11101010 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_error_int11  (
    .I0(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I1(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_len_past ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_OR_357_o ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_reg_3151 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .O(\U0/xgmac_inst/txgen/is_error )
  );
  LUT6 #(
    .INIT ( 64'hAAA888A822200020 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count31  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count16 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/osize_en_max_pkt_comb_AND_260_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_8_3112 ),
    .I3(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<11> ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [11]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[11] )
  );
  LUT6 #(
    .INIT ( 64'hAAA888A822200020 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count41  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count16 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/osize_en_max_pkt_comb_AND_260_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_9_3113 ),
    .I3(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<12> ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [12]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[12] )
  );
  LUT6 #(
    .INIT ( 64'hAAA888A822200020 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count51  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count16 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/osize_en_max_pkt_comb_AND_260_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_10_3114 ),
    .I3(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<13> ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [13]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[13] )
  );
  LUT6 #(
    .INIT ( 64'hAAA888A822200020 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count61  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count16 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/osize_en_max_pkt_comb_AND_260_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_11_3115 ),
    .I3(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<14> ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [14]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14] )
  );
  LUT6 #(
    .INIT ( 64'hAAA888A822200020 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count101  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count16 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/osize_en_max_pkt_comb_AND_260_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_1_3105 ),
    .I3(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<4> ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [4]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[4] )
  );
  LUT6 #(
    .INIT ( 64'hAAA888A822200020 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count151  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count16 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/osize_en_max_pkt_comb_AND_260_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_6_3110 ),
    .I3(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<9> ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [9]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[9] )
  );
  LUT6 #(
    .INIT ( 64'h2222222222200020 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count71  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_reg[7]_in_frame_reg_AND_257_o ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_pad_reg[7]_crc_mode_AND_256_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes_reg_1_3102 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/osize_en_max_pkt_comb_AND_260_o ),
    .I4(\U0/xgmac_inst/txgen/mtu_size_frame [1]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_max_pkt_comb_AND_259_o ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[1] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/in_frame_comb1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/sending_frame )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_GND_27_o_AND_234_o111  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_GND_27_o_AND_234_o11 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_pad_int111  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_past_3147 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_pad_int11 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0789_inv11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0789_inv1 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_OR_357_o1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_OR_357_o )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_pause_data_count[2]_GND_27_o_mux_90_OUT21  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count [0]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count [1]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count[2]_GND_27_o_mux_90_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h55750020 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_pad_int81  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_OR_357_o ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I2(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_OR_260_o_mmx_out ),
    .O(\U0/xgmac_inst/txgen/is_pad [7])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Reset_OR_DriverANDClockEnable11  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_stats_update_3154 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Reset_OR_DriverANDClockEnable1 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_int2  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .O(\U0/xgmac_inst/txgen/is_start )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count_fin21  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[10] ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<10> ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[10] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count_fin31  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[11] ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<11> ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[11] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count_fin41  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[12] ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<12> ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[12] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count_fin51  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[13] ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<13> ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[13] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count_fin61  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14] ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<14> ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[14] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count_fin101  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[4] ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<4> ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[4] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count_fin151  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[9] ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<9> ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[9] )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_data_avail[7]_GND_27_o_mux_58_OUT31  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [2]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_GND_27_o_mux_58_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_data_avail[7]_GND_27_o_mux_58_OUT71  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [6]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_GND_27_o_mux_58_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_data_avail[7]_GND_27_o_mux_58_OUT81  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_GND_27_o_mux_58_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/tx_en_01  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/config_sync_i/tx_en_870 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/tx_en_0 )
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0821_inv1  (
    .I0(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_3149 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0821_inv )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In11  (
    .I0(\U0/xgmac_inst/txgen/config_sync_i/fc_en_tx_866 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_req_reg_3146 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In1 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_01  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_764 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_0 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFF2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[3]_is_pause_int[3]_OR_324_o<3>1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_int ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I2(\U0/xgmac_inst/txgen/is_pause [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg [3]),
    .I4(\U0/xgmac_inst/txgen/is_data [3]),
    .I5(\U0/xgmac_inst/txgen/is_pad [3]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[3]_is_pause_int[3]_OR_324_o )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[0]_data_avail[6]_OR_351_o1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[0]_data_avail[5]_OR_350_o ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [6]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[0]_data_avail[6]_OR_351_o )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_max_pkt_comb_AND_259_o1  (
    .I0(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_comb ),
    .I2(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_max_pkt_comb_AND_259_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/osize_en_max_pkt_comb_AND_260_o1  (
    .I0(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_comb ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/osize_en_max_pkt_comb_AND_260_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_pad_reg[7]_crc_mode_AND_256_o1  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_pad_reg[7]_crc_mode_AND_256_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_waiting_int1  (
    .I0(\U0/xgmac_inst/txgen/tx_start ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_reg_3150 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/frame_waiting )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_axi_eof_OR_358_o1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_axi_eof_OR_358_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In211  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int_890 ),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/count_set_int_889 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In21 )
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In21  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment_2888 ),
    .I3(\U0/xgmac_inst/txgen/config_sync_i/tx_ifg_extension_868 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In2 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mcount_frame_offset_xor<2>11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset [2]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset [0]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset [1]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Result [2])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA8FF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_start_align_toggle11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o1_3198 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_underrun_3276 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o2 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_deferring11_3205 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip_save_3269 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/start_align_toggle )
  );
  LUT6 #(
    .INIT ( 64'h8000808000000080 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones341  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [1]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [2]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [3]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [5]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [6]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones34 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAA8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_eof_column12  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o2 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/data_avail[7]_eof_during_pad_OR_415_o ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_3266 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_underrun_3276 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column )
  );
  LUT6 #(
    .INIT ( 64'h4444444440004040 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/_n02241  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_eof_column11 ),
    .I2(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_2890 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/_n0224 )
  );
  LUT3 #(
    .INIT ( 8'h64 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/GND_28_o_INV_1008_o11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/GND_28_o_INV_1008_o1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/GND_28_o_INV_1008_o221  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset [1]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset [2]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset [0]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_underrun_3276 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/GND_28_o_INV_1008_o22 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones361  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [5]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [6]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones36 )
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones351  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones35 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In31  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In3_3201 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof1111  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [2]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [3]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof111 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/min_ifg_crc_mode_AND_289_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/min_ifg_3257 ),
    .I2(\U0/xgmac_inst/txgen/ifs_mode_frame_762 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/min_ifg_crc_mode_AND_289_o )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_eof_column111  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_eof_column11 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/_n0018_inv1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [8]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/_n0018_inv )
  );
  LUT4 #(
    .INIT ( 16'hFEEF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mcount_frame_offset_val1  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mcount_frame_offset_val )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mcount_frame_offset_xor<1>11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset [1]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Result [1])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In21  (
    .I0(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_3267 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In2_3242 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/data_avail[7]_eof_during_pad_OR_415_o1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_3265 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/data_avail[7]_eof_during_pad_OR_415_o )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mmux_dic_value11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value [0]),
    .I1(\U0/xgmac_inst/txgen/ifg_dic_frame_761 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1_3333 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_value [0])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mmux_dic_value21  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value [1]),
    .I1(\U0/xgmac_inst/txgen/ifg_dic_frame_761 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1_3333 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_value [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA888 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<5>111  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [2]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [1]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In2_3242 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [0]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [3]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [4]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<5>11_3291 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA9995555 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<3>11  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [3]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [1]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In2_3242 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [2]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/min_ifg_3257 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value [3])
  );
  LUT6 #(
    .INIT ( 64'h0001010111111111 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<4>121  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [3]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [4]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [1]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [0]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In2_3242 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [2]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<4>12 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFB9A8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<6>11  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [6]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [5]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<5>11_3291 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<4>12 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/min_ifg_3257 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value [6])
  );
  LUT4 #(
    .INIT ( 16'hFBEA ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<5>11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/min_ifg_3257 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [5]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<5>11_3291 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<4>12 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value [5])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0100 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<8>11  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [6]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [7]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [5]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<4>12 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/min_ifg_3257 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT11  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [0]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxc_reg3 [4]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT21  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [1]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxc_reg3 [5]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT31  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [2]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxc_reg3 [6]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT41  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [3]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxc_reg3 [7]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT51  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [4]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [0]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT61  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [5]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [1]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT71  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [6]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [2]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT81  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [7]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2 [3]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxc_reg2[3]_rxc_reg2[7]_mux_29_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT110  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [0]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [32]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT210  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [10]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [42]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT310  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [11]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [43]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT410  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [12]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [44]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT510  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [13]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [45]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT65  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [14]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [46]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT71  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [15]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [47]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT81  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [16]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [48]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT91  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [17]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [49]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT101  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [18]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [50]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT111  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [19]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [51]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT121  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [1]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [33]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT131  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [20]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [52]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT141  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [21]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [53]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT151  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [22]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [54]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT161  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [23]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [55]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT171  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [24]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [56]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT181  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [25]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [57]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT191  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [26]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [58]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT201  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [27]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [59]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT211  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [28]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [60]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT221  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [29]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [61]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT231  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [2]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [34]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT241  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [30]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [62]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT251  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [31]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [63]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT261  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [32]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [0]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<32> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT271  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [33]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [1]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<33> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT281  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [34]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [2]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<34> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT291  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [35]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [3]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<35> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT301  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [36]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [4]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<36> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT311  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [37]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [5]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<37> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT321  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [38]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [6]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<38> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT331  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [39]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [7]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<39> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT341  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [3]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [35]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT351  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [40]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [8]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<40> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT361  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [41]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [9]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<41> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT371  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [42]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [10]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<42> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT381  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [43]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [11]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<43> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT391  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [44]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [12]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<44> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT401  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [45]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [13]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<45> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT411  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [46]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [14]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<46> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT421  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [47]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [15]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<47> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT431  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [48]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [16]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<48> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT441  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [49]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [17]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<49> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT451  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [4]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [36]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT461  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [50]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [18]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<50> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT471  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [51]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [19]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<51> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT481  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [52]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [20]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<52> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT491  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [53]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [21]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<53> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT501  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [54]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [22]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<54> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT511  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [55]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [23]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<55> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT521  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [56]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [24]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<56> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT531  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [57]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [25]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<57> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT541  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [58]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [26]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<58> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT551  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [59]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [27]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<59> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT561  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [5]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [37]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT571  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [60]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [28]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<60> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT581  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [61]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [29]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<61> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT591  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [62]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [30]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<62> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT601  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [63]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [31]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<63> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT611  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [6]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [38]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT621  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [7]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [39]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT631  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [8]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [40]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/Mmux_rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT641  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2 [9]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg3 [41]),
    .O(\U0/xgmac_inst/rxgen/synchronise/rxd_reg2[31]_rxd_reg2[63]_mux_28_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/synchronise/start_lane0_comb_start_found_lane4_OR_460_o1  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/start_lane0_comb_4146 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/start_found_lane4_4233 ),
    .I2(\U0/xgmac_inst/rxgen/synchronise/ifg_upper_ok_4236 ),
    .O(\U0/xgmac_inst/rxgen/synchronise/start_lane0_comb_start_found_lane4_OR_460_o )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_rx_axis_tlast1  (
    .I0(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1_4405 ),
    .I1(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd2_4406 ),
    .O(rx_axis_tlast)
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce1  (
    .I0(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd2_4406 ),
    .I1(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1_4405 ),
    .O(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/output_ce )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80808088 ))
  \U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[6]_OR_553_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [6]),
    .I1(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [7]),
    .I2(\U0/xgmac_inst/rxgen/decode/data_bytes_ctrl [6]),
    .I3(\U0/xgmac_inst/rxgen/decode/length_match_reg2_3830 ),
    .I4(\U0/xgmac_inst/rxgen/decode/less_than_2bytes_4700 ),
    .I5(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .O(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[6]_OR_553_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80808088 ))
  \U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[5]_OR_550_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [5]),
    .I1(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [7]),
    .I2(\U0/xgmac_inst/rxgen/decode/data_bytes_ctrl [5]),
    .I3(\U0/xgmac_inst/rxgen/decode/length_match_reg2_3830 ),
    .I4(\U0/xgmac_inst/rxgen/decode/less_than_2bytes_4700 ),
    .I5(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .O(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[5]_OR_550_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80808088 ))
  \U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[4]_OR_547_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [4]),
    .I1(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [7]),
    .I2(\U0/xgmac_inst/rxgen/decode/data_bytes_ctrl [4]),
    .I3(\U0/xgmac_inst/rxgen/decode/length_match_reg2_3830 ),
    .I4(\U0/xgmac_inst/rxgen/decode/less_than_2bytes_4700 ),
    .I5(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .O(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[4]_OR_547_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80808088 ))
  \U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[3]_OR_544_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [3]),
    .I1(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [7]),
    .I2(\U0/xgmac_inst/rxgen/decode/data_bytes_ctrl [3]),
    .I3(\U0/xgmac_inst/rxgen/decode/length_match_reg2_3830 ),
    .I4(\U0/xgmac_inst/rxgen/decode/less_than_2bytes_4700 ),
    .I5(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .O(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[3]_OR_544_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80808088 ))
  \U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[2]_OR_541_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [2]),
    .I1(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [7]),
    .I2(\U0/xgmac_inst/rxgen/decode/data_bytes_ctrl [2]),
    .I3(\U0/xgmac_inst/rxgen/decode/length_match_reg2_3830 ),
    .I4(\U0/xgmac_inst/rxgen/decode/less_than_2bytes_4700 ),
    .I5(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .O(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[2]_OR_541_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80808088 ))
  \U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[1]_OR_538_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [1]),
    .I1(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [7]),
    .I2(\U0/xgmac_inst/rxgen/decode/data_bytes_ctrl [1]),
    .I3(\U0/xgmac_inst/rxgen/decode/length_match_reg2_3830 ),
    .I4(\U0/xgmac_inst/rxgen/decode/less_than_2bytes_4700 ),
    .I5(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .O(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[1]_OR_538_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80808088 ))
  \U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[0]_OR_535_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [0]),
    .I1(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [7]),
    .I2(\U0/xgmac_inst/rxgen/decode/data_bytes_ctrl [0]),
    .I3(\U0/xgmac_inst/rxgen/decode/length_match_reg2_3830 ),
    .I4(\U0/xgmac_inst/rxgen/decode/less_than_2bytes_4700 ),
    .I5(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .O(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[0]_OR_535_o )
  );
  LUT4 #(
    .INIT ( 16'hAABA ))
  \U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[7]_OR_556_o1  (
    .I0(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I1(\U0/xgmac_inst/rxgen/decode/length_match_reg2_3830 ),
    .I2(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/less_than_2bytes_4700 ),
    .O(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_data_bytes_valid[7]_OR_556_o )
  );
  LUT5 #(
    .INIT ( 32'h01010100 ))
  \U0/xgmac_inst/rxgen/decode/start_flag_reg2_GND_36_o_AND_434_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [1]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [5]),
    .I4(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .O(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_GND_36_o_AND_434_o )
  );
  LUT6 #(
    .INIT ( 64'h0001000100010000 ))
  \U0/xgmac_inst/rxgen/decode/start_flag_reg2_GND_36_o_AND_436_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [1]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags [2]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [6]),
    .I5(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .O(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_GND_36_o_AND_436_o )
  );
  LUT5 #(
    .INIT ( 32'h00000010 ))
  \U0/xgmac_inst/rxgen/decode/rx_errors_stage1[3]_terminate_flag_AND_376_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [2]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I2(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1 [3]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I4(\U0/xgmac_inst/rxgen/decode/terminate_flags [1]),
    .O(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[3]_terminate_flag_AND_376_o )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \U0/xgmac_inst/rxgen/decode/rx_errors_stage1[2]_terminate_flag_AND_378_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I2(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1 [2]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags [1]),
    .O(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[2]_terminate_flag_AND_378_o )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT51  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [1]),
    .I1(\U0/xgmac_inst/rxgen/decode/length [2]),
    .O(\U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT71  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_crc_mode_4005 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [6]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_lt_disable_4002 ),
    .I3(\U0/xgmac_inst/rxgen/decode/padding_3829 ),
    .I4(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [6]),
    .I5(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [6]),
    .O(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT61  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_crc_mode_4005 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [5]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_lt_disable_4002 ),
    .I3(\U0/xgmac_inst/rxgen/decode/padding_3829 ),
    .I4(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [5]),
    .I5(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [5]),
    .O(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT51  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_crc_mode_4005 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [4]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_lt_disable_4002 ),
    .I3(\U0/xgmac_inst/rxgen/decode/padding_3829 ),
    .I4(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [4]),
    .I5(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [4]),
    .O(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT41  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_crc_mode_4005 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [3]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_lt_disable_4002 ),
    .I3(\U0/xgmac_inst/rxgen/decode/padding_3829 ),
    .I4(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [3]),
    .I5(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [3]),
    .O(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT31  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_crc_mode_4005 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [2]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_lt_disable_4002 ),
    .I3(\U0/xgmac_inst/rxgen/decode/padding_3829 ),
    .I4(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [2]),
    .I5(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [2]),
    .O(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT21  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_crc_mode_4005 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [1]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_lt_disable_4002 ),
    .I3(\U0/xgmac_inst/rxgen/decode/padding_3829 ),
    .I4(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [1]),
    .I5(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [1]),
    .O(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT11  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_crc_mode_4005 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [0]),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_lt_disable_4002 ),
    .I3(\U0/xgmac_inst/rxgen/decode/padding_3829 ),
    .I4(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [0]),
    .I5(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [0]),
    .O(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h91 ))
  \U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT41  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [1]),
    .I1(\U0/xgmac_inst/rxgen/decode/length [2]),
    .I2(\U0/xgmac_inst/rxgen/decode/length [0]),
    .O(\U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT4 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT31  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [1]),
    .I1(\U0/xgmac_inst/rxgen/decode/length [2]),
    .O(\U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT3 )
  );
  LUT3 #(
    .INIT ( 8'hAD ))
  \U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT21  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [2]),
    .I1(\U0/xgmac_inst/rxgen/decode/length [0]),
    .I2(\U0/xgmac_inst/rxgen/decode/length [1]),
    .O(\U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT2 )
  );
  LUT4 #(
    .INIT ( 16'hB0BB ))
  \U0/xgmac_inst/rxgen/decode/_n067711  (
    .I0(\U0/xgmac_inst/rxgen/decode/error_code_reg [5]),
    .I1(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [5]),
    .I2(\U0/xgmac_inst/rxgen/decode/error_code_reg [6]),
    .I3(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [6]),
    .O(\U0/xgmac_inst/rxgen/decode/_n06771_4416 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \U0/xgmac_inst/rxgen/decode/start_flag_reg2_full_bytes_ctrl[7]_AND_474_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I2(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .O(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_full_bytes_ctrl[7]_AND_474_o )
  );
  LUT4 #(
    .INIT ( 16'h5540 ))
  \U0/xgmac_inst/rxgen/decode/start_flag_reg2_terminate_flag_AND_430_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [3]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [7]),
    .I3(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .O(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_terminate_flag_AND_430_o )
  );
  LUT4 #(
    .INIT ( 16'h1110 ))
  \U0/xgmac_inst/rxgen/decode/start_flag_reg2_terminate_flags[0]_AND_432_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [4]),
    .I3(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .O(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_terminate_flags[0]_AND_432_o )
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  \U0/xgmac_inst/rxgen/decode/start_flag_reg2_GND_36_o_AND_438_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[7]_terminate_flag_AND_368_o1 ),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [7]),
    .I3(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .O(\U0/xgmac_inst/rxgen/decode/start_flag_reg2_GND_36_o_AND_438_o )
  );
  LUT5 #(
    .INIT ( 32'h1555FFFF ))
  \U0/xgmac_inst/rxgen/decode/length[5]_PWR_39_o_LessThan_82_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [4]),
    .I1(\U0/xgmac_inst/rxgen/decode/length [3]),
    .I2(\U0/xgmac_inst/rxgen/decode/length [1]),
    .I3(\U0/xgmac_inst/rxgen/decode/length [2]),
    .I4(\U0/xgmac_inst/rxgen/decode/length [5]),
    .O(\U0/xgmac_inst/rxgen/decode/length[5]_PWR_39_o_LessThan_82_o )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_345_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxc_out [7]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [59]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [61]),
    .I4(\U0/xgmac_inst/rxgen/decode/PWR_39_o_enable_AND_318_o11 ),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_345_o1_4414 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_enable_AND_318_o111  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [63]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [62]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [60]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [58]),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_enable_AND_318_o11 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/decode/_n068311  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxc_out [1]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxc_out [0]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxc_out [5]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxc_out [3]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxc_out [4]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxc_out [2]),
    .O(\U0/xgmac_inst/rxgen/decode/_n06831 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_397_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_345_o1_4414 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [56]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [57]),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_397_o )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_345_o1  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [56]),
    .I1(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_345_o1_4414 ),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [57]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_345_o )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \U0/xgmac_inst/rxgen/decode/rx_errors_stage1[5]_terminate_flag_AND_372_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[7]_terminate_flag_AND_368_o1 ),
    .I2(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1 [5]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags [4]),
    .O(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[5]_terminate_flag_AND_372_o )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \U0/xgmac_inst/rxgen/decode/rx_errors_stage1[7]_terminate_flag_AND_368_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [1]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [2]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags [3]),
    .O(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[7]_terminate_flag_AND_368_o1 )
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_full_bytes_valid[7]_mux_121_OUT31  (
    .I0(\U0/xgmac_inst/rxgen/decode/term_flag_reg_5118 ),
    .I1(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [3]),
    .I2(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/term_control_reg [2]),
    .O(\U0/xgmac_inst/rxgen/decode/GND_36_o_full_bytes_valid[7]_mux_121_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \U0/xgmac_inst/rxgen/decode/Mmux_PWR_39_o_terminate_control[0]_MUX_1466_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_4619 ),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_control [0]),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_control[0]_MUX_1466_o )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \U0/xgmac_inst/rxgen/decode/Mmux_PWR_39_o_terminate_control[2]_MUX_1464_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_4619 ),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_control [2]),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_control[2]_MUX_1464_o )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \U0/xgmac_inst/rxgen/decode/Mmux_PWR_39_o_terminate_control[1]_MUX_1465_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_4619 ),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_control [1]),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_control[1]_MUX_1465_o )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \U0/xgmac_inst/rxgen/decode/terminate_flags[4]_terminate_flags[6]_AND_421_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [6]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [4]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [5]),
    .O(\U0/xgmac_inst/rxgen/decode/terminate_flags[4]_terminate_flags[6]_AND_421_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/rxgen/decode/Mcount_counter_val1  (
    .I0(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .I1(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_val )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_full_bytes_valid[7]_mux_121_OUT41  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I1(\U0/xgmac_inst/rxgen/decode/term_flag_reg_5118 ),
    .O(\U0/xgmac_inst/rxgen/decode/GND_36_o_full_bytes_valid[7]_mux_121_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_stats_length[4]_counter_reg[4]_MUX_1462_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/stats_length [4]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter_reg [4]),
    .O(\U0/xgmac_inst/rxgen/decode/stats_length[4]_counter_reg[4]_MUX_1462_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_stats_length[5]_counter_reg[5]_MUX_1461_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/stats_length [5]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter_reg [5]),
    .O(\U0/xgmac_inst/rxgen/decode/stats_length[5]_counter_reg[5]_MUX_1461_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_stats_length[3]_counter_reg[3]_MUX_1463_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/stats_length [3]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter_reg [3]),
    .O(\U0/xgmac_inst/rxgen/decode/stats_length[3]_counter_reg[3]_MUX_1463_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_stats_length[6]_counter_reg[6]_MUX_1460_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/stats_length [6]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter_reg [6]),
    .O(\U0/xgmac_inst/rxgen/decode/stats_length[6]_counter_reg[6]_MUX_1460_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_stats_length[7]_counter_reg[7]_MUX_1459_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/stats_length [7]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter_reg [7]),
    .O(\U0/xgmac_inst/rxgen/decode/stats_length[7]_counter_reg[7]_MUX_1459_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_stats_length[8]_counter_reg[8]_MUX_1458_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/stats_length [8]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter_reg [8]),
    .O(\U0/xgmac_inst/rxgen/decode/stats_length[8]_counter_reg[8]_MUX_1458_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_stats_length[9]_counter_reg[9]_MUX_1457_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/stats_length [9]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter_reg [9]),
    .O(\U0/xgmac_inst/rxgen/decode/stats_length[9]_counter_reg[9]_MUX_1457_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_stats_length[11]_counter_reg[11]_MUX_1455_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/stats_length [11]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter_reg [11]),
    .O(\U0/xgmac_inst/rxgen/decode/stats_length[11]_counter_reg[11]_MUX_1455_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_stats_length[12]_counter_reg[12]_MUX_1454_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/stats_length [12]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter_reg [12]),
    .O(\U0/xgmac_inst/rxgen/decode/stats_length[12]_counter_reg[12]_MUX_1454_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_stats_length[10]_counter_reg[10]_MUX_1456_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/stats_length [10]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter_reg [10]),
    .O(\U0/xgmac_inst/rxgen/decode/stats_length[10]_counter_reg[10]_MUX_1456_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_stats_length[13]_counter_reg[13]_MUX_1453_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/stats_length [13]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter_reg [13]),
    .O(\U0/xgmac_inst/rxgen/decode/stats_length[13]_counter_reg[13]_MUX_1453_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_stats_length[14]_counter_reg[14]_MUX_1452_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/stats_length [14]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter_reg [14]),
    .O(\U0/xgmac_inst/rxgen/decode/stats_length[14]_counter_reg[14]_MUX_1452_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[56]_GND_36_o_MUX_1557_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [56]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[56]_GND_36_o_MUX_1557_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[57]_GND_36_o_MUX_1556_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [57]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[57]_GND_36_o_MUX_1556_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[59]_GND_36_o_MUX_1554_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [59]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[59]_GND_36_o_MUX_1554_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[60]_GND_36_o_MUX_1553_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [60]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[60]_GND_36_o_MUX_1553_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[58]_GND_36_o_MUX_1555_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [58]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[58]_GND_36_o_MUX_1555_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[61]_GND_36_o_MUX_1552_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [61]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[61]_GND_36_o_MUX_1552_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[62]_GND_36_o_MUX_1551_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [62]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[62]_GND_36_o_MUX_1551_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[63]_GND_36_o_MUX_1550_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [63]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[63]_GND_36_o_MUX_1550_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[48]_GND_36_o_MUX_1549_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [6]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [48]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[48]_GND_36_o_MUX_1549_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[50]_GND_36_o_MUX_1547_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [6]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [50]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[50]_GND_36_o_MUX_1547_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[51]_GND_36_o_MUX_1546_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [6]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [51]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[51]_GND_36_o_MUX_1546_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[49]_GND_36_o_MUX_1548_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [6]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [49]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[49]_GND_36_o_MUX_1548_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[52]_GND_36_o_MUX_1545_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [6]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [52]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[52]_GND_36_o_MUX_1545_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[53]_GND_36_o_MUX_1544_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [6]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [53]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[53]_GND_36_o_MUX_1544_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[54]_GND_36_o_MUX_1543_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [6]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [54]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[54]_GND_36_o_MUX_1543_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[55]_GND_36_o_MUX_1542_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [6]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [55]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[55]_GND_36_o_MUX_1542_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[40]_GND_36_o_MUX_1541_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [5]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [40]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[40]_GND_36_o_MUX_1541_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[41]_GND_36_o_MUX_1540_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [5]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [41]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[41]_GND_36_o_MUX_1540_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[42]_GND_36_o_MUX_1539_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [5]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [42]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[42]_GND_36_o_MUX_1539_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[43]_GND_36_o_MUX_1538_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [5]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [43]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[43]_GND_36_o_MUX_1538_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[44]_GND_36_o_MUX_1537_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [5]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [44]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[44]_GND_36_o_MUX_1537_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[45]_GND_36_o_MUX_1536_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [5]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [45]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[45]_GND_36_o_MUX_1536_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[46]_GND_36_o_MUX_1535_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [5]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [46]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[46]_GND_36_o_MUX_1535_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[47]_GND_36_o_MUX_1534_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [5]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [47]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[47]_GND_36_o_MUX_1534_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[33]_GND_36_o_MUX_1532_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [4]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [33]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[33]_GND_36_o_MUX_1532_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[34]_GND_36_o_MUX_1531_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [4]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [34]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[34]_GND_36_o_MUX_1531_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[32]_GND_36_o_MUX_1533_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [4]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [32]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[32]_GND_36_o_MUX_1533_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[35]_GND_36_o_MUX_1530_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [4]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [35]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[35]_GND_36_o_MUX_1530_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[36]_GND_36_o_MUX_1529_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [4]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [36]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[36]_GND_36_o_MUX_1529_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[37]_GND_36_o_MUX_1528_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [4]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [37]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[37]_GND_36_o_MUX_1528_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[38]_GND_36_o_MUX_1527_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [4]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [38]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[38]_GND_36_o_MUX_1527_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[24]_GND_36_o_MUX_1525_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [3]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [24]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[24]_GND_36_o_MUX_1525_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[25]_GND_36_o_MUX_1524_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [3]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [25]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[25]_GND_36_o_MUX_1524_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[39]_GND_36_o_MUX_1526_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [4]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [39]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[39]_GND_36_o_MUX_1526_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[26]_GND_36_o_MUX_1523_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [3]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [26]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[26]_GND_36_o_MUX_1523_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[27]_GND_36_o_MUX_1522_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [3]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [27]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[27]_GND_36_o_MUX_1522_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[28]_GND_36_o_MUX_1521_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [3]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [28]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[28]_GND_36_o_MUX_1521_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[29]_GND_36_o_MUX_1520_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [3]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [29]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[29]_GND_36_o_MUX_1520_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[31]_GND_36_o_MUX_1518_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [3]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [31]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[31]_GND_36_o_MUX_1518_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[16]_GND_36_o_MUX_1517_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [2]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [16]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[16]_GND_36_o_MUX_1517_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[30]_GND_36_o_MUX_1519_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [3]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [30]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[30]_GND_36_o_MUX_1519_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[17]_GND_36_o_MUX_1516_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [2]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [17]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[17]_GND_36_o_MUX_1516_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[18]_GND_36_o_MUX_1515_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [2]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [18]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[18]_GND_36_o_MUX_1515_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[19]_GND_36_o_MUX_1514_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [2]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [19]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[19]_GND_36_o_MUX_1514_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[20]_GND_36_o_MUX_1513_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [2]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [20]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[20]_GND_36_o_MUX_1513_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[21]_GND_36_o_MUX_1512_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [2]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [21]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[21]_GND_36_o_MUX_1512_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[22]_GND_36_o_MUX_1511_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [2]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [22]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[22]_GND_36_o_MUX_1511_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[23]_GND_36_o_MUX_1510_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [2]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [23]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[23]_GND_36_o_MUX_1510_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[8]_GND_36_o_MUX_1509_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [1]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [8]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[8]_GND_36_o_MUX_1509_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[9]_GND_36_o_MUX_1508_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [1]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [9]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[9]_GND_36_o_MUX_1508_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[10]_GND_36_o_MUX_1507_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [1]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [10]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[10]_GND_36_o_MUX_1507_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[11]_GND_36_o_MUX_1506_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [1]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [11]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[11]_GND_36_o_MUX_1506_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[12]_GND_36_o_MUX_1505_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [1]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [12]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[12]_GND_36_o_MUX_1505_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[14]_GND_36_o_MUX_1503_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [1]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [14]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[14]_GND_36_o_MUX_1503_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[15]_GND_36_o_MUX_1502_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [1]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [15]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[15]_GND_36_o_MUX_1502_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[13]_GND_36_o_MUX_1504_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [1]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [13]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[13]_GND_36_o_MUX_1504_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[0]_GND_36_o_MUX_1501_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [0]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [0]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[0]_GND_36_o_MUX_1501_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[1]_GND_36_o_MUX_1500_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [0]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [1]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[1]_GND_36_o_MUX_1500_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[2]_GND_36_o_MUX_1499_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [0]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [2]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[2]_GND_36_o_MUX_1499_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[3]_GND_36_o_MUX_1498_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [0]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [3]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[3]_GND_36_o_MUX_1498_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[5]_GND_36_o_MUX_1496_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [0]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [5]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[5]_GND_36_o_MUX_1496_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[6]_GND_36_o_MUX_1495_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [0]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [6]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[6]_GND_36_o_MUX_1495_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[4]_GND_36_o_MUX_1497_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [0]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [4]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[4]_GND_36_o_MUX_1497_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_rxd_sync_reg3[7]_GND_36_o_MUX_1494_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [0]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg3 [7]),
    .O(\U0/xgmac_inst/rxgen/decode/rxd_sync_reg3[7]_GND_36_o_MUX_1494_o )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT61  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [1]),
    .I1(\U0/xgmac_inst/rxgen/decode/length [0]),
    .I2(\U0/xgmac_inst/rxgen/decode/length [2]),
    .O(\U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT6 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT111  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [2]),
    .I1(\U0/xgmac_inst/rxgen/decode/length [1]),
    .O(\U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT1 )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT11  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [1]),
    .I1(\U0/xgmac_inst/rxgen/decode/length [2]),
    .I2(\U0/xgmac_inst/rxgen/decode/length [0]),
    .O(\U0/xgmac_inst/rxgen/decode/Mram_length[2]_GND_36_o_wide_mux_97_OUT )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/rxgen/decode/terminate_flag11  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/end_of_frame_0 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \U0/xgmac_inst/rxgen/decode/terminate_flags[4]_terminate_flags[5]_AND_420_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [4]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [5]),
    .O(\U0/xgmac_inst/rxgen/decode/terminate_flags[4]_terminate_flags[5]_AND_420_o )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \U0/xgmac_inst/rxgen/decode/GND_36_o_terminate_flags[1]_equal_31_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [1]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .O(\U0/xgmac_inst/rxgen/decode/GND_36_o_terminate_flags[1]_equal_31_o )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \U0/xgmac_inst/rxgen/decode/stop_wrap_around_counter[15]_AND_413_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_4619 ),
    .I1(\U0/xgmac_inst/rxgen/decode/counter [12]),
    .O(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_counter[15]_AND_413_o )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/decode/rx_errors_stage1[1]_terminate_flag_AND_380_o<1>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1 [1]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .O(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[1]_terminate_flag_AND_380_o )
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  \U0/xgmac_inst/rxgen/decode/terminate_flags[4]_non_error_ctrl[4]_OR_477_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/error_code_reg [4]),
    .I1(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [4]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [4]),
    .O(\U0/xgmac_inst/rxgen/decode/terminate_flags[4]_non_error_ctrl[4]_OR_477_o )
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  \U0/xgmac_inst/rxgen/decode/terminate_flags[3]_non_error_ctrl[3]_OR_476_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/error_code_reg [3]),
    .I1(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [3]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [3]),
    .O(\U0/xgmac_inst/rxgen/decode/terminate_flags[3]_non_error_ctrl[3]_OR_476_o )
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  \U0/xgmac_inst/rxgen/decode/terminate_flags[2]_non_error_ctrl[2]_OR_475_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/error_code_reg [2]),
    .I1(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [2]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [2]),
    .O(\U0/xgmac_inst/rxgen/decode/terminate_flags[2]_non_error_ctrl[2]_OR_475_o )
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  \U0/xgmac_inst/rxgen/decode/terminate_flags[1]_non_error_ctrl[1]_OR_474_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/error_code_reg [1]),
    .I1(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [1]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [1]),
    .O(\U0/xgmac_inst/rxgen/decode/terminate_flags[1]_non_error_ctrl[1]_OR_474_o )
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  \U0/xgmac_inst/rxgen/decode/terminate_flag_start_flag_OR_472_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I2(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .O(\U0/xgmac_inst/rxgen/decode/terminate_flag_start_flag_OR_472_o )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_reg1[31]_reg1[28]_XOR_2715_o_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [31]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [30]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_reg1[28]_XOR_2715_o )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_reg1[31]_reg1[27]_XOR_2699_o_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [31]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_reg1[27]_XOR_2699_o )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1762_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [10]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1762 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1756_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [15]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [6]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1756 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1746_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [21]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [16]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [0]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1746 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1585_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [13]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [3]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [8]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1585 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1614_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [19]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [4]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [9]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [10]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [14]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1614 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1733_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [13]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1733 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[26]_INV_1410_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1732 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1733 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/_n1735 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [17]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/seta_17_4905 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/setb_17_4904 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[26]_INV_1410_o )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1732_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [4]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1732 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1740_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [8]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1740 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1757_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [17]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [22]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1757 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1735_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [15]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [6]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [16]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1735 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1766_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [9]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1766 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1763_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [10]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [15]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1763 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1802_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [8]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1802 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1726_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [3]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [5]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1726 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1739_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1739 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_1860_o_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1569 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1625 ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [4]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[28]_XOR_1847_o ),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/_n1563 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/_n1598 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_1860_o )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1625_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [10]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [20]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [11]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [12]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1625 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[1]_XOR_2304_o_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1576_xo<0>1_4760 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1586 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1598_xo<0>1_4762 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/_n1625 ),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [31]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [9]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[1]_XOR_2304_o )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1576_xo<0>11  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [16]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [6]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1576_xo<0>1_4760 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1564_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [4]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [9]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1564 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1598_xo<0>11  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [15]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [5]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1598_xo<0>1_4762 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1577_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [19]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [22]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[2]_XOR_2422_o_xo<0>2_5906 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[5]_XOR_2196_o_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1576 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1598 ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [25]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [14]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [27]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [30]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[5]_XOR_2196_o )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[6]_XOR_2218_o_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1569_xo<0>1 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1622 ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [15]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [19]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [26]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[28]_XOR_1847_o ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[6]_XOR_2218_o )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1569_xo<0>11  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [17]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [7]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1569_xo<0>1 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1565_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [10]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [14]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1565 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1599_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [25]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [26]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1599 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[30]_XOR_2142_o_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [30]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [31]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[30]_XOR_2142_o )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1583_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [23]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [7]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1583 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1586_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [1]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [21]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [8]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [13]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [3]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1586 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1580_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [24]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [25]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1580 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1570_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [11]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [12]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1570 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[28]_XOR_1847_o_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [28]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [31]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[28]_XOR_1847_o )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1563_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [0]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [2]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1563 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[34]_XOR_2141_o41  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [56]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [52]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[34]_XOR_2141_o_bdd6 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_GND_38_o_mux_28_OUT81  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [7]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [5]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [6]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags [3]),
    .I4(\U0/xgmac_inst/rxgen/decode/terminate_flags [4]),
    .I5(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_termination_error_AND_535_o21 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_GND_38_o_mux_28_OUT [7])
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_GND_38_o_mux_28_OUT71  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_termination_error_AND_535_o21 ),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [6]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [5]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags [3]),
    .I4(\U0/xgmac_inst/rxgen/decode/terminate_flags [4]),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_GND_38_o_mux_28_OUT [6])
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o131  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [2]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o13 )
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o121  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o12 )
  );
  LUT5 #(
    .INIT ( 32'h11111110 ))
  \U0/xgmac_inst/rxgen/error_detection/reset_errors_max_length_error_AND_508_o1  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/reset_errors ),
    .I1(\U0/xgmac_inst/rxgen/error_detection/start_pipeline_5036 ),
    .I2(\U0/xgmac_inst/rxgen/error_detection/exceed_normal_frame_5051 ),
    .I3(\U0/xgmac_inst/rxgen/error_detection/exceed_vlan_frame_5005 ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/max_length_error ),
    .O(\U0/xgmac_inst/rxgen/error_detection/reset_errors_max_length_error_AND_508_o )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_termination_error_AND_535_o211  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [1]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [2]),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_termination_error_AND_535_o21 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_GND_38_o_mux_28_OUT21  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [1]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_GND_38_o_mux_28_OUT [1])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_GND_38_o_mux_28_OUT31  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [2]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [1]),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_GND_38_o_mux_28_OUT [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_INV_1735_o1  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/start_errors [2]),
    .I1(\U0/xgmac_inst/rxgen/error_detection/start_errors [1]),
    .I2(\U0/xgmac_inst/rxgen/error_detection/start_errors [6]),
    .I3(\U0/xgmac_inst/rxgen/error_detection/start_errors [5]),
    .I4(\U0/xgmac_inst/rxgen/error_detection/start_errors [4]),
    .I5(\U0/xgmac_inst/rxgen/error_detection/start_errors [3]),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_INV_1735_o )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/rxgen/error_detection/crc_error1  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/fcs_error_5033 ),
    .I1(\U0/xgmac_inst/rxgen/exceed_18bytes_srl16_3682 ),
    .O(rx_statistics_vector[2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/rxgen/error_detection/frame_complete_data_length_match_OR_569_o1  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/frame_complete_5041 ),
    .I1(\U0/xgmac_inst/rxgen/decode/length_match_reg2_3830 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/frame_complete_data_length_match_OR_569_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_control_enable_OR_660_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [11]),
    .I1(\U0/xgmac_inst/rxgen/decode/length [3]),
    .I2(\U0/xgmac_inst/rxgen/decode/length [8]),
    .I3(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o1 ),
    .I4(\U0/xgmac_inst/rxgen/address_decoding/control_enable_3792 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_control_enable_OR_660_o )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>11  (
    .I0(\U0/xgmac_inst/rxgen/decode/dest_add [0]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [40]),
    .I2(\U0/xgmac_inst/rxgen/decode/dest_add [23]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [22]),
    .I4(\U0/xgmac_inst/rxgen/decode/dest_add [17]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [15]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>1 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \U0/xgmac_inst/rxgen/address_decoding/type_not_length_frame_is_type_OR_663_o1  (
    .I0(\U0/xgmac_inst/rxgen/address_decoding/type_not_length_5114 ),
    .I1(\U0/xgmac_inst/rxgen/decode/start_flag_reg3_5120 ),
    .I2(\U0/xgmac_inst/rxgen/address_decoding/frame_is_type_3790 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/type_not_length_frame_is_type_OR_663_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \U0/xgmac_inst/rxgen/rx/Mmux_bad_frame_out11  (
    .I0(\U0/xgmac_inst/rxgen/add_pause_frame_srl16_3686 ),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .I2(\U0/xgmac_inst/rxgen/rx/bad_opcode_int_5147 ),
    .I3(\U0/xgmac_inst/rxgen/config_sync_i/fc_en_rx_4000 ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .O(\U0/xgmac_inst/rxgen/rx_bad_frame_comb )
  );
  LUT4 #(
    .INIT ( 16'hAA2A ))
  \U0/xgmac_inst/rxgen/rx/Mmux_good_frame_out11  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .I1(\U0/xgmac_inst/rxgen/add_pause_frame_srl16_3686 ),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/fc_en_rx_4000 ),
    .I3(\U0/xgmac_inst/rxgen/rx/bad_opcode_int_5147 ),
    .O(\U0/xgmac_inst/rxgen/rx_good_frame_comb )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/xgmac_inst/rxgen/rx/bad_opcode1  (
    .I0(\U0/xgmac_inst/rxgen/rx/bad_opcode_int_5147 ),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/pause_frame_srl16 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(rx_statistics_vector[28])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/rxgen/rx/bad_frame_in_good_frame_in_OR_668_o1  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/bad_frame_in_good_frame_in_OR_668_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/xgmac_inst/rxgen/rx/pause_req1  (
    .I0(\U0/xgmac_inst/rxgen/add_pause_frame_srl16_3686 ),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/fc_en_rx_4000 ),
    .I2(\U0/xgmac_inst/rxgen/rx/pause_req_int_5148 ),
    .O(\U0/xgmac_inst/rxgen/pause_req_rx )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_in1_good_frame_in3_OR_670_o1  (
    .I0(\U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_in2_5152 ),
    .I1(\U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_in3_5151 ),
    .I2(\U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_in1_5150 ),
    .O(\U0/xgmac_inst/rxgen/rx_pause_control_i/good_frame_in1_good_frame_in3_OR_670_o )
  );
  LUT6 #(
    .INIT ( 64'h1444444444444444 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/Mmux_col_cnt[7]_GND_45_o_MUX_1762_o11  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/_n0227_inv ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [5]),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [1]),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [2]),
    .I4(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [3]),
    .I5(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [4]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[7]_GND_45_o_MUX_1762_o )
  );
  LUT6 #(
    .INIT ( 64'h6EE6EEEEEEEE6EE6 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/Mmux_GND_45_o_GND_45_o_mux_35_OUT11  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg_5217 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_5218 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_reg [0]),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper_reg [0]),
    .I4(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_reg [1]),
    .I5(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper_reg [1]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_mux_35_OUT [0])
  );
  LUT6 #(
    .INIT ( 64'h8008000000008008 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_reg[1]_seq_lower_reg_AND_591_o1  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg_5217 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_5218 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_reg [1]),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper_reg [1]),
    .I4(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_reg [0]),
    .I5(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper_reg [0]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_reg[1]_seq_lower_reg_AND_591_o )
  );
  LUT6 #(
    .INIT ( 64'h4111414144144444 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/Maccum_seq_cnt_xor<2>11  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_mismatch_sm_active_OR_673_o ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt [2]),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/Maccum_seq_cnt_lut [1]),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/Maccum_seq_cnt_lut [0]),
    .I4(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt [0]),
    .I5(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt [1]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/Result [2])
  );
  LUT6 #(
    .INIT ( 64'h0880888888880880 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg_sm_active_AND_589_o1  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg_5217 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/sm_active_5193 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/last_seq_type [0]),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_reg [0]),
    .I4(\U0/xgmac_inst/rsgen/detect_link_fail/last_seq_type [1]),
    .I5(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_reg [1]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg_sm_active_AND_589_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/mux1111  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_5226 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower [1]),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper [1]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type[1]_seq_type_upper[1]_mux_17_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/Mmux_remote_failure_last_seq_type[1]_MUX_1781_o11  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt[2]_seq_cnt[2]_OR_680_o_5168 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/last_seq_type [1]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/remote_failure_last_seq_type[1]_MUX_1781_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/mux111  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_5226 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower [0]),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper [0]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type[1]_seq_type_upper[1]_mux_17_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/Mmux_local_failure_last_seq_type[0]_MUX_1779_o11  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt[2]_seq_cnt[2]_OR_680_o_5168 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/last_seq_type [0]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/local_failure_last_seq_type[0]_MUX_1779_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/Mmux_GND_45_o_rxd_reg[25]_mux_8_OUT11  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [24]),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_lower.stage1_5220 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_lower.stage2_5219 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_rxd_reg[25]_mux_8_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/Mmux_GND_45_o_rxd_reg[25]_mux_8_OUT21  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [25]),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_lower.stage1_5220 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_lower.stage2_5219 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_rxd_reg[25]_mux_8_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/Mmux_GND_45_o_rxd_reg[57]_mux_0_OUT11  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [56]),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_upper.stage1_5225 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_upper.stage2_5224 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_rxd_reg[57]_mux_0_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/Mmux_GND_45_o_rxd_reg[57]_mux_0_OUT21  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [57]),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_upper.stage1_5225 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_upper.stage2_5224 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_rxd_reg[57]_mux_0_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/rsgen/detect_link_fail/_n0236_inv1  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt[2]_seq_cnt[2]_OR_680_o_5168 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/sm_active_reg_5204 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/_n0236_inv )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/rsgen/detect_link_fail/_n0227_inv1  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_5226 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_5221 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/_n0227_inv )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/_n03191  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_5218 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg_5217 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/_n0319 )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_mismatch_sm_active_OR_673_o1  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/sm_active_5193 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_mismatch_5210 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_mismatch_5209 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_mismatch_sm_active_OR_673_o )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<0>  (
    .I0(\U0/xgmac_inst/txgen/decode_frame/dst_addr [40]),
    .I1(\U0/xgmac_inst/txgen/decode_frame/dst_addr [36]),
    .I2(\U0/xgmac_inst/txgen/decode_frame/dst_addr [38]),
    .I3(\U0/xgmac_inst/txgen/decode_frame/dst_addr [37]),
    .I4(\U0/xgmac_inst/txgen/decode_frame/dst_addr [41]),
    .I5(\U0/xgmac_inst/txgen/decode_frame/dst_addr [33]),
    .O(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<0>_5300 )
  );
  MUXCY   \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<0>  (
    .CI(N0),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<0>_5300 ),
    .O(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<0>_5301 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<1>  (
    .I0(\U0/xgmac_inst/txgen/decode_frame/dst_addr [35]),
    .I1(\U0/xgmac_inst/txgen/decode_frame/dst_addr [34]),
    .I2(\U0/xgmac_inst/txgen/decode_frame/dst_addr [30]),
    .I3(\U0/xgmac_inst/txgen/decode_frame/dst_addr [32]),
    .I4(\U0/xgmac_inst/txgen/decode_frame/dst_addr [39]),
    .I5(\U0/xgmac_inst/txgen/decode_frame/dst_addr [31]),
    .O(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<1>_5302 )
  );
  MUXCY   \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<1>  (
    .CI(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<0>_5301 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<1>_5302 ),
    .O(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<1>_5303 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<2>  (
    .I0(\U0/xgmac_inst/txgen/decode_frame/dst_addr [27]),
    .I1(\U0/xgmac_inst/txgen/decode_frame/dst_addr [29]),
    .I2(\U0/xgmac_inst/txgen/decode_frame/dst_addr [28]),
    .I3(\U0/xgmac_inst/txgen/decode_frame/dst_addr [24]),
    .I4(\U0/xgmac_inst/txgen/decode_frame/dst_addr [43]),
    .I5(\U0/xgmac_inst/txgen/decode_frame/dst_addr [26]),
    .O(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<2>_5304 )
  );
  MUXCY   \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<2>  (
    .CI(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<1>_5303 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<2>_5304 ),
    .O(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<2>_5305 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<3>  (
    .I0(\U0/xgmac_inst/txgen/decode_frame/dst_addr [25]),
    .I1(\U0/xgmac_inst/txgen/decode_frame/dst_addr [21]),
    .I2(\U0/xgmac_inst/txgen/decode_frame/dst_addr [23]),
    .I3(\U0/xgmac_inst/txgen/decode_frame/dst_addr [22]),
    .I4(\U0/xgmac_inst/txgen/decode_frame/dst_addr [44]),
    .I5(\U0/xgmac_inst/txgen/decode_frame/dst_addr [18]),
    .O(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<3>_5306 )
  );
  MUXCY   \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<3>  (
    .CI(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<2>_5305 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<3>_5306 ),
    .O(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<3>_5307 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<4>  (
    .I0(\U0/xgmac_inst/txgen/decode_frame/dst_addr [20]),
    .I1(\U0/xgmac_inst/txgen/decode_frame/dst_addr [19]),
    .I2(\U0/xgmac_inst/txgen/decode_frame/dst_addr [15]),
    .I3(\U0/xgmac_inst/txgen/decode_frame/dst_addr [17]),
    .I4(\U0/xgmac_inst/txgen/decode_frame/dst_addr [42]),
    .I5(\U0/xgmac_inst/txgen/decode_frame/dst_addr [16]),
    .O(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<4>_5308 )
  );
  MUXCY   \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<4>  (
    .CI(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<3>_5307 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<4>_5308 ),
    .O(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<4>_5309 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<5>  (
    .I0(\U0/xgmac_inst/txgen/decode_frame/dst_addr [12]),
    .I1(\U0/xgmac_inst/txgen/decode_frame/dst_addr [14]),
    .I2(\U0/xgmac_inst/txgen/decode_frame/dst_addr [13]),
    .I3(\U0/xgmac_inst/txgen/decode_frame/dst_addr [9]),
    .I4(\U0/xgmac_inst/txgen/decode_frame/dst_addr [46]),
    .I5(\U0/xgmac_inst/txgen/decode_frame/dst_addr [11]),
    .O(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<5>_5310 )
  );
  MUXCY   \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<5>  (
    .CI(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<4>_5309 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<5>_5310 ),
    .O(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<5>_5311 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<6>  (
    .I0(\U0/xgmac_inst/txgen/decode_frame/dst_addr [10]),
    .I1(\U0/xgmac_inst/txgen/decode_frame/dst_addr [6]),
    .I2(\U0/xgmac_inst/txgen/decode_frame/dst_addr [8]),
    .I3(\U0/xgmac_inst/txgen/decode_frame/dst_addr [7]),
    .I4(\U0/xgmac_inst/txgen/decode_frame/dst_addr [47]),
    .I5(\U0/xgmac_inst/txgen/decode_frame/dst_addr [3]),
    .O(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<6>_5312 )
  );
  MUXCY   \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<6>  (
    .CI(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<5>_5311 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<6>_5312 ),
    .O(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<6>_5313 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<7>  (
    .I0(\U0/xgmac_inst/txgen/decode_frame/dst_addr [5]),
    .I1(\U0/xgmac_inst/txgen/decode_frame/dst_addr [4]),
    .I2(\U0/xgmac_inst/txgen/decode_frame/dst_addr [0]),
    .I3(\U0/xgmac_inst/txgen/decode_frame/dst_addr [2]),
    .I4(\U0/xgmac_inst/txgen/decode_frame/dst_addr [45]),
    .I5(\U0/xgmac_inst/txgen/decode_frame/dst_addr [1]),
    .O(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<7>_5314 )
  );
  MUXCY   \U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<7>  (
    .CI(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_cy<6>_5313 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/decode_frame/broad_int<47>_wg_lut<7>_5314 ),
    .O(\U0/xgmac_inst/txgen/decode_frame/broad_int )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<0>  (
    .CI(N0),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<0>_rt_6257 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<0>_5315 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<1>  (
    .I0(\U0/xgmac_inst/rxgen/decode/dest_add [18]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [19]),
    .I2(\U0/xgmac_inst/rxgen/decode/dest_add [20]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [21]),
    .I4(\U0/xgmac_inst/rxgen/decode/dest_add [14]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [26]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<1>_5316 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<1>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<0>_5315 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<1>_5316 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<1>_5317 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<2>  (
    .I0(\U0/xgmac_inst/rxgen/decode/dest_add [24]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [25]),
    .I2(\U0/xgmac_inst/rxgen/decode/dest_add [29]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [27]),
    .I4(\U0/xgmac_inst/rxgen/decode/dest_add [13]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [28]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<2>_5318 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<2>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<1>_5317 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<2>_5318 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<2>_5319 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<3>  (
    .I0(\U0/xgmac_inst/rxgen/decode/dest_add [31]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [2]),
    .I2(\U0/xgmac_inst/rxgen/decode/dest_add [30]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [32]),
    .I4(\U0/xgmac_inst/rxgen/decode/dest_add [16]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [33]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<3>_5320 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<3>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<2>_5319 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<3>_5320 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<3>_5321 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<4>  (
    .I0(\U0/xgmac_inst/rxgen/decode/dest_add [36]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [34]),
    .I2(\U0/xgmac_inst/rxgen/decode/dest_add [35]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [39]),
    .I4(\U0/xgmac_inst/rxgen/decode/dest_add [11]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [37]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<4>_5322 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<4>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<3>_5321 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<4>_5322 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<4>_5323 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<5>  (
    .I0(\U0/xgmac_inst/rxgen/decode/dest_add [38]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [42]),
    .I2(\U0/xgmac_inst/rxgen/decode/dest_add [3]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [41]),
    .I4(\U0/xgmac_inst/rxgen/decode/dest_add [10]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [43]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<5>_5324 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<5>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<4>_5323 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<5>_5324 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<5>_5325 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<6>  (
    .I0(\U0/xgmac_inst/rxgen/decode/dest_add [44]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [47]),
    .I2(\U0/xgmac_inst/rxgen/decode/dest_add [45]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [46]),
    .I4(\U0/xgmac_inst/rxgen/decode/dest_add [12]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [4]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<6>_5326 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<6>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<5>_5325 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<6>_5326 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<6>_5327 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<7>  (
    .I0(\U0/xgmac_inst/rxgen/decode/dest_add [5]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [8]),
    .I2(\U0/xgmac_inst/rxgen/decode/dest_add [6]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [7]),
    .I4(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>1 ),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [9]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<7>_5328 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<7>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<6>_5327 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_lut<7>_5328 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<0>  (
    .CI(N0),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<0> ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<0>_5330 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<1>  (
    .I0(\U0/xgmac_inst/rxgen/decode/dest_add [18]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [19]),
    .I2(\U0/xgmac_inst/rxgen/decode/dest_add [20]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [21]),
    .I4(\U0/xgmac_inst/rxgen/decode/dest_add [14]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [26]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<1>_5331 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<1>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<0>_5330 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<1>_5331 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<1>_5332 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<2>  (
    .I0(\U0/xgmac_inst/rxgen/decode/dest_add [24]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [25]),
    .I2(\U0/xgmac_inst/rxgen/decode/dest_add [29]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [27]),
    .I4(\U0/xgmac_inst/rxgen/decode/dest_add [13]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [28]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<2>_5333 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<2>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<1>_5332 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<2>_5333 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<2>_5334 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<3>  (
    .I0(\U0/xgmac_inst/rxgen/decode/dest_add [31]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [2]),
    .I2(\U0/xgmac_inst/rxgen/decode/dest_add [30]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [32]),
    .I4(\U0/xgmac_inst/rxgen/decode/dest_add [16]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [33]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<3>_5335 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<3>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<2>_5334 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<3>_5335 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<3>_5336 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<4>  (
    .I0(\U0/xgmac_inst/rxgen/decode/dest_add [36]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [34]),
    .I2(\U0/xgmac_inst/rxgen/decode/dest_add [35]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [39]),
    .I4(\U0/xgmac_inst/rxgen/decode/dest_add [11]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [37]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<4>_5337 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<4>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<3>_5336 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<4>_5337 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<4>_5338 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<5>  (
    .I0(\U0/xgmac_inst/rxgen/decode/dest_add [38]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [42]),
    .I2(\U0/xgmac_inst/rxgen/decode/dest_add [3]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [41]),
    .I4(\U0/xgmac_inst/rxgen/decode/dest_add [10]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [43]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<5>_5339 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<5>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<4>_5338 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<5>_5339 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<5>_5340 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<6>  (
    .I0(\U0/xgmac_inst/rxgen/decode/dest_add [44]),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [47]),
    .I2(\U0/xgmac_inst/rxgen/decode/dest_add [45]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [46]),
    .I4(\U0/xgmac_inst/rxgen/decode/dest_add [12]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [4]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<6>_5341 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<6>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<5>_5340 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<6>_5341 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<6>_5342 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<7>  (
    .I0(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>1 ),
    .I1(\U0/xgmac_inst/rxgen/decode/dest_add [5]),
    .I2(\U0/xgmac_inst/rxgen/decode/dest_add [8]),
    .I3(\U0/xgmac_inst/rxgen/decode/dest_add [6]),
    .I4(\U0/xgmac_inst/rxgen/decode/dest_add [7]),
    .I5(\U0/xgmac_inst/rxgen/decode/dest_add [9]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<7>_5343 )
  );
  MUXCY   \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<7>  (
    .CI(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_cy<6>_5342 ),
    .DI(N1),
    .S(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<7>_5343 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_bytes<2>_SW0  (
    .I0(tx_axis_tkeep[2]),
    .I1(tx_axis_tkeep[1]),
    .I2(tx_axis_tkeep[0]),
    .O(N2)
  );
  LUT6 #(
    .INIT ( 64'h4000000040400040 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_bytes<2>  (
    .I0(tx_axis_tkeep[7]),
    .I1(N2),
    .I2(tx_axis_tkeep[3]),
    .I3(tx_axis_tkeep[5]),
    .I4(tx_axis_tkeep[4]),
    .I5(tx_axis_tkeep[6]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_bytes [2])
  );
  LUT5 #(
    .INIT ( 32'hC0010001 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_bytes<3>_SW0  (
    .I0(tx_axis_tkeep[6]),
    .I1(tx_axis_tkeep[5]),
    .I2(tx_axis_tkeep[4]),
    .I3(tx_axis_tkeep[3]),
    .I4(tx_axis_tkeep[2]),
    .O(N4)
  );
  LUT6 #(
    .INIT ( 64'h9001000000000001 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_bytes<4>_SW0  (
    .I0(tx_axis_tkeep[6]),
    .I1(tx_axis_tkeep[5]),
    .I2(tx_axis_tkeep[4]),
    .I3(tx_axis_tkeep[3]),
    .I4(tx_axis_tkeep[2]),
    .I5(tx_axis_tkeep[1]),
    .O(N6)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_underrun1_SW0  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/block_other_underruns_1519 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .O(N8)
  );
  LUT6 #(
    .INIT ( 64'h20222022A8AA2022 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_out_underrun1  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I2(tx_axis_tuser),
    .I3(tx_axis_tvalid),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/deliberate_runt_1501 ),
    .I5(N8),
    .O(\U0/xgmac_inst/txgen/tx_underrun )
  );
  LUT6 #(
    .INIT ( 64'hA8ECA8A8A8A8A8A8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_Mux_80_o31  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_tready ),
    .I2(tx_axis_tuser),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_d1_1502 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_Mux_80_o3 )
  );
  LUT4 #(
    .INIT ( 16'hAABA ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_Mux_80_o32  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_1495 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_d1_1520 ),
    .I2(\U0/xgmac_inst/txgen/config_sync_i/tx_cust_preamble_865 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_Mux_80_o31_5349 )
  );
  LUT5 #(
    .INIT ( 32'h15110400 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_Mux_80_o33  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_tready ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_Mux_80_o31_5349 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_Mux_80_o32_5350 )
  );
  LUT6 #(
    .INIT ( 64'h7777737355555140 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_Mux_80_o34  (
    .I0(tx_axis_tvalid),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_1495 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_Mux_80_o32_5350 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_Mux_80_o3 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_Mux_80_o33_5351 )
  );
  LUT4 #(
    .INIT ( 16'hFFB2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_Mux_80_o35  (
    .I0(\U0/xgmac_inst/txgen/data_ack_int ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_Mux_80_o33_5351 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_Mux_80_o )
  );
  LUT5 #(
    .INIT ( 32'h80800080 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_eof1_SW0  (
    .I0(tx_axis_tkeep[7]),
    .I1(tx_axis_tvalid),
    .I2(tx_axis_tlast),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .O(N10)
  );
  LUT6 #(
    .INIT ( 64'hA820202020202020 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_eof1  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I2(N10),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tlast_d1_1503 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tkeep_d1 [7]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/feed_d1_1493 ),
    .O(\U0/xgmac_inst/txgen/axi_eof )
  );
  LUT5 #(
    .INIT ( 32'hA2A2A282 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In2  (
    .I0(tx_axis_tvalid),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In2_5353 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o<14>_SW0  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [8]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [3]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [2]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [1]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [0]),
    .O(N12)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o<14>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o131 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [4]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [5]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [6]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [7]),
    .I5(N12),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o )
  );
  LUT6 #(
    .INIT ( 64'h0111111111111111 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o11  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_1495 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [6]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [3]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [5]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [4]),
    .I5(tx_axis_tkeep[7]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o13  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o1 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [14]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [13]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [11]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter [12]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o11_5357 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o12_5358 )
  );
  LUT6 #(
    .INIT ( 64'h0444444444444444 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o14  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [8]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_1495 ),
    .I2(tx_axis_tkeep[7]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [4]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [3]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [5]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o13_5359 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/PWR_15_o_tx_axis_in_tkeep[7]_equal_56_o<7>  (
    .I0(tx_axis_tkeep[7]),
    .I1(tx_axis_tkeep[6]),
    .I2(tx_axis_tkeep[5]),
    .I3(tx_axis_tkeep[4]),
    .I4(tx_axis_tkeep[3]),
    .I5(N2),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_bytes [3])
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2-In1  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_1495 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2-In1_5360 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2-In2  (
    .I0(tx_axis_tlast),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I2(tx_axis_tuser),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2-In2_5361 )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2-In3  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I2(\U0/xgmac_inst/txgen/config_sync_i/tx_cust_preamble_865 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2-In3_5362 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAA80 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2-In4  (
    .I0(tx_axis_tvalid),
    .I1(\U0/xgmac_inst/txgen/data_ack_int ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2-In3_5362 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2-In2_5361 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2-In1_5360 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hFBFAFAFA01100010 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1212  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I3(tx_axis_tvalid),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_1495 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1211_5363 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT121 )
  );
  LUT6 #(
    .INIT ( 64'hABAAAAAA01000000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT304  (
    .I0(tx_axis_tvalid),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [4]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT302 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT303_5365 )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT305  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT303_5365 ),
    .I2(\U0/xgmac_inst/txgen/data_ack_int ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_1495 ),
    .I4(tx_axis_tvalid),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hABAAAAAA01000000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT274  (
    .I0(tx_axis_tvalid),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [3]),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT272 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT274_5367 )
  );
  LUT6 #(
    .INIT ( 64'h5755555502000000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT275  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_1495 ),
    .I2(\U0/xgmac_inst/txgen/data_ack_int ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I4(tx_axis_tvalid),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT274_5367 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state[3]_X_15_o_wide_mux_77_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_1495 ),
    .I1(tx_axis_tvalid),
    .O(N16)
  );
  LUT6 #(
    .INIT ( 64'h5050515000010101 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o  (
    .I0(N16),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_tvalid_d1_1502 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_GND_16_o_OR_65_o_1311 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[2]_MUX_494_o31  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o11 ),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_value_held [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o11 ),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [26]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[0]_MUX_496_o11 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[2]_MUX_494_o3 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[2]_MUX_494_o32  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [1]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[2]_MUX_494_o31_5370 )
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFDAAA8FAF8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[2]_MUX_494_o33  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[2]_MUX_494_o31_5370 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [10]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[2]_MUX_494_o3 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[2]_MUX_494_o32_5371 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAAE ))
  \U0/xgmac_inst/txgen/txframer/is_pause_d1[6]_INV_174_o  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I1(N20),
    .I2(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_data_d1 [6]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .O(\U0/xgmac_inst/txgen/txframer/is_pause_d1[6]_INV_174_o_1710 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \U0/xgmac_inst/txgen/txframer/is_pause_d1[5]_INV_172_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_data_d1 [5]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [5]),
    .O(N22)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF82AA ))
  \U0/xgmac_inst/txgen/txframer/is_pause_d1[5]_INV_172_o  (
    .I0(N22),
    .I1(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_error_reg_AND_106_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I5(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .O(\U0/xgmac_inst/txgen/txframer/is_pause_d1[5]_INV_172_o_1706 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAAE ))
  \U0/xgmac_inst/txgen/txframer/is_pause_d1[1]_INV_162_o  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I1(N24),
    .I2(\U0/xgmac_inst/txgen/txframer/is_data_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/crc_data_reg [0]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .O(\U0/xgmac_inst/txgen/txframer/is_pause_d1[1]_INV_162_o_1703 )
  );
  LUT6 #(
    .INIT ( 64'h1110101011111111 ))
  \U0/xgmac_inst/txgen/txframer/is_pause_d1[2]_INV_166_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_data_reg [2]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [2]),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [0]),
    .I5(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_error_reg_AND_106_o ),
    .O(N26)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAAE ))
  \U0/xgmac_inst/txgen/txframer/is_pause_d1[2]_INV_166_o  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I1(N26),
    .I2(\U0/xgmac_inst/txgen/txframer/is_data_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .O(\U0/xgmac_inst/txgen/txframer/is_pause_d1[2]_INV_166_o_1709 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAAE ))
  \U0/xgmac_inst/txgen/txframer/is_pause_d1[4]_INV_170_o  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I1(N28),
    .I2(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_data_d1 [4]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .O(\U0/xgmac_inst/txgen/txframer/is_pause_d1[4]_INV_170_o_1708 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \U0/xgmac_inst/txgen/txframer/is_pause_d1[3]_INV_168_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_data_d1 [3]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [3]),
    .O(N30)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4044 ))
  \U0/xgmac_inst/txgen/txframer/is_pause_d1[3]_INV_168_o  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(N30),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_error_reg_AND_106_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I5(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .O(\U0/xgmac_inst/txgen/txframer/is_pause_d1[3]_INV_168_o_1705 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \U0/xgmac_inst/txgen/txframer/is_pause_d1[1]_INV_164_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_data_d1 [1]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/txframer/crc_data_reg [1]),
    .O(N32)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA8AA ))
  \U0/xgmac_inst/txgen/txframer/is_pause_d1[1]_INV_164_o  (
    .I0(N32),
    .I1(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_error_reg_AND_106_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I5(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .O(\U0/xgmac_inst/txgen/txframer/is_pause_d1[1]_INV_164_o_1704 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/xgmac_inst/txgen/txframer/_n1164_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I2(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(N34)
  );
  LUT6 #(
    .INIT ( 64'h88088808FF088808 ))
  \U0/xgmac_inst/txgen/txframer/_n1164  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1[0]_crc_data_comb[0]_OR_123_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/_n11643 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I4(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I5(N34),
    .O(\U0/xgmac_inst/txgen/txframer/_n1164_1737 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA2 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[41]_MUX_935_o21  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_in_d2 [49]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [6]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[5]_OR_99_o ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[41]_MUX_935_o2 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[41]_MUX_935_o22  (
    .I0(\U0/xgmac_inst/txgen/txframer/pause_source_held [1]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o131 ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[41]_MUX_935_o2 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[41]_MUX_935_o21_5381 )
  );
  LUT6 #(
    .INIT ( 64'h0004000400043337 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o11  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I1(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [6]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[5]_OR_99_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_pad_d1[6]_crc_data_comb[6]_OR_129_o ),
    .I5(N36),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o11_1695 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFF2 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[42]_MUX_934_o12  (
    .I0(N38),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[5]_OR_99_o ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [6]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o121 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[42]_MUX_934_o12_1678 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA8AA ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[42]_MUX_934_o21  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_in_d2 [50]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[5]_OR_99_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [7]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [6]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[42]_MUX_934_o2 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[42]_MUX_934_o22  (
    .I0(\U0/xgmac_inst/txgen/txframer/pause_source_held [2]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o131 ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[42]_MUX_934_o2 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[42]_MUX_934_o21_5385 )
  );
  LUT5 #(
    .INIT ( 32'hEAAAFFFF ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[40]_MUX_936_o21  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_in_d2 [48]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_data_d1 [6]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[40]_MUX_936_o2 )
  );
  LUT6 #(
    .INIT ( 64'h5755555502000000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[40]_MUX_936_o22  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_source_held [0]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[40]_MUX_936_o2 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[40]_MUX_936_o21_5387 )
  );
  LUT4 #(
    .INIT ( 16'hEEFE ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[40]_MUX_936_o23  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[5]_OR_99_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [6]),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [48]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[40]_MUX_936_o22_5388 )
  );
  LUT6 #(
    .INIT ( 64'h4040444051515551 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[14]_MUX_578_o32  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[1]_OR_95_o ),
    .I5(N40),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[14]_MUX_578_o32_1663 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[1]_MUX_495_o21  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o11 ),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_value_held [1]),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o11 ),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [25]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[0]_MUX_496_o11 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[1]_MUX_495_o2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFDAAA8FAF8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[1]_MUX_495_o22  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[1]_OR_95_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [9]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[1]_MUX_495_o2 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[1]_MUX_495_o21_5391 )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[51]_MUX_997_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[7]_crc_data_comb[7]_OR_130_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o131 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [11]),
    .O(N42)
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[52]_MUX_996_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[7]_crc_data_comb[7]_OR_130_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o131 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [12]),
    .O(N44)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[52]_MUX_996_o2  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[51]_MUX_997_o211 ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[51]_MUX_997_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_in_d2 [60]),
    .I4(N44),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [52]),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[52]_MUX_996_o )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[53]_MUX_995_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[7]_crc_data_comb[7]_OR_130_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o131 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [13]),
    .O(N46)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[53]_MUX_995_o2  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[51]_MUX_997_o211 ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[51]_MUX_997_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_in_d2 [61]),
    .I4(N46),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [53]),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[53]_MUX_995_o )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[54]_MUX_994_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[7]_crc_data_comb[7]_OR_130_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o131 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [14]),
    .O(N48)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[54]_MUX_994_o2  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[51]_MUX_997_o211 ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[51]_MUX_997_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_in_d2 [62]),
    .I4(N48),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [54]),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[54]_MUX_994_o )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[55]_MUX_993_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[7]_crc_data_comb[7]_OR_130_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o131 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [15]),
    .O(N50)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[55]_MUX_993_o2  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[51]_MUX_997_o211 ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[51]_MUX_997_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_in_d2 [63]),
    .I4(N50),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [55]),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[55]_MUX_993_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFF88A888A888A8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[19]_MUX_669_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [3]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[2]_OR_96_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[19]_MUX_669_o13 ),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_source_held [43]),
    .O(N52)
  );
  LUT6 #(
    .INIT ( 64'hFFFF88A888A888A8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[20]_MUX_668_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [3]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[2]_OR_96_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[19]_MUX_669_o13 ),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_source_held [44]),
    .O(N54)
  );
  LUT6 #(
    .INIT ( 64'hFFFF88A888A888A8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[21]_MUX_667_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [3]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[2]_OR_96_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[19]_MUX_669_o13 ),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_source_held [45]),
    .O(N56)
  );
  LUT6 #(
    .INIT ( 64'hFFFF88A888A888A8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[22]_MUX_666_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [3]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[2]_OR_96_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[19]_MUX_669_o13 ),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_source_held [46]),
    .O(N58)
  );
  LUT6 #(
    .INIT ( 64'hFFFF88A888A888A8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[23]_MUX_665_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [3]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[2]_OR_96_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[19]_MUX_669_o13 ),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_source_held [47]),
    .O(N60)
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[6]_crc_data_comb[6]_OR_129_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o131 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [3]),
    .O(N62)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o2  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o12 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [51]),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o11_1695 ),
    .I4(N62),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [43]),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[43]_MUX_933_o )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[44]_MUX_932_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[6]_crc_data_comb[6]_OR_129_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o131 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [4]),
    .O(N64)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[44]_MUX_932_o2  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o12 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [52]),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o11_1695 ),
    .I4(N64),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [44]),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[44]_MUX_932_o )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[45]_MUX_931_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[6]_crc_data_comb[6]_OR_129_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o131 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [5]),
    .O(N66)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[45]_MUX_931_o2  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o12 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [53]),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o11_1695 ),
    .I4(N66),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [45]),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[45]_MUX_931_o )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[46]_MUX_930_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[6]_crc_data_comb[6]_OR_129_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o131 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [6]),
    .O(N68)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[46]_MUX_930_o2  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o12 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [54]),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o11_1695 ),
    .I4(N68),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [46]),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[46]_MUX_930_o )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[47]_MUX_929_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[6]_crc_data_comb[6]_OR_129_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o131 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [7]),
    .O(N70)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[47]_MUX_929_o2  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o12 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [55]),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o11_1695 ),
    .I4(N70),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [47]),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[47]_MUX_929_o )
  );
  LUT6 #(
    .INIT ( 64'h001000100010AABA ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[19]_MUX_669_o11  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(N72),
    .I2(\U0/xgmac_inst/txgen/txframer/is_data_d1 [3]),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o11 ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I5(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[3]_OR_97_o ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[19]_MUX_669_o11_1696 )
  );
  LUT5 #(
    .INIT ( 32'hEAAAFFFF ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[16]_MUX_672_o21  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_in_d2 [24]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_data_d1 [3]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[16]_MUX_672_o2 )
  );
  LUT6 #(
    .INIT ( 64'h5755555502000000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[16]_MUX_672_o22  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_source_held [40]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[16]_MUX_672_o2 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[16]_MUX_672_o21_5409 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFFFDA8A8AAA8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[16]_MUX_672_o24  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[3]_OR_97_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [3]),
    .I3(\U0/xgmac_inst/txgen/txframer/d_in_d2 [24]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[16]_MUX_672_o22_5410 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[16]_MUX_672_o23_5411 )
  );
  LUT6 #(
    .INIT ( 64'h5455101110111011 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[10]_MUX_582_o22  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_data_d1 [2]),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o11 ),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_source_held [34]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[10]_MUX_582_o21 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF88A888A888A8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[11]_MUX_581_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [2]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[1]_OR_95_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[11]_MUX_581_o13 ),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_source_held [35]),
    .O(N74)
  );
  LUT6 #(
    .INIT ( 64'hFFFF88A888A888A8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[13]_MUX_579_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [2]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[1]_OR_95_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[11]_MUX_581_o13 ),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_source_held [37]),
    .O(N76)
  );
  LUT6 #(
    .INIT ( 64'hFFFF88A888A888A8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[12]_MUX_580_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [2]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[1]_OR_95_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[11]_MUX_581_o13 ),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_source_held [36]),
    .O(N78)
  );
  LUT6 #(
    .INIT ( 64'hFDA8ECECA8A8ECEC ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_in_d2 [26]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [3]),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o11 ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_source_held [42]),
    .O(N82)
  );
  LUT6 #(
    .INIT ( 64'h88A888A888A8DDFD ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[27]_MUX_757_o12  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [4]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[3]_OR_97_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_pad_d1[4]_crc_data_comb[4]_OR_127_o ),
    .I5(N86),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[27]_MUX_757_o12_1689 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF100010001000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[35]_MUX_845_o21  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1[5]_crc_data_comb[5]_OR_128_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/d_in_d2 [43]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[36]_MUX_844_o11 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[35]_MUX_845_o2 )
  );
  LUT6 #(
    .INIT ( 64'h060680FF020280FF ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[9]_MUX_583_o21  (
    .I0(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_data_d1 [2]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_source_held [33]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[9]_MUX_583_o2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFDAAA8FAF8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[9]_MUX_583_o22  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[2]_OR_96_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [17]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[9]_MUX_583_o2 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[9]_MUX_583_o21_5422 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[27]_MUX_757_o11_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_data_d1 [4]),
    .O(N88)
  );
  LUT6 #(
    .INIT ( 64'h0404040404040437 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[27]_MUX_757_o11  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I1(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[4]_OR_98_o ),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o11 ),
    .I4(N88),
    .I5(\U0/xgmac_inst/txgen/txframer/is_pad_d1[4]_crc_data_comb[4]_OR_127_o ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[27]_MUX_757_o11_1691 )
  );
  LUT5 #(
    .INIT ( 32'h11101111 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[24]_MUX_760_o21  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[4]_crc_data_comb[4]_OR_127_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_in_d2 [32]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_data_d1 [4]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[24]_MUX_760_o2 )
  );
  LUT5 #(
    .INIT ( 32'hFF5DAA08 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[24]_MUX_760_o22  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_in_d2 [32]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[4]_OR_98_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[24]_MUX_760_o2 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[24]_MUX_760_o21_5425 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF777FF7FF ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_397_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_source_held [19]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_value_held [11]),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .O(N90)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888888F ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_397_o2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_in_d2 [3]),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o21 ),
    .I2(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pad_d1[0]_crc_data_comb[0]_OR_123_o ),
    .I4(N90),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o23 ),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_PWR_20_o_MUX_397_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF777FF7FF ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_396_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_source_held [20]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_value_held [12]),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .O(N92)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888888F ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_396_o2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_in_d2 [4]),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o21 ),
    .I2(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pad_d1[0]_crc_data_comb[0]_OR_123_o ),
    .I4(N92),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o23 ),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_PWR_20_o_MUX_396_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF777FF7FF ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_395_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_source_held [21]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_value_held [13]),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .O(N94)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888888F ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_395_o2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_in_d2 [5]),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o21 ),
    .I2(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pad_d1[0]_crc_data_comb[0]_OR_123_o ),
    .I4(N94),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o23 ),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_PWR_20_o_MUX_395_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF777FF7FF ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_394_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_source_held [22]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_value_held [14]),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .O(N96)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888888F ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_394_o2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_in_d2 [6]),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o21 ),
    .I2(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pad_d1[0]_crc_data_comb[0]_OR_123_o ),
    .I4(N96),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o23 ),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_PWR_20_o_MUX_394_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF777FF7FF ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_source_held [23]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_value_held [15]),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .O(N98)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888888F ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_in_d2 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o21 ),
    .I2(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pad_d1[0]_crc_data_comb[0]_OR_123_o ),
    .I4(N98),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o23 ),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_PWR_20_o_MUX_393_o )
  );
  LUT6 #(
    .INIT ( 64'h4440044040400040 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[7]_MUX_489_o31  (
    .I0(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_value_held [7]),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_source_held [31]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[7]_MUX_489_o3 )
  );
  LUT5 #(
    .INIT ( 32'hFF040404 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[7]_MUX_489_o32  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1[1]_crc_data_comb[1]_OR_124_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[7]_MUX_489_o3 ),
    .I2(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[7]_MUX_489_o31_1667 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_in_d2 [15]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[7]_MUX_489_o32_5432 )
  );
  LUT5 #(
    .INIT ( 32'hEAAAFFFF ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[8]_MUX_584_o21  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_in_d2 [16]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_data_d1 [2]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[8]_MUX_584_o2 )
  );
  LUT6 #(
    .INIT ( 64'h5755555502000000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[8]_MUX_584_o22  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_source_held [32]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[8]_MUX_584_o2 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[8]_MUX_584_o21_5434 )
  );
  LUT6 #(
    .INIT ( 64'h4040400000400000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[0]_MUX_496_o31  (
    .I0(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [24]),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_value_held [0]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[0]_MUX_496_o3 )
  );
  LUT5 #(
    .INIT ( 32'h55554454 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[0]_MUX_496_o32  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1[1]_crc_data_comb[1]_OR_124_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[0]_MUX_496_o3 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [8]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[0]_MUX_496_o11 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[0]_MUX_496_o31_5437 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFFFDA8A8AAA8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[0]_MUX_496_o33  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [1]),
    .I3(\U0/xgmac_inst/txgen/txframer/d_in_d2 [8]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[0]_MUX_496_o31_5437 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[0]_MUX_496_o32_5438 )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[6]_MUX_490_o3_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[3]_MUX_493_o331 ),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_value_held [6]),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_source_held [30]),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o11 ),
    .O(N100)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[6]_MUX_490_o3  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[7]_MUX_489_o31_1667 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [14]),
    .I3(N100),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [6]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[3]_MUX_493_o32 ),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[6]_MUX_490_o )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[5]_MUX_491_o3_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[3]_MUX_493_o331 ),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_value_held [5]),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_source_held [29]),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o11 ),
    .O(N102)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[5]_MUX_491_o3  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[7]_MUX_489_o31_1667 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [13]),
    .I3(N102),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [5]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[3]_MUX_493_o32 ),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[5]_MUX_491_o )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[4]_MUX_492_o3_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[3]_MUX_493_o331 ),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_value_held [4]),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_source_held [28]),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o11 ),
    .O(N104)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[4]_MUX_492_o3  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[7]_MUX_489_o31_1667 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [12]),
    .I3(N104),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [4]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[3]_MUX_493_o32 ),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[4]_MUX_492_o )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[3]_MUX_493_o3_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[3]_MUX_493_o331 ),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_value_held [3]),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_source_held [27]),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o11 ),
    .O(N106)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[3]_MUX_493_o3  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[7]_MUX_489_o31_1667 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [11]),
    .I3(N106),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [3]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[3]_MUX_493_o32 ),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[3]_MUX_493_o )
  );
  LUT6 #(
    .INIT ( 64'hFFD5D5D5AA808080 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_407_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o11 ),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_value_held [9]),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o11 ),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [17]),
    .I5(\U0/xgmac_inst/txgen/txframer/d_in_d2 [1]),
    .O(N108)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFF54 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_407_o2  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o12 ),
    .I2(N108),
    .I3(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_in_d2 [1]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o23 ),
    .O(\U0/xgmac_inst/txgen/txframer/PWR_20_o_PWR_20_o_MUX_407_o )
  );
  LUT6 #(
    .INIT ( 64'hFFD5D5D5AA808080 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_398_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o11 ),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_value_held [10]),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o11 ),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [18]),
    .I5(\U0/xgmac_inst/txgen/txframer/d_in_d2 [2]),
    .O(N110)
  );
  LUT6 #(
    .INIT ( 64'h5555554511111101 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[32]_MUX_848_o21  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1[5]_crc_data_comb[5]_OR_128_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_data_d1 [5]),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o11 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_in_d2 [40]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o131 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[32]_MUX_848_o2 )
  );
  LUT5 #(
    .INIT ( 32'hFF5DAA08 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[32]_MUX_848_o22  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_in_d2 [40]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[5]_OR_99_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[32]_MUX_848_o2 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[32]_MUX_848_o21_5446 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[15]_MUX_577_o3  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[14]_MUX_578_o31 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [23]),
    .I3(N112),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [15]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[14]_MUX_578_o32_1663 ),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[15]_MUX_577_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[14]_MUX_578_o3  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[14]_MUX_578_o31 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [22]),
    .I3(N114),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [14]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[14]_MUX_578_o32_1663 ),
    .O(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[14]_MUX_578_o )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \U0/xgmac_inst/txgen/txframer/is_error_comb_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/error_reg_1762 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_error_d1_1832 ),
    .O(N116)
  );
  LUT6 #(
    .INIT ( 64'h020200020202FFFF ))
  \U0/xgmac_inst/txgen/txframer/is_error_comb  (
    .I0(\U0/xgmac_inst/txgen/is_error ),
    .I1(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I3(\U0/xgmac_inst/txgen/config_sync_i/tx_crc_mode_871 ),
    .I4(\U0/xgmac_inst/txgen/ifg_dic_frame_761 ),
    .I5(N116),
    .O(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 )
  );
  LUT4 #(
    .INIT ( 16'hE6A2 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o31  (
    .I0(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_value_held [8]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_source_held [16]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o3 )
  );
  LUT6 #(
    .INIT ( 64'h4544555445444544 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o32  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1[0]_crc_data_comb[0]_OR_123_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o12 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I3(\U0/xgmac_inst/txgen/txframer/d_in_d2 [0]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o3 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o31_5451 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFBBBA55551110 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o2  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[7]_crc_data_comb[7]_OR_130_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o211 ),
    .I3(N118),
    .I4(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [48]),
    .O(\U0/xgmac_inst/txgen/txframer/PWR_20_o_preamble_reg[48]_MUX_1000_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFB3FF80 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[49]_MUX_999_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o131 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_source_held [9]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_in_d2 [57]),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o211 ),
    .O(N120)
  );
  LUT6 #(
    .INIT ( 64'hBBBFAAAE11150004 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[49]_MUX_999_o2  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [7]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I4(N120),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [49]),
    .O(\U0/xgmac_inst/txgen/txframer/PWR_20_o_preamble_reg[49]_MUX_999_o )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \U0/xgmac_inst/txgen/txframer/is_pause_d1[7]_INV_176_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_data_d1 [7]),
    .O(N124)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00101010 ))
  \U0/xgmac_inst/txgen/txframer/is_pause_d1[7]_INV_176_o  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I2(N124),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_error_reg_AND_106_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .O(\U0/xgmac_inst/txgen/txframer/is_pause_d1[7]_INV_176_o_1707 )
  );
  LUT5 #(
    .INIT ( 32'hAFA8EFEC ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[33]_MUX_847_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_in_d2 [41]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[5]_OR_99_o ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .O(N126)
  );
  LUT5 #(
    .INIT ( 32'hAFA8EFEC ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[25]_MUX_759_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_in_d2 [33]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[4]_OR_98_o ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .O(N128)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFE55555554 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[50]_MUX_998_o1  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o211 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I4(N130),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [50]),
    .O(\U0/xgmac_inst/txgen/txframer/PWR_20_o_preamble_reg[50]_MUX_998_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \U0/xgmac_inst/txgen/txframer/terminate_found_GND_18_o_OR_86_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_data_d1 [4]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_data_d1 [6]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_data_d1 [7]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_data_d1 [5]),
    .O(N132)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000001 ))
  \U0/xgmac_inst/txgen/txframer/terminate_found_GND_18_o_OR_86_o  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_data_d1 [1]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_data_d1 [0]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_data_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_data_d1 [3]),
    .I4(N132),
    .I5(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .O(\U0/xgmac_inst/txgen/txframer/terminate_found_GND_18_o_OR_86_o_1716 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/GND_17_o_INV_115_o1  (
    .I0(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [1]),
    .I1(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [0]),
    .I2(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [15]),
    .I3(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [14]),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [13]),
    .I5(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [12]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/GND_17_o_INV_115_o1_5460 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/GND_17_o_INV_115_o2  (
    .I0(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [6]),
    .I1(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [5]),
    .I2(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [4]),
    .I3(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [3]),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [2]),
    .I5(\U0/xgmac_inst/txgen/tx_pause_control_i/GND_17_o_INV_115_o1_5460 ),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/GND_17_o_INV_115_o2_5461 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/GND_17_o_INV_115_o3  (
    .I0(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [11]),
    .I1(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [10]),
    .I2(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [9]),
    .I3(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [8]),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [7]),
    .I5(\U0/xgmac_inst/txgen/tx_pause_control_i/GND_17_o_INV_115_o2_5461 ),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/GND_17_o_INV_115_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count[15]_pause_status_int_AND_96_o1  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int_890 ),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [0]),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [1]),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [2]),
    .I4(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [3]),
    .I5(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [4]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count[15]_pause_status_int_AND_96_o1_5462 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count[15]_pause_status_int_AND_96_o2  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [6]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [5]),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [7]),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [8]),
    .I4(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [9]),
    .I5(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [10]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count[15]_pause_status_int_AND_96_o2_5463 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count[15]_pause_status_int_AND_96_o3  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [12]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [11]),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [13]),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [14]),
    .I4(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [15]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count[15]_pause_status_int_AND_96_o3_5464 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/pause_count[15]_pause_status_int_AND_96_o4  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count[15]_pause_status_int_AND_96_o1_5462 ),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count[15]_pause_status_int_AND_96_o2_5463 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count[15]_pause_status_int_AND_96_o3_5464 ),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count[15]_pause_status_int_AND_96_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \U0/xgmac_inst/txgen/decode_frame/vlan_int<0>11  (
    .I0(\U0/xgmac_inst/txgen/decode_frame/len_type [7]),
    .I1(\U0/xgmac_inst/txgen/decode_frame/len_type [12]),
    .I2(\U0/xgmac_inst/txgen/decode_frame/len_type [13]),
    .I3(\U0/xgmac_inst/txgen/decode_frame/len_type [14]),
    .I4(\U0/xgmac_inst/txgen/decode_frame/len_type [15]),
    .I5(\U0/xgmac_inst/txgen/decode_frame/len_type [8]),
    .O(\U0/xgmac_inst/txgen/decode_frame/vlan_int<0>11_5465 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/txgen/decode_frame/vlan_int<0>12  (
    .I0(\U0/xgmac_inst/txgen/decode_frame/len_type [10]),
    .I1(\U0/xgmac_inst/txgen/decode_frame/len_type [9]),
    .I2(\U0/xgmac_inst/txgen/decode_frame/len_type [4]),
    .I3(\U0/xgmac_inst/txgen/decode_frame/len_type [5]),
    .I4(\U0/xgmac_inst/txgen/decode_frame/len_type [6]),
    .I5(\U0/xgmac_inst/txgen/decode_frame/len_type [1]),
    .O(\U0/xgmac_inst/txgen/decode_frame/vlan_int<0>12_5466 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \U0/xgmac_inst/txgen/decode_frame/vlan_int<0>13  (
    .I0(\U0/xgmac_inst/txgen/decode_frame/vlan_int<0>11_5465 ),
    .I1(\U0/xgmac_inst/txgen/decode_frame/vlan_int<0>12_5466 ),
    .I2(\U0/xgmac_inst/txgen/decode_frame/len_type [2]),
    .O(\U0/xgmac_inst/txgen/decode_frame/vlan_int<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_386_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_27_931 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_28_932 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_1_905 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_26_930 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_29_933 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_25_929 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_386_o_xo<0> )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_386_o_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_18_922 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_2_906 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_11_915 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_20_924 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_8_912 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_386_o_xo<0>1_5468 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_386_o_xo<0>3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_386_o_xo<0> ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_386_o_xo<0>1_5468 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_19_923 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_22_926 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1913 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[29]_data_in[1]_XOR_386_o )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_160_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_28_932 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_17_921 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_15_919 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_10_914 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_0_904 ),
    .O(N136)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_160_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1895 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_4_908 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_5_909 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_31_935 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_2_906 ),
    .I5(N136),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_160_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_650_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_59_963 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_60_964 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_49_953 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_62_966 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_63_967 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_650_o_xo<0> )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_650_o_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_35_939 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_37_941 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_47_951 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_51_955 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_650_o_xo<0>1_5471 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[22]_data_in[0]_XOR_634_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_11_915 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_10_914 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_0_904 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_12_916 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_22_926 ),
    .O(N138)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[22]_data_in[0]_XOR_634_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1880 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1875 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_21_925 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_2_906 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_17_921 ),
    .I5(N138),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[22]_data_in[0]_XOR_634_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_620_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_59_963 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_61_965 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_48_952 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_51_955 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_42_946 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_57_961 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_620_o_xo<0> )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_620_o_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_62_966 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_63_967 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_58_962 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_620_o_xo<0>1_5474 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[1]_XOR_546_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_29_933 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_11_915 ),
    .O(N140)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[1]_XOR_546_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1907 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1880 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1923 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_30_934 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_6_910 ),
    .I5(N140),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[1]_XOR_546_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[4]_XOR_666_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_8_912 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_20_924 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_19_923 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_18_922 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_22_926 ),
    .O(N142)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[4]_XOR_666_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1913 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1904 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_7_911 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_30_934 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_27_931 ),
    .I5(N142),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[4]_XOR_666_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[0]_XOR_187_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_19_923 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_11_915 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_0_904 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_16_920 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_12_916 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_22_926 ),
    .O(N144)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[0]_XOR_187_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1907 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_21_925 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_6_910 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_5_909 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_29_933 ),
    .I5(N144),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[29]_data_in[0]_XOR_187_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[62]_data_in[33]_XOR_798_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_55_959 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_52_956 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_49_953 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_43_947 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_42_946 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_41_945 ),
    .O(N146)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[62]_data_in[33]_XOR_798_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[58]_XOR_696_o ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1999_xo<0>1 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_34_938 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_33_937 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_56_960 ),
    .I5(N146),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[33]_XOR_798_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[0]_XOR_871_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_24_928 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_23_927 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_18_922 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_17_921 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_0_904 ),
    .O(N148)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[0]_XOR_871_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1913 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1888_xo<0>1 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_4_908 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_30_934 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_25_929 ),
    .I5(N148),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[0]_XOR_871_o )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_356_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_28_932 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_25_929 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_24_928 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_17_921 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_16_920 ),
    .O(N150)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_356_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1899 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1880 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_27_931 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_21_925 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_29_933 ),
    .I5(N150),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[29]_data_in[1]_XOR_356_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[26]_data_in[0]_XOR_841_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_24_928 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_17_921 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_14_918 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_10_914 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_0_904 ),
    .O(N152)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[26]_data_in[0]_XOR_841_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1904 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1888 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_21_925 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_2_906 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_26_930 ),
    .I5(N152),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[26]_data_in[0]_XOR_841_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[0]_XOR_215_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_2_906 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_20_924 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_1_905 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_17_921 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_0_904 ),
    .O(N154)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[0]_XOR_215_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1904 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1879 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1888_xo<0>1 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_30_934 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_6_910 ),
    .I5(N154),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[0]_XOR_215_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_575_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_2_906 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_20_924 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_19_923 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_15_919 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_10_914 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_0_904 ),
    .O(N156)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_575_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1880 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[30]_XOR_442_o ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1881 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_8_912 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_5_909 ),
    .I5(N156),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_575_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_244_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_31_935 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_2_906 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_24_928 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_23_927 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_10_914 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_0_904 ),
    .O(N158)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_244_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1899 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1912 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1893 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1879 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_21_925 ),
    .I5(N158),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_244_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[1]_XOR_604_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_31_935 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_20_924 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_1_905 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_10_914 ),
    .O(N160)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[1]_XOR_604_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1913 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1881 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_21_925 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_9_913 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_8_912 ),
    .I5(N160),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[1]_XOR_604_o )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[62]_data_in[33]_XOR_312_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_45_949 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_43_947 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_42_946 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_36_940 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_47_951 ),
    .O(N162)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[62]_data_in[33]_XOR_312_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1972 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_33_937 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_62_966 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_61_965 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_46_950 ),
    .I5(N162),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[33]_XOR_312_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[62]_data_in[32]_XOR_590_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_60_964 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_58_962 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_44_948 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_41_945 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_47_951 ),
    .O(N164)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[62]_data_in[32]_XOR_590_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1972 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1965 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1999_xo<0>1 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_62_966 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_61_965 ),
    .I5(N164),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[32]_XOR_590_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[62]_data_in[32]_XOR_885_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_55_959 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_53_957 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_48_952 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_45_949 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_44_948 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_38_942 ),
    .O(N166)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[62]_data_in[32]_XOR_885_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1966 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1971 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_62_966 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_61_965 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_60_964 ),
    .I5(N166),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[32]_XOR_885_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[3]_XOR_784_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_31_935 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_29_933 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_26_930 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_24_928 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_17_921 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_22_926 ),
    .O(N168)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[3]_XOR_784_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1895 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1897 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1875 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_9_913 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_5_909 ),
    .I5(N168),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[3]_XOR_784_o )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux3111_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [2]),
    .O(N170)
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux3111  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2145 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [1]),
    .I4(N170),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_2570 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux281_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [0]),
    .O(N174)
  );
  LUT6 #(
    .INIT ( 64'hE44E4EE44EE4E44E ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux281  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_2567 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2145 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2149 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .I5(N174),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux271  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2129 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2149 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2134 ),
    .I4(N176),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_2566 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux291_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [5]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [0]),
    .O(N178)
  );
  LUT6 #(
    .INIT ( 64'hE44E4EE44EE4E44E ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux291  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_2568 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2129 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2140 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .I5(N178),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux251_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [0]),
    .O(N180)
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux251  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2145 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .I4(N180),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_2564 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux2611  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [5]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [7]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux261 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux2612  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [1]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux2611_5496 )
  );
  LUT4 #(
    .INIT ( 16'h7D28 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux2613  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux2611_5496 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux261 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_2565 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux221_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [7]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [0]),
    .O(N182)
  );
  LUT6 #(
    .INIT ( 64'hE44E4EE44EE4E44E ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux221  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_2563 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2145 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2134 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .I5(N182),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux2111_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [0]),
    .O(N184)
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux2111  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2134 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [21]),
    .I4(N184),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_2590 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux231_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [0]),
    .O(N186)
  );
  LUT6 #(
    .INIT ( 64'hE44E4EE44EE4E44E ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux231  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_2591 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [22]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .I5(N186),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux191_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [6]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [0]),
    .O(N188)
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux191  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2149 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [25]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [19]),
    .I4(N188),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux181_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [18]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4]),
    .O(N190)
  );
  LUT6 #(
    .INIT ( 64'hE44E4EE44EE4E44E ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux181  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_2587 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2134 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2126 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2127 ),
    .I5(N190),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux201_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [20]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [5]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [2]),
    .O(N192)
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux201  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2134 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .I4(N192),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux151_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [15]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [7]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [1]),
    .O(N194)
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux151  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2125 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .I4(N194),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_2584 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux171_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [5]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4]),
    .O(N196)
  );
  LUT6 #(
    .INIT ( 64'hE44E4EE44EE4E44E ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux171  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_2586 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [17]),
    .I5(N196),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hE44E4EE44EE4E44E ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux101  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_2580 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [11]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .I5(N180),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux91  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2134 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [10]),
    .I4(N178),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_2579 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hE44E4EE44EE4E44E ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux1111  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_2562 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2134 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2125 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .I5(N182),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux81_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [1]),
    .O(N204)
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux81  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2125 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [9]),
    .I4(N204),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_2578 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux71_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [8]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [2]),
    .O(N206)
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux71  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2127 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .I4(N206),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_2577 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux61  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2149 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [7]),
    .I4(N184),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_2576 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux211_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [3]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4]),
    .O(N214)
  );
  LUT6 #(
    .INIT ( 64'hE44E4EE44EE4E44E ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux211  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_2572 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2126 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2127 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2125 ),
    .I5(N214),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux111_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4]),
    .O(N216)
  );
  LUT6 #(
    .INIT ( 64'hE44E4EE44EE4E44E ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux111  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_2571 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2133 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2140 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2127 ),
    .I5(N216),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_725_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_2566 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_2563 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_0_2601 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0_2602 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_2577 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_2576 ),
    .O(N220)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_725_o  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_reg1[28]_XOR_1100_o ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2072 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2054 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2049 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2041 ),
    .I5(N220),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_725_o_2372 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_709_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1_2604 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_2603 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_2566 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_2563 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_2564 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_2575 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_709_o1_5510 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_709_o2  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_2587 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_2573 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_2585 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_2582 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_2578 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_2562 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_709_o2_5511 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_709_o3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_2591 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_2592 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_2580 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_2579 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_709_o3_5512 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_690_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2_2606 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2_2605 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_2581 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_2580 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_2564 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_2561 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_690_o1_5513 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_690_o2  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_2567 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_2582 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_2565 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_2587 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_2586 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_690_o2_5514 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_675_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_3_2608 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_3_2607 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_2587 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_2574 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_2565 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_2562 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_675_o1_5515 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_675_o2  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_2582 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_2581 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_2561 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_2566 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_675_o2_5516 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_675_o3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_675_o2_5516 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2052 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_2583 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_2567 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_2568 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_675_o1_5515 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_675_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_659_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_2610 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_4_2609 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_2575 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_2573 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_2569 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_2562 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_659_o1_5517 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_659_o2  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_2579 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_2568 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_2567 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_2577 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_2592 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_659_o2_5518 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_659_o3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_659_o1_5517 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_659_o2_5518 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2076 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_659_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_643_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_2569 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_2580 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_2570 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_2571 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_5_2611 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_5_2612 ),
    .O(N222)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_643_o  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2078 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_reg1[27]_XOR_999_o ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2064 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2058 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_2566 ),
    .I5(N222),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_643_o_2377 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_626_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_2585 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_2569 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_2583 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_2579 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_2574 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_2591 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_626_o1_5520 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_610_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_2585 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_2572 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_2561 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7_2615 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7_2616 ),
    .O(N224)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_610_o  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2076 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2078 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2077 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2060 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_2568 ),
    .I5(N224),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_610_o_2379 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_591_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_8_2618 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_2617 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_2569 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_2562 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_2566 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_2563 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_591_o1_5522 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_591_o2  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_2586 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_2572 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_2567 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_2592 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_591_o2_5523 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_591_o3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_591_o1_5522 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2077 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2078 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_591_o2_5523 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2037 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_2574 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_591_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[29]_INV_571_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_2565 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_2582 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_2562 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_2570 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_2590 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[29]_INV_571_o1_5524 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_551_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10_2622 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10_2621 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_2587 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_2585 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_2568 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_2579 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_551_o1_5525 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_551_o2  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_2565 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_2584 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_2562 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_2581 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_2569 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_2571 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_551_o2_5526 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_551_o3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_2591 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_2592 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_551_o3_5527 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_534_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_2624 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_2623 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_2576 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_2583 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_2579 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_2574 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_534_o1_5528 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_534_o2  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_2587 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_2569 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_2585 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_2580 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_2577 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_534_o2_5529 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_534_o3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_2584 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_2572 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_2573 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_2586 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_2565 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_2562 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_534_o3_5530 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_534_o4  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_534_o1_5528 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_534_o2_5529 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_534_o3_5530 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_2570 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_534_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_516_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_2585 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_2570 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_2590 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12_2625 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_2626 ),
    .O(N226)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_516_o  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2078 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2077 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2058 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2036 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_2592 ),
    .I5(N226),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_516_o_2384 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_500_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_2584 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_2627 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13_2628 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_2591 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_2587 ),
    .O(N228)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_500_o  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2077 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2072 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2054 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2050 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2036 ),
    .I5(N228),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_500_o_2385 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_484_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_2573 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_2584 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_2592 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_2590 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_2582 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_484_o1_5533 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_484_o2  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_2561 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_2578 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_2587 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_2585 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_2583 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_2562 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_484_o2_5534 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_484_o3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_484_o2_5534 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14_2630 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14_2629 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2050 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2063 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_484_o1_5533 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_484_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_467_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15_2632 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_15_2631 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_2583 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_2579 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_2574 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_2591 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_467_o1_5535 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_467_o2  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_2582 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_2578 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_2562 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_2563 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_467_o2_5536 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_467_o3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_467_o2_5536 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2049 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_2581 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_2585 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_2586 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_467_o1_5535 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_467_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[25]_INV_451_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_2580 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_2577 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_2575 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_16_2633 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16_2634 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_2576 ),
    .O(N230)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[25]_INV_451_o  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2037 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_2566 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_2573 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_2586 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_2585 ),
    .I5(N230),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[25]_INV_451_o_2388 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_429_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_2579 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_2577 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_2575 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_2561 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_18_2637 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18_2638 ),
    .O(N232)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_429_o  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2058 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2060 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_2568 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_2587 ),
    .I5(N232),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_429_o_2390 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_417_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_2562 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_2580 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_2578 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19_2639 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19_2640 ),
    .O(N234)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_417_o  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2069 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2054 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2037 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_2569 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .I5(N234),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[28]_INV_417_o_2391 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[29]_INV_404_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_2562 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_2577 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_2570 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_2590 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20_2641 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20_2642 ),
    .O(N236)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[29]_INV_404_o  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2084 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2063 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_2563 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_2565 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .I5(N236),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[29]_INV_404_o_2392 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_391_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_2564 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_2591 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_2585 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_2590 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21_2643 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21_2644 ),
    .O(N238)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_391_o  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2077 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2058 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_2566 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_2563 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_2569 ),
    .I5(N238),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_391_o_2393 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_378_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22_2646 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_2645 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_2577 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_2572 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_2584 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_2573 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_378_o1_5542 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_378_o2  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_2563 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_2566 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_2564 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_2591 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_2590 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_2567 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_378_o2_5543 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_378_o3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_378_o2_5543 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_2565 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_2581 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_378_o1_5542 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2076 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_378_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_359_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_2591 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_2575 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_2568 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_2585 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_359_o1_5544 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_359_o2  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_2564 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_2565 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_2563 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_2584 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_2578 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_2571 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_359_o2_5545 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_359_o3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_359_o2_5545 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23_2648 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23_2647 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2054 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2069 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_359_o1_5544 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_359_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_342_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2037 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_2566 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_2565 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_2580 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24_2649 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24_2650 ),
    .O(N240)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_342_o  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_reg1[28]_XOR_1100_o ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2084 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2052 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2050 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2036 ),
    .I5(N240),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_342_o_2396 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_324_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25_2652 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25_2651 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_2569 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_2585 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_2581 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_2580 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_324_o1_5547 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_324_o2  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_2562 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_2565 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_2570 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_2591 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_2590 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_2566 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_324_o2_5548 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_324_o3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_324_o1_5547 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2045 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_324_o2_5548 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_2586 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_2587 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_2573 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_324_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_307_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_26_2654 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_26_2653 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_2586 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_2576 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_2591 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_2590 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_307_o1_5549 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_307_o2  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_2577 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_2567 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_2578 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_2570 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_307_o2_5550 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_307_o3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_307_o1_5549 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2064 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_307_o2_5550 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_2581 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_2583 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_2571 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_307_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_290_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2041 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_2561 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_2571 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_2655 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27_2656 ),
    .O(N242)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_290_o  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_reg1[29]_XOR_1031_o ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2084 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2058 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2052 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2050 ),
    .I5(N242),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_290_o_2399 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_272_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28_2658 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28_2657 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_2569 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_2585 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_2583 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_2579 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_272_o1_5552 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_272_o2  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_2580 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_2575 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_2586 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_2570 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_2572 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_272_o2_5553 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_272_o3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_272_o1_5552 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_reg1[29]_XOR_1031_o ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_2573 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_272_o2_5553 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_2578 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_2562 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_272_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_255_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_2592 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_2591 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_2579 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_29_2659 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29_2660 ),
    .O(N244)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_255_o  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2076 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2077 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_2563 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_2584 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_2573 ),
    .I5(N244),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_255_o_2401 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_239_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_2585 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_2582 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_2575 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30_2661 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30_2662 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_2574 ),
    .O(N246)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_239_o  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2077 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_reg1[27]_XOR_999_o ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2050 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2037 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_2587 ),
    .I5(N246),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_239_o_2402 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_223_o1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31_2664 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31_2663 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_2582 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_2578 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_2575 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_2573 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_223_o1_5556 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_223_o2  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_2591 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_2588 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_2586 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_2583 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_2576 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_223_o2_5557 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_857_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_63_967 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_61_965 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_60_964 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_52_956 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_51_955 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ),
    .O(N248)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_857_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1969 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1983 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1963_xo<0>1 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1992 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1999_xo<0>1 ),
    .I5(N248),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_857_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_678_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_54_958 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_50_954 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_49_953 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_35_939 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_47_951 ),
    .O(N250)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_678_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2001 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_63_967 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_61_965 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_60_964 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_58_962 ),
    .I5(N250),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_678_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[25]_data_in[1]_XOR_273_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_2_906 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_1_905 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_15_919 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_14_918 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_11_915 ),
    .O(N252)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[25]_data_in[1]_XOR_273_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1888 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1886 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1878 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1875 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_21_925 ),
    .I5(N252),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[25]_data_in[1]_XOR_273_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[1]_XOR_300_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_6_910 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_2_906 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_26_930 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_25_929 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_23_927 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_1_905 ),
    .O(N254)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[1]_XOR_300_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[27]_XOR_122_o ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1912 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1881 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1879 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1888_xo<0>1 ),
    .I5(N254),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[1]_XOR_300_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[4]_XOR_927_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_8_912 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_6_910 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_5_909 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_31_935 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_28_932 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_26_930 ),
    .O(N256)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[4]_XOR_927_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1923 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1881 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1886 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_4_908 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_27_931 ),
    .I5(N256),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[4]_XOR_927_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[1]_XOR_134_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_20_924 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_1_905 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_17_921 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_14_918 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_11_915 ),
    .O(N258)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[1]_XOR_134_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1923 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1878 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1875 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_30_934 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_27_931 ),
    .I5(N258),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[1]_XOR_134_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[61]_data_in[32]_XOR_285_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_55_959 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_52_956 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_48_952 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_46_950 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_35_939 ),
    .O(N260)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[61]_data_in[32]_XOR_285_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1979 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1992 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_34_938 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_61_965 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_60_964 ),
    .I5(N260),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[61]_data_in[32]_XOR_285_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[61]_data_in[34]_XOR_560_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_61_965 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_60_964 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_59_963 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_57_961 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_55_959 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_46_950 ),
    .O(N262)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[61]_data_in[34]_XOR_560_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1983 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1971 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1961 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2001_xo<0>1 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_34_938 ),
    .I5(N262),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[61]_data_in[34]_XOR_560_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_258_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_59_963 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_45_949 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_41_945 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_40_944 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ),
    .O(N264)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_258_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1999 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1970 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2001_xo<0>1 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_63_967 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_60_964 ),
    .I5(N264),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_258_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_734_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_59_963 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_55_959 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_51_955 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_46_950 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_41_945 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ),
    .O(N266)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_734_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1970 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1961 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_63_967 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_62_966 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_60_964 ),
    .I5(N266),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_734_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[2]_XOR_430_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_2_906 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_29_933 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_24_928 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_15_919 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_22_926 ),
    .O(N268)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[2]_XOR_430_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1881 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_30_934 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_27_931 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_8_912 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ),
    .I5(N268),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[2]_XOR_430_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_752_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_23_927 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_28_932 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_6_910 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_26_930 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_29_933 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_0_904 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_752_o_xo<0> )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_752_o_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_17_921 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_21_925 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_4_908 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_9_913 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_752_o_xo<0>1_5570 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_752_o_xo<0>3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_752_o_xo<0>1_5570 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1881 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_25_929 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1893 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[30]_XOR_442_o ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_752_o_xo<0> ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_752_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[4]_XOR_474_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_24_928 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_17_921 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_15_919 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_14_918 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_10_914 ),
    .O(N270)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[4]_XOR_474_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_4_908 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_5_909 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_31_935 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_29_933 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_26_930 ),
    .I5(N270),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[4]_XOR_474_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[62]_data_in[32]_XOR_487_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_54_958 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_49_953 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_41_945 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_40_944 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_36_940 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ),
    .O(N272)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[62]_data_in[32]_XOR_487_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1999 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1965 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_33_937 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_62_966 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_58_962 ),
    .I5(N272),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[32]_XOR_487_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[60]_data_in[32]_XOR_173_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_56_960 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_54_958 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_50_954 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_40_944 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_36_940 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ),
    .O(N274)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[60]_data_in[32]_XOR_173_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1979 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1974 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1999_xo<0>1 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_34_938 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_60_964 ),
    .I5(N274),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[60]_data_in[32]_XOR_173_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[2]_XOR_722_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_10_914 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_2_906 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_17_921 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_5_909 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_30_934 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_31_935 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[2]_XOR_722_o_xo<0> )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[2]_XOR_722_o_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_28_932 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_20_924 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_27_931 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_29_933 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_16_920 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[2]_XOR_722_o_xo<0>1_5575 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[2]_XOR_722_o_xo<0>3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[2]_XOR_722_o_xo<0> ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_24_928 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_25_929 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[2]_XOR_722_o_xo<0>1_5575 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1888 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1881 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[2]_XOR_722_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[61]_data_in[32]_XOR_464_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_49_953 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_48_952 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_42_946 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_40_944 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ),
    .O(N276)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[61]_data_in[32]_XOR_464_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1970 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2001_xo<0>1 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_61_965 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_57_961 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_56_960 ),
    .I5(N276),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[61]_data_in[32]_XOR_464_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_369_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_51_955 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_49_953 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_45_949 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_36_940 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_47_951 ),
    .O(N278)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_369_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1961 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1963_xo<0>1 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2001_xo<0>1 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_63_967 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_54_958 ),
    .I5(N278),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_369_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[61]_data_in[33]_XOR_200_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_55_959 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_51_955 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_42_946 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_41_945 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_36_940 ),
    .O(N280)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[61]_data_in[33]_XOR_200_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1999 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1974 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_33_937 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_61_965 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_58_962 ),
    .I5(N280),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[61]_data_in[33]_XOR_200_o )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[59]_data_in[33]_XOR_419_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_40_944 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_38_942 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_37_941 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_35_939 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_47_951 ),
    .O(N284)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[59]_data_in[33]_XOR_419_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1969 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_54_958 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_51_955 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_46_950 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_42_946 ),
    .I5(N284),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[59]_data_in[33]_XOR_419_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[35]_XOR_939_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_50_954 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_46_950 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_36_940 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_35_939 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_47_951 ),
    .O(N286)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[35]_XOR_939_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[57]_XOR_330_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_56_960 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_54_958 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_52_956 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_51_955 ),
    .I5(N286),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[35]_XOR_939_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[62]_data_in[34]_XOR_228_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_44_948 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_43_947 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_42_946 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_38_942 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_37_941 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_36_940 ),
    .O(N288)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[62]_data_in[34]_XOR_228_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1963 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1961 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_62_966 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_59_963 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_56_960 ),
    .I5(N288),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[62]_data_in[34]_XOR_228_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[58]_data_in[32]_XOR_121_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_48_952 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_40_944 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_38_942 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_36_940 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_35_939 ),
    .O(N290)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[58]_data_in[32]_XOR_121_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1963 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_33_937 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_55_959 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_54_958 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_52_956 ),
    .I5(N290),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[58]_data_in[32]_XOR_121_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_968_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_54_958 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_51_955 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_37_941 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_47_951 ),
    .O(N292)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_968_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1970 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1999_xo<0>1 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_34_938 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_33_937 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_63_967 ),
    .I5(N292),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_968_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[60]_data_in[34]_XOR_441_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_52_956 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_41_945 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_38_942 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_36_940 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_47_951 ),
    .O(N294)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[60]_data_in[34]_XOR_441_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1983 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_34_938 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_60_964 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_56_960 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_55_959 ),
    .I5(N294),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[60]_data_in[34]_XOR_441_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[34]_XOR_767_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_58_962 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_60_964 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_47_951 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_48_952 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_61_965 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_63_967 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[34]_XOR_767_o_xo<0> )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[34]_XOR_767_o_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_38_942 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_55_959 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_40_944 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_56_960 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_41_945 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_42_946 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[34]_XOR_767_o_xo<0>1_5586 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[34]_XOR_767_o_xo<0>3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[34]_XOR_767_o_xo<0>1_5586 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_35_939 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_53_957 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_34_938 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[34]_XOR_767_o_xo<0> ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[34]_XOR_767_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[59]_data_in[33]_XOR_146_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_41_945 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_40_944 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_37_941 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_36_940 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_35_939 ),
    .O(N296)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[59]_data_in[33]_XOR_146_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1969 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_34_938 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_56_960 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_53_957 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_49_953 ),
    .I5(N296),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[59]_data_in[33]_XOR_146_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_982_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_0_904 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_8_912 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_10_914 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_2_906 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_982_o_xo<0> )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_982_o_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_18_922 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_19_923 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_16_920 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_9_913 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_26_930 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_982_o_xo<0>1_5589 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_982_o_xo<0>3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_982_o_xo<0> ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_15_919 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_5_909 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_982_o_xo<0>1_5589 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_29_933 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_31_935 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_982_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[60]_data_in[33]_XOR_532_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_60_964 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_54_958 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_42_946 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_45_949 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_58_962 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[60]_data_in[33]_XOR_532_o_xo<0> )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[60]_data_in[33]_XOR_532_o_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_36_940 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_56_960 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_47_951 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_51_955 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[60]_data_in[33]_XOR_532_o_xo<0>1_5591 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[0]_XOR_956_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_4_908 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_5_909 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_12_916 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_28_932 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_0_904 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_17_921 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[0]_XOR_956_o_xo<0> )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[0]_XOR_956_o_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_14_918 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_7_911 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_1_905 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_26_930 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_29_933 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_30_934 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[0]_XOR_956_o_xo<0>1_5593 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[0]_XOR_956_o_xo<0>3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[0]_XOR_956_o_xo<0>1_5593 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1896 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1923 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[30]_data_in[0]_XOR_956_o_xo<0> ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[30]_data_in[0]_XOR_956_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_914_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_46_950 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_37_941 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_61_965 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_33_937 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_55_959 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_914_o_xo<0> )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_914_o_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_62_966 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_63_967 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_54_958 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_49_953 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_56_960 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_914_o_xo<0>1_5595 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_328_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_26_930 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_27_931 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_23_927 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_24_928 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_20_924 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_2_906 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_328_o_xo<0> )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_328_o_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_15_919 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_8_912 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_16_920 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_6_910 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_328_o_xo<0>1_5597 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_328_o_xo<0>3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_328_o_xo<0>1_5597 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1940 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_0_904 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_28_932 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_31_935 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_328_o_xo<0> ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_328_o )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[6]_XOR_518_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_19_923 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_17_921 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_15_919 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_16_920 ),
    .O(N298)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[6]_XOR_518_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1940 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_6_910 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_31_935 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_28_932 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_26_930 ),
    .I5(N298),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[6]_XOR_518_o )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[34]_XOR_826_o_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_35_939 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_53_957 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_42_946 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_43_947 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[34]_XOR_826_o_xo<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[3]_XOR_899_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_24_928 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_25_929 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_5_909 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_4_908 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_9_913 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[3]_XOR_899_o_xo<0> )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[3]_XOR_899_o_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_18_922 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_27_931 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_10_914 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_7_911 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_26_930 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[3]_XOR_899_o_xo<0>1_5601 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[3]_XOR_899_o_xo<0>3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[3]_XOR_899_o_xo<0> ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_30_934 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_31_935 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[3]_XOR_899_o_xo<0>1_5601 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_23_927 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_11_915 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[3]_XOR_899_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_693_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_4_908 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_7_911 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_11_915 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_27_931 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_28_932 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_0_904 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_693_o_xo<0> )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_693_o_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_21_925 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_24_928 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_5_909 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_23_927 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_1_905 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_8_912 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_693_o_xo<0>1_5603 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_693_o_xo<0>3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_693_o_xo<0>1_5603 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_30_934 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_31_935 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[31]_data_in[0]_XOR_693_o_xo<0> ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[31]_data_in[0]_XOR_693_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_408_o_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_29_933 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_21_925 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_23_927 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_28_932 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_11_915 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_12_916 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_408_o_xo<0> )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_408_o_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_14_918 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_7_911 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_1_905 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_26_930 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_10_914 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_2_906 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_408_o_xo<0>1_5605 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_408_o_xo<0>3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_408_o_xo<0> ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[29]_data_in[1]_XOR_408_o_xo<0>1_5605 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[29]_data_in[1]_XOR_408_o )
  );
  LUT6 #(
    .INIT ( 64'h0404040000040000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i81  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [12]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [4]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i8 )
  );
  LUT6 #(
    .INIT ( 64'h0404040000040000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i63  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [11]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [3]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i6 )
  );
  LUT6 #(
    .INIT ( 64'h0404040000040000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i43  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [10]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [2]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i4 )
  );
  LUT6 #(
    .INIT ( 64'h0404040000040000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i801  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [9]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [1]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i80 )
  );
  LUT6 #(
    .INIT ( 64'h0404040000040000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i781  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [8]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [0]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i78 )
  );
  LUT6 #(
    .INIT ( 64'h0404040000040000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i141  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [15]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [7]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i14 )
  );
  LUT6 #(
    .INIT ( 64'h0404040000040000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i121  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [14]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [6]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i12 )
  );
  LUT6 #(
    .INIT ( 64'h0404040000040000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i101  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [13]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [5]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i10 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8A9BCEDF ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i24_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [15]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [23]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [7]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(N300)
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i24  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [23]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i153 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I3(N300),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [31]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i152 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[23] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8A9BCEDF ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i23_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [14]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [22]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [6]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(N302)
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i23  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [22]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i153 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I3(N302),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [30]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i152 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[22] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8A9BCEDF ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i17_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [10]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [18]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [2]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(N304)
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i17  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [18]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i153 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I3(N304),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [26]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i152 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[18] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8A9BCEDF ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i16_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [9]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [17]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [1]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(N306)
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i16  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [17]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i153 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I3(N306),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [25]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i152 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[17] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8A9BCEDF ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i15_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [8]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [16]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [0]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(N308)
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i15  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [16]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i153 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I3(N308),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [24]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i152 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[16] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8A9BCEDF ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i22_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [13]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [21]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [5]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(N310)
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i22  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [21]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i153 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I3(N310),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [29]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i152 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[21] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8A9BCEDF ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i21_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [12]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [20]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [4]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(N312)
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i21  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [20]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i153 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I3(N312),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [28]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i152 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[20] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8A9BCEDF ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i18_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [11]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [19]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [3]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(N314)
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i18  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [19]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i153 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I3(N314),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [27]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i152 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[19] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAA8222AAAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i623  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [55]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i622_5630 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[55] )
  );
  LUT6 #(
    .INIT ( 64'h6A6248402A220800 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i612  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [14]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i611_5631 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [30]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i612_5632 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAA8222AAAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i613  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [54]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i612_5632 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[54] )
  );
  LUT6 #(
    .INIT ( 64'h6A6248402A220800 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i572  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [10]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i57 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [26]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i571_5634 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAA8222AAAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i573  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [50]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i571_5634 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[50] )
  );
  LUT6 #(
    .INIT ( 64'h6A6248402A220800 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i542  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [9]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i54 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [25]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i541_5636 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAA8222AAAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i543  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [49]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i541_5636 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[49] )
  );
  LUT6 #(
    .INIT ( 64'h6A6248402A220800 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i532  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [8]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i53 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [24]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i531_5638 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAA8222AAAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i533  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [48]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i531_5638 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[48] )
  );
  LUT6 #(
    .INIT ( 64'h6A6248402A220800 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i602  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [13]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i60 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [29]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i601_5640 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAA8222AAAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i603  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [53]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i601_5640 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[53] )
  );
  LUT6 #(
    .INIT ( 64'h6A6248402A220800 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i592  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [12]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i59 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [28]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i591_5642 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAA8222AAAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i593  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [52]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i591_5642 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[52] )
  );
  LUT6 #(
    .INIT ( 64'h6A6248402A220800 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i582  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [11]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i58 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [27]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i581_5644 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAA8222AAAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i583  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [51]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i581_5644 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[51] )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i483  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [43]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i48 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i481_5646 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[43] )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i473  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [42]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i47 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i471_5648 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[42] )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i463  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [41]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i46 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i461_5650 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[41] )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i453  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [40]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i45 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i451_5652 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[40] )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i523  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [47]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i52 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i521_5654 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[47] )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i513  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [46]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i51 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i511_5656 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[46] )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i503  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [45]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i50 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i501_5658 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[45] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAA8882AAAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i423  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [39]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i422_5659 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[39] )
  );
  LUT6 #(
    .INIT ( 64'h05EA00EA05400040 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i414  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [22]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [6]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i411 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i412_5661 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAA8882AAAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i415  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [38]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i412_5661 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[38] )
  );
  LUT6 #(
    .INIT ( 64'h05EA00EA05400040 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i372  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [18]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [2]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i37 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i371_5663 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAA8882AAAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i373  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [34]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i371_5663 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[34] )
  );
  LUT6 #(
    .INIT ( 64'h05EA00EA05400040 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i362  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [17]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [1]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i36 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i361_5665 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAA8882AAAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i363  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [33]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i361_5665 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[33] )
  );
  LUT6 #(
    .INIT ( 64'h05EA00EA05400040 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i352  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [16]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [0]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i35 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i351_5667 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAA8882AAAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i353  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [32]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i351_5667 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[32] )
  );
  LUT6 #(
    .INIT ( 64'h05EA00EA05400040 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i402  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [21]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [5]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i40 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i401_5669 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAA8882AAAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i403  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [37]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i401_5669 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[37] )
  );
  LUT6 #(
    .INIT ( 64'h05EA00EA05400040 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i392  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [20]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [4]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i39 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i391_5671 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAA8882AAAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i393  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [36]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i391_5671 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[36] )
  );
  LUT6 #(
    .INIT ( 64'h05EA00EA05400040 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i382  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [19]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [3]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i38 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i381_5673 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAA8882AAAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i383  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [35]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i381_5673 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[35] )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i761  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [31]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [15]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [23]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i76 )
  );
  LUT3 #(
    .INIT ( 8'h57 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i763  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i202_5687 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i741  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [30]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [14]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [22]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i74 )
  );
  LUT6 #(
    .INIT ( 64'h4644020002000200 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i742  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_pos[2]_crc[7]_wide_mux_0_OUT17 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [6]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i74 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i741_5676 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8AAA822 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i744  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [6]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i202_5687 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_pos[2]_crc[7]_wide_mux_0_OUT17 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i741_5676 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[6] )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i681  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [29]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [13]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [21]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i68 )
  );
  LUT6 #(
    .INIT ( 64'h4644020002000200 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i682  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_pos[2]_crc[7]_wide_mux_0_OUT17 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [5]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i68 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i681_5678 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8AAA822 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i684  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [5]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i202_5687 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_pos[2]_crc[7]_wide_mux_0_OUT17 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i681_5678 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[5] )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i561  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [28]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [12]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [20]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i56 )
  );
  LUT6 #(
    .INIT ( 64'h4644020002000200 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i562  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_pos[2]_crc[7]_wide_mux_0_OUT17 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [4]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i56 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i561_5680 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8AAA822 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i564  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [4]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i202_5687 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_pos[2]_crc[7]_wide_mux_0_OUT17 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i561_5680 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[4] )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i441  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [27]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [11]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [19]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i44 )
  );
  LUT6 #(
    .INIT ( 64'h4644020002000200 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i442  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_pos[2]_crc[7]_wide_mux_0_OUT17 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [3]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i44 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i441_5682 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8AAA822 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i444  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [3]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i202_5687 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_pos[2]_crc[7]_wide_mux_0_OUT17 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i441_5682 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[3] )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i321  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [26]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [10]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [18]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i32 )
  );
  LUT6 #(
    .INIT ( 64'h4644020002000200 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i322  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_pos[2]_crc[7]_wide_mux_0_OUT17 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [2]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i32 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i321_5684 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8AAA822 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i324  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i202_5687 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_pos[2]_crc[7]_wide_mux_0_OUT17 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i321_5684 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[2] )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i201  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [25]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [9]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [17]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i20 )
  );
  LUT6 #(
    .INIT ( 64'h4644020002000200 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i202  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_pos[2]_crc[7]_wide_mux_0_OUT17 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [1]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i20 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i201_5686 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8AAA822 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i204  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [1]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i202_5687 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_pos[2]_crc[7]_wide_mux_0_OUT17 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i201_5686 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[1] )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i25  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [24]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [8]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [16]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i2 )
  );
  LUT6 #(
    .INIT ( 64'h4644020002000200 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i26  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_pos[2]_crc[7]_wide_mux_0_OUT17 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i2 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i21_5689 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8AAA822 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i28  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i202_5687 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_pos[2]_crc[7]_wide_mux_0_OUT17 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i21_5689 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[0] )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate2_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_next_reg_3165 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/reg_next_terminate [0]),
    .O(N316)
  );
  LUT6 #(
    .INIT ( 64'hFFFF115111511151 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate2  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_764 ),
    .I1(N316),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate611 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_GND_27_o_AND_234_o11 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1_3189 ),
    .O(\U0/xgmac_inst/txgen/is_terminate [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFF400040004000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate41  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [1]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[0]_data_avail[6]_OR_351_o ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate611 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/reg_next_terminate [1]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_next_reg_3165 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate4 )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate81  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate611 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [1]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [2]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[0]_data_avail[6]_OR_351_o ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [3]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate8 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000F8F8F8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate82  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/reg_next_terminate [3]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_next_reg_3165 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate8 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_GND_27_o_AND_234_o11 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1_3189 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_764 ),
    .O(\U0/xgmac_inst/txgen/is_terminate [3])
  );
  LUT6 #(
    .INIT ( 64'h0000000000F8F8F8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate62  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/reg_next_terminate [2]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_next_reg_3165 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate6 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_GND_27_o_AND_234_o11 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1_3189 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_764 ),
    .O(\U0/xgmac_inst/txgen/is_terminate [2])
  );
  LUT6 #(
    .INIT ( 64'h0101AB0101010101 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate161  (
    .I0(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[0]_data_avail[6]_OR_351_o ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate16 )
  );
  LUT5 #(
    .INIT ( 32'h00AEAEAE ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate162  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_764 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate16 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate112 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_GND_27_o_AND_234_o11 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1_3189 ),
    .O(\U0/xgmac_inst/txgen/is_terminate [7])
  );
  LUT6 #(
    .INIT ( 64'h010101AB01010101 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate141  (
    .I0(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [6]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[0]_data_avail[5]_OR_350_o ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate14 )
  );
  LUT5 #(
    .INIT ( 32'h00020202 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate142  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate14 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_764 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate112 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_GND_27_o_AND_234_o11 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1_3189 ),
    .O(\U0/xgmac_inst/txgen/is_terminate [6])
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate122  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [3]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [1]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [2]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [5]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate121_5697 )
  );
  LUT6 #(
    .INIT ( 64'h202020202020A820 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate123  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate12 ),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate121_5697 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .O(\U0/xgmac_inst/txgen/is_terminate [5])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate101  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [2]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [3]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [1]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate10 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF400040004000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate102  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate10 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[0]_data_avail[6]_OR_351_o ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate611 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/reg_next_terminate [4]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_next_reg_3165 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate101_5699 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_max_pkt_len_past11  (
    .I0(\U0/xgmac_inst/txgen/vlan_en_frame_743 ),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct[2] ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/txgen/decode_frame/frame_is_vlan ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_reached_reg_3180 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_max_pkt_len_past1 )
  );
  LUT5 #(
    .INIT ( 32'hA0D8D8D8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_max_pkt_len_past12  (
    .I0(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct[2] ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct[6] ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/txgen/decode_frame/frame_is_vlan ),
    .I4(\U0/xgmac_inst/txgen/vlan_en_frame_743 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_max_pkt_len_past11_5701 )
  );
  LUT6 #(
    .INIT ( 64'hFBFBF040BBBBB000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_max_pkt_len_past13  (
    .I0(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I1(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_len_reached_3159 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_max_pkt_len_past11_5701 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_max_pkt_len_past1 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_reg_3188 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_len_past )
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_select_155_OUT<1>_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [1]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0]),
    .O(N320)
  );
  LUT6 #(
    .INIT ( 64'h4000000040400040 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_select_155_OUT<1>  (
    .I0(N320),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [3]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [2]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [5]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [6]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes [2])
  );
  LUT6 #(
    .INIT ( 64'h9001000000000001 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes<0>1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [5]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [6]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [3]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [1]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [2]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof11 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes<0>2  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof11 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes [0])
  );
  LUT4 #(
    .INIT ( 16'hF7FF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_stat_byte_count3_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [2]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [1]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [7]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [0]),
    .O(N322)
  );
  LUT6 #(
    .INIT ( 64'h0400000004040004 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_stat_byte_count3  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_GND_27_o_AND_234_o ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [3]),
    .I2(N322),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [5]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [4]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [6]),
    .O(tx_statistics_vector[23])
  );
  LUT4 #(
    .INIT ( 16'hF7FF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_stat_byte_count2_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [3]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [2]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [7]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [0]),
    .O(N324)
  );
  LUT6 #(
    .INIT ( 64'h4444444400004000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_stat_byte_count2  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_GND_27_o_AND_234_o ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [1]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [5]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [4]),
    .I4(N324),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/PWR_29_o_PWR_29_o_select_191_OUT<4>2 ),
    .O(tx_statistics_vector[22])
  );
  LUT5 #(
    .INIT ( 32'hFFFF7BFE ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_stat_byte_count1_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [5]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [4]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [6]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [3]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [7]),
    .O(N326)
  );
  LUT6 #(
    .INIT ( 64'h0101410100004000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_stat_byte_count1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_GND_27_o_AND_234_o ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [2]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [1]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [0]),
    .I4(N326),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/PWR_29_o_PWR_29_o_select_191_OUT<4>2 ),
    .O(tx_statistics_vector[21])
  );
  LUT6 #(
    .INIT ( 64'h7775222077757775 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_term_in_column_GND_27_o_MUX_1328_o12  (
    .I0(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[0]_data_avail[6]_OR_351_o ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_term_in_column_GND_27_o_MUX_1328_o11 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF54444444 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In42  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0789_inv1 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/deferring ),
    .I2(\U0/xgmac_inst/txgen/config_sync_i/fc_en_tx_866 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_req_reg_3146 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/start_align_toggle ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In41_5707 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In42_5708 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In44  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In44_5710 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88088888 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In45  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In1 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In44_5710 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/frame_waiting ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In21 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/start_align_toggle ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In43_5709 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In45_5711 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In48  (
    .I0(\U0/xgmac_inst/txgen/config_sync_i/fc_en_tx_866 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_req_reg_3146 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In48_5714 )
  );
  LUT6 #(
    .INIT ( 64'hFAF88A888A888A88 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In410  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In48_5714 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0789_inv1 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/start_align_toggle ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In49_5715 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In47_5713 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In131 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In410_5716 )
  );
  LUT6 #(
    .INIT ( 64'hFDA8FDA8FDFDFDA8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In411  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4_3155 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In42_5708 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In45_5711 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In46_5712 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In410_5716 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In4 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_stat_byte_count4_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [2]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [1]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [7]),
    .O(N328)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_stat_byte_count4  (
    .I0(N328),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [6]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [5]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [4]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [3]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_GND_27_o_AND_234_o ),
    .O(tx_statistics_vector[24])
  );
  LUT6 #(
    .INIT ( 64'h0115010501100100 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_ack_out1  (
    .I0(N330),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/deferring ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_axi_eof_OR_358_o ),
    .I5(\U0/xgmac_inst/txgen/config_sync_i/tx_en_870 ),
    .O(\U0/xgmac_inst/txgen/data_ack_int )
  );
  LUT6 #(
    .INIT ( 64'hAA5DAA08FF5DAA08 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In32  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In31_5719 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/deferring ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In32_5720 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In34  (
    .I0(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In34_5722 )
  );
  LUT6 #(
    .INIT ( 64'hA020A020A022A020 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In35  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In33_5721 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In21 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In34_5722 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/deferring ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/frame_waiting ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In35_5723 )
  );
  LUT5 #(
    .INIT ( 32'hA2B7A2A7 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In37  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/deferring ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In36_5724 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In37_5725 )
  );
  LUT5 #(
    .INIT ( 32'hFEEEEEEE ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In38  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In32_5720 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In35_5723 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In37_5725 ),
    .I3(\U0/xgmac_inst/txgen/config_sync_i/fc_en_tx_866 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_req_reg_3146 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In3 )
  );
  LUT6 #(
    .INIT ( 64'h4000000040000101 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes<1>  (
    .I0(N320),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [5]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [3]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [2]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [6]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2888 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[6]_is_pause_int[6]_OR_333_o<6>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_int ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .I4(\U0/xgmac_inst/txgen/is_pad [6]),
    .I5(N334),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[6]_is_pause_int[6]_OR_333_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2228 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[4]_is_pause_int[4]_OR_327_o<4>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_int ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .I4(N336),
    .I5(\U0/xgmac_inst/txgen/is_pad [4]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[4]_is_pause_int[4]_OR_327_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAAE ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[0]_is_pause_int[0]_OR_312_o<0>  (
    .I0(N338),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_int ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I5(\U0/xgmac_inst/txgen/is_pad [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[0]_is_pause_int[0]_OR_312_o )
  );
  LUT6 #(
    .INIT ( 64'h1110111011551110 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In26  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_axi_eof_OR_358_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In1 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/deferring ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In21 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4_3155 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In27_5731 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04040400 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In27  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_underrun ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In26_5730 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In27_5731 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In25_5729 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In2 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count123  (
    .I0(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count121 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[6] )
  );
  LUT5 #(
    .INIT ( 32'hFEEEEEEE ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[2]_is_pause_int[2]_OR_320_o<2>_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg [2]),
    .I1(\U0/xgmac_inst/txgen/is_data [2]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .O(N340)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0222 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[2]_is_pause_int[2]_OR_320_o<2>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_int ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0]),
    .I4(N340),
    .I5(\U0/xgmac_inst/txgen/is_pad [2]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[2]_is_pause_int[2]_OR_320_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count22  (
    .I0(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_7_3111 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<10> ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count21_5735 )
  );
  LUT6 #(
    .INIT ( 64'h014503CFABEF03CF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count8_SW0  (
    .I0(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes_reg_2_3103 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<2> ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_comb ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [2]),
    .O(N342)
  );
  LUT6 #(
    .INIT ( 64'h014503CFABEF03CF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count9_SW0  (
    .I0(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_0_3104 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<3> ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_comb ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [3]),
    .O(N344)
  );
  LUT6 #(
    .INIT ( 64'h014503CFABEF03CF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count11_SW0  (
    .I0(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_2_3106 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<5> ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_comb ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [5]),
    .O(N346)
  );
  LUT6 #(
    .INIT ( 64'h014503CFABEF03CF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count13_SW0  (
    .I0(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_4_3108 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<7> ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_comb ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [7]),
    .O(N348)
  );
  LUT6 #(
    .INIT ( 64'h014503CFABEF03CF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count14_SW0  (
    .I0(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_5_3109 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<8> ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_comb ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [8]),
    .O(N350)
  );
  LUT6 #(
    .INIT ( 64'hA2B3BBB38080AA80 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In32  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In33_2900 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/deferring ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In31_5741 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In32_5742 )
  );
  LUT6 #(
    .INIT ( 64'hEFAAAAAAEFAAEFAA ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In33  (
    .I0(\U0/xgmac_inst/txgen/tx_underrun ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/deferring ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/frame_waiting ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_axi_eof_OR_358_o ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 ),
    .I5(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In34_5743 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20222000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In34  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In34_5743 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In32_5742 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In3 )
  );
  LUT6 #(
    .INIT ( 64'h0001000100010000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_GND_27_o_max_count_enable_MUX_1347_o11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [9]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [8]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [7]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [6]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_3149 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_GND_27_o_max_count_enable_MUX_1347_o1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_GND_27_o_max_count_enable_MUX_1347_o12  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [4]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [5]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [3]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [2]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [1]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [11]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_GND_27_o_max_count_enable_MUX_1347_o11_5745 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEEEEEEFE ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[1]_is_pause_int[1]_OR_316_o<1>  (
    .I0(N352),
    .I1(\U0/xgmac_inst/txgen/is_data [1]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_int ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I5(\U0/xgmac_inst/txgen/is_pad [1]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[1]_is_pause_int[1]_OR_316_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0808AA08 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In5  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/GND_28_o_INV_1008_o1 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In1_3241 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In2 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In5_5747 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h1111111101111111 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_underrun_3276 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset [1]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset [2]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset [0]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In2_3242 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In1_5748 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In2  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip_save_3269 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment_2888 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In2_5749 )
  );
  LUT6 #(
    .INIT ( 64'h4444444440004040 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In3  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In2_5749 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_zero ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In1_5748 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In4_5750 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA020202 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In5  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In1_3241 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In5_5751 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In4_5750 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In1_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(\U0/xgmac_inst/txgen/config_sync_i/tx_ifg_extension_868 ),
    .O(N356)
  );
  LUT6 #(
    .INIT ( 64'hF444444444444444 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [8]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In2 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment_2888 ),
    .I5(N356),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In1_3241 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_2890 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1_1521 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ack_d2_3277 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In1_5754 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In3  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip_save_3269 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_zero ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In4_5756 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In4  (
    .I0(\U0/xgmac_inst/txgen/config_sync_i/tx_ifg_extension_868 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I2(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In5_5757 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In5  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [0]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In6_5758 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8A888888 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In6  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/GND_28_o_INV_1008_o1 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In5_5757 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In6_5758 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [8]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In4_5756 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In7_5759 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0A82080808000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In7  (
    .I0(\U0/xgmac_inst/txgen/data_ack_int ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_zero ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In8_5760 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF8F8FFF8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In8  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In7_5759 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment_2888 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In8_5760 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/GND_28_o_INV_1008_o1 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In3_5755 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof4_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [6]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [1]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(N358)
  );
  LUT6 #(
    .INIT ( 64'h0000080000080808 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof4  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [5]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof111 ),
    .I2(N358),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones35 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_3274 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_3265 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof [3])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof21  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [1]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof2 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof31  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof3 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o1_SW0  (
    .I0(\U0/xgmac_inst/txgen/ifs_mode_frame_762 ),
    .I1(\U0/xgmac_inst/txgen/ifg_dic_frame_761 ),
    .O(N360)
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip ),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment_2888 ),
    .I4(N360),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones36 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o1_3198 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/zero_i<8>_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [6]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [4]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [8]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [5]),
    .O(N364)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/zero_i<8>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [1]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [0]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [2]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [3]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [7]),
    .I5(N364),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_zero )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/min_ifg_SW0  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [6]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [7]),
    .O(N366)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555557 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/min_ifg  (
    .I0(\U0/xgmac_inst/txgen/config_sync_i/tx_ifg_extension_868 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [3]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [2]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [4]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [5]),
    .I5(N366),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/min_ifg_3257 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA888 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<4>1  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [4]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [3]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [2]),
    .I3(N368),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<4>12 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/min_ifg_3257 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value [4])
  );
  LUT5 #(
    .INIT ( 32'hFF7FFFFF ))
  \U0/xgmac_inst/rxgen/synchronise/start_lane4_comb_ifg_lower_ok_AND_312_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [4]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [35]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [38]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [34]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/ifg_lower_ok_4235 ),
    .O(N372)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rxgen/synchronise/start_lane4_comb_ifg_lower_ok_AND_312_o  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [39]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [36]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [32]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [37]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [33]),
    .I5(N372),
    .O(\U0/xgmac_inst/rxgen/synchronise/start_lane4_comb_ifg_lower_ok_AND_312_o_4155 )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o1  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [38]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [34]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [4]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [37]),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o1_5771 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o2  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [33]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [40]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [7]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [32]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [5]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [6]),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o2_5772 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o3  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [50]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [56]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [48]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [49]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [41]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [42]),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o3_5773 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o4  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [57]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [63]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [62]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [61]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [60]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [58]),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o4_5774 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o5  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [55]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [59]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [54]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [53]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [52]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [51]),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o5_5775 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o6  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [46]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [47]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [45]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [44]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [43]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [39]),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o6_5776 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o7  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [35]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [36]),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o7_5777 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o8  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o2_5772 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o3_5773 ),
    .I2(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o4_5774 ),
    .I3(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o5_5775 ),
    .I4(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o6_5776 ),
    .I5(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o7_5777 ),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o8_5778 )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o9  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [33]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [32]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [7]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [35]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [36]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [39]),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o9_5779 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA0008 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o10  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o1_5771 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o9_5779 ),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [5]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [6]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o8_5778 ),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_458_o )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o1  (
    .I0(xgmii_rxd[6]),
    .I1(xgmii_rxd[2]),
    .I2(xgmii_rxc[0]),
    .I3(xgmii_rxd[5]),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o1_5780 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o2  (
    .I0(xgmii_rxd[10]),
    .I1(xgmii_rxd[16]),
    .I2(xgmii_rxc[3]),
    .I3(xgmii_rxd[0]),
    .I4(xgmii_rxc[1]),
    .I5(xgmii_rxc[2]),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o2_5781 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o3  (
    .I0(xgmii_rxd[25]),
    .I1(xgmii_rxd[26]),
    .I2(xgmii_rxd[1]),
    .I3(xgmii_rxd[24]),
    .I4(xgmii_rxd[17]),
    .I5(xgmii_rxd[18]),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o3_5782 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o4  (
    .I0(xgmii_rxd[8]),
    .I1(xgmii_rxd[7]),
    .I2(xgmii_rxd[4]),
    .I3(xgmii_rxd[3]),
    .I4(xgmii_rxd[31]),
    .I5(xgmii_rxd[9]),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o4_5783 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o5  (
    .I0(xgmii_rxd[29]),
    .I1(xgmii_rxd[30]),
    .I2(xgmii_rxd[28]),
    .I3(xgmii_rxd[27]),
    .I4(xgmii_rxd[23]),
    .I5(xgmii_rxd[22]),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o5_5784 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o6  (
    .I0(xgmii_rxd[20]),
    .I1(xgmii_rxd[21]),
    .I2(xgmii_rxd[19]),
    .I3(xgmii_rxd[15]),
    .I4(xgmii_rxd[14]),
    .I5(xgmii_rxd[13]),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o6_5785 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o7  (
    .I0(xgmii_rxd[11]),
    .I1(xgmii_rxd[12]),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o7_5786 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o8  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o2_5781 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o3_5782 ),
    .I2(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o4_5783 ),
    .I3(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o5_5784 ),
    .I4(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o6_5785 ),
    .I5(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o7_5786 ),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o8_5787 )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o9  (
    .I0(xgmii_rxd[1]),
    .I1(xgmii_rxd[0]),
    .I2(xgmii_rxc[3]),
    .I3(xgmii_rxd[3]),
    .I4(xgmii_rxd[4]),
    .I5(xgmii_rxd[7]),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o9_5788 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA0008 ))
  \U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o10  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o1_5780 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o9_5788 ),
    .I2(xgmii_rxc[1]),
    .I3(xgmii_rxc[2]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o8_5787 ),
    .O(\U0/xgmac_inst/rxgen/synchronise/GND_35_o_PWR_38_o_OR_459_o )
  );
  LUT4 #(
    .INIT ( 16'hF7FF ))
  \U0/xgmac_inst/rxgen/synchronise/start_lane0_comb_SW0  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [3]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [1]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [2]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [0]),
    .O(N374)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rxgen/synchronise/start_lane0_comb  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [7]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [6]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [5]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [0]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [4]),
    .I5(N374),
    .O(\U0/xgmac_inst/rxgen/synchronise/start_lane0_comb_4146 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1-In1  (
    .I0(\U0/xgmac_inst/rxgen/data_valid [6]),
    .I1(\U0/xgmac_inst/rxgen/data_valid [7]),
    .I2(\U0/xgmac_inst/rxgen/data_valid [5]),
    .I3(\U0/xgmac_inst/rxgen/data_valid [4]),
    .I4(\U0/xgmac_inst/rxgen/data_valid [3]),
    .I5(\U0/xgmac_inst/rxgen/data_valid [2]),
    .O(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1-In1_5790 )
  );
  LUT4 #(
    .INIT ( 16'hAABA ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1-In2  (
    .I0(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1_4405 ),
    .I1(\U0/xgmac_inst/rxgen/data_valid [0]),
    .I2(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1-In1_5790 ),
    .I3(\U0/xgmac_inst/rxgen/data_valid [1]),
    .O(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1-In2_5791 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA2 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1-In3  (
    .I0(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd2_4406 ),
    .I1(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/n0003 ),
    .I2(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1-In2_5791 ),
    .I3(\U0/xgmac_inst/rxgen/rx_good_frame_int_3335 ),
    .I4(\U0/xgmac_inst/rxgen/rx_bad_frame_int_3334 ),
    .O(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1-In )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/n0003<7>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/rx_data_valid_int [2]),
    .I1(\U0/xgmac_inst/rxgen/rx_data_valid_int [1]),
    .I2(\U0/xgmac_inst/rxgen/rx_data_valid_int [0]),
    .O(N376)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/n0003<7>  (
    .I0(\U0/xgmac_inst/rxgen/rx_data_valid_int [7]),
    .I1(\U0/xgmac_inst/rxgen/rx_data_valid_int [6]),
    .I2(\U0/xgmac_inst/rxgen/rx_data_valid_int [5]),
    .I3(\U0/xgmac_inst/rxgen/rx_data_valid_int [4]),
    .I4(\U0/xgmac_inst/rxgen/rx_data_valid_int [3]),
    .I5(N376),
    .O(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/n0003 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_383_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [0]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [4]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [3]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [2]),
    .O(N378)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_383_o  (
    .I0(N378),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [7]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxc_out [0]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [6]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [5]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [1]),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_383_o_4524 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFBFFFFFFFFFFF ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_366_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [4]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [3]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [0]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [2]),
    .O(N380)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_366_o  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [7]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [1]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxc_out [0]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [6]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [5]),
    .I5(N380),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_366_o_4523 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_385_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [13]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [11]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [10]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [12]),
    .O(N382)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_385_o  (
    .I0(N382),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [8]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxc_out [1]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [15]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [14]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [9]),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_385_o_4528 )
  );
  LUT6 #(
    .INIT ( 64'hFF7FFFFFFFFFFFFF ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_363_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [13]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [11]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [10]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [12]),
    .O(N384)
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_363_o  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [14]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [9]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxc_out [1]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [15]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [8]),
    .I5(N384),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_363_o_4526 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_387_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [20]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [19]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [18]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [16]),
    .O(N386)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_387_o  (
    .I0(N386),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [23]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [22]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [21]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxc_out [2]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [17]),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_387_o_4531 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFBFFFFFFFFFFF ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_360_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [20]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [19]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [16]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [18]),
    .O(N388)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_360_o  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [23]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [17]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [22]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [21]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxc_out [2]),
    .I5(N388),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_360_o_4529 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_389_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [28]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [26]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [24]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [27]),
    .O(N390)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_389_o  (
    .I0(N390),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [31]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [30]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxc_out [3]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [29]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [25]),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_389_o_4534 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFBFFFFFFFFFFF ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_357_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [24]),
    .I1(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [28]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [26]),
    .I4(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [27]),
    .O(N392)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_357_o  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [31]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [25]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [30]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxc_out [3]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [29]),
    .I5(N392),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_357_o_4532 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_391_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [35]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [34]),
    .I2(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [36]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [32]),
    .O(N394)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_391_o  (
    .I0(N394),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [39]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [38]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxc_out [4]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [37]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [33]),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_391_o_4535 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFBFFFFFFFFFFF ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_354_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [35]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [34]),
    .I3(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [32]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [36]),
    .O(N396)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_354_o  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [39]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [33]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [38]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxc_out [4]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [37]),
    .I5(N396),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_354_o_4537 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_393_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [46]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [42]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [43]),
    .I3(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [40]),
    .O(N398)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_393_o  (
    .I0(N398),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [45]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [44]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [47]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxc_out [5]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [41]),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_393_o_4539 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFBFFFFFFFFFFF ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_351_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [46]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [42]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [43]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [40]),
    .I5(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .O(N400)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_351_o  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [47]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [45]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [44]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [41]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxc_out [5]),
    .I5(N400),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_351_o_4540 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_395_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [52]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [51]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [48]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxc_out [6]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [50]),
    .O(N402)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_395_o  (
    .I0(N402),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [55]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [54]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [53]),
    .I4(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [49]),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_frame_AND_395_o_4543 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFBFFFFFFFFFFF ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_348_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [48]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [52]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [51]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxc_out [6]),
    .I4(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [50]),
    .O(N404)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_348_o  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [55]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [49]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [54]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [53]),
    .I4(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I5(N404),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_348_o_4541 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFAE ))
  \U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_GND_36_o_mux_66_OUT3_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags[2]_non_error_ctrl[2]_OR_475_o ),
    .I1(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [0]),
    .I2(\U0/xgmac_inst/rxgen/decode/error_code_reg [0]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags[1]_non_error_ctrl[1]_OR_474_o ),
    .I4(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .O(N406)
  );
  LUT6 #(
    .INIT ( 64'h1111111011111111 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_GND_36_o_mux_66_OUT3  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags[3]_non_error_ctrl[3]_OR_476_o ),
    .I1(N406),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [6]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags[4]_non_error_ctrl[4]_OR_477_o ),
    .I4(\U0/xgmac_inst/rxgen/decode/terminate_flags [5]),
    .I5(\U0/xgmac_inst/rxgen/decode/_n06771_4416 ),
    .O(\U0/xgmac_inst/rxgen/decode/GND_36_o_GND_36_o_mux_66_OUT [2])
  );
  LUT6 #(
    .INIT ( 64'h00000000AE00AEAE ))
  \U0/xgmac_inst/rxgen/decode/_n06771  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [7]),
    .I1(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [7]),
    .I2(\U0/xgmac_inst/rxgen/decode/error_code_reg [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/error_code_reg [0]),
    .I4(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [0]),
    .I5(\U0/xgmac_inst/rxgen/decode/terminate_flags [6]),
    .O(\U0/xgmac_inst/rxgen/decode/_n06772_5808 )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \U0/xgmac_inst/rxgen/decode/_n06773  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [5]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags[4]_non_error_ctrl[4]_OR_477_o ),
    .I3(\U0/xgmac_inst/rxgen/decode/_n06773_5809 ),
    .I4(\U0/xgmac_inst/rxgen/decode/_n06772_5808 ),
    .I5(\U0/xgmac_inst/rxgen/decode/_n06771_4416 ),
    .O(\U0/xgmac_inst/rxgen/decode/_n0677 )
  );
  LUT6 #(
    .INIT ( 64'h5555555510101110 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_GND_36_o_mux_66_OUT11  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags[2]_non_error_ctrl[2]_OR_475_o ),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags[4]_non_error_ctrl[4]_OR_477_o ),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [5]),
    .I3(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [5]),
    .I4(\U0/xgmac_inst/rxgen/decode/error_code_reg [5]),
    .I5(\U0/xgmac_inst/rxgen/decode/terminate_flags[3]_non_error_ctrl[3]_OR_476_o ),
    .O(\U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_GND_36_o_mux_66_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'h00000000AE00AEAE ))
  \U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_GND_36_o_mux_66_OUT21  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [6]),
    .I1(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [6]),
    .I2(\U0/xgmac_inst/rxgen/decode/error_code_reg [6]),
    .I3(\U0/xgmac_inst/rxgen/decode/error_code_reg [5]),
    .I4(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [5]),
    .I5(\U0/xgmac_inst/rxgen/decode/terminate_flags [5]),
    .O(\U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_GND_36_o_mux_66_OUT2 )
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_GND_36_o_mux_66_OUT22  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I1(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [0]),
    .I2(\U0/xgmac_inst/rxgen/decode/error_code_reg [0]),
    .O(\U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_GND_36_o_mux_66_OUT21_5812 )
  );
  LUT6 #(
    .INIT ( 64'h2220222022222220 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_GND_36_o_mux_66_OUT23  (
    .I0(\U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_GND_36_o_mux_66_OUT21_5812 ),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags[1]_non_error_ctrl[1]_OR_474_o ),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags[3]_non_error_ctrl[3]_OR_476_o ),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags[2]_non_error_ctrl[2]_OR_475_o ),
    .I4(\U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_GND_36_o_mux_66_OUT2 ),
    .I5(\U0/xgmac_inst/rxgen/decode/terminate_flags[4]_non_error_ctrl[4]_OR_477_o ),
    .O(\U0/xgmac_inst/rxgen/decode/GND_36_o_GND_36_o_mux_66_OUT [1])
  );
  LUT5 #(
    .INIT ( 32'hC0010001 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_full_bytes_valid[7]_mux_121_OUT21  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [6]),
    .I1(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [5]),
    .I2(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [3]),
    .I3(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [4]),
    .I4(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [2]),
    .O(\U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_full_bytes_valid[7]_mux_121_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAA00004000 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_full_bytes_valid[7]_mux_121_OUT22  (
    .I0(\U0/xgmac_inst/rxgen/decode/term_flag_reg_5118 ),
    .I1(\U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_full_bytes_valid[7]_mux_121_OUT2 ),
    .I2(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [0]),
    .I3(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [1]),
    .I4(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I5(\U0/xgmac_inst/rxgen/decode/term_control_reg [1]),
    .O(\U0/xgmac_inst/rxgen/decode/GND_36_o_full_bytes_valid[7]_mux_121_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h9001000000000001 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_full_bytes_valid[7]_mux_121_OUT11  (
    .I0(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [5]),
    .I1(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [6]),
    .I2(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [3]),
    .I3(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [4]),
    .I4(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [1]),
    .I5(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [2]),
    .O(\U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_full_bytes_valid[7]_mux_121_OUT1 )
  );
  LUT5 #(
    .INIT ( 32'hAEAA0400 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_full_bytes_valid[7]_mux_121_OUT12  (
    .I0(\U0/xgmac_inst/rxgen/decode/term_flag_reg_5118 ),
    .I1(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [0]),
    .I2(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_full_bytes_valid[7]_mux_121_OUT1 ),
    .I4(\U0/xgmac_inst/rxgen/decode/term_control_reg [0]),
    .O(\U0/xgmac_inst/rxgen/decode/GND_36_o_full_bytes_valid[7]_mux_121_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_length_match_length[15]_MUX_1490_o1_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/decode/less_than_10bytes_4701 ),
    .O(N408)
  );
  LUT6 #(
    .INIT ( 64'hFCFF5457FCFD5455 ))
  \U0/xgmac_inst/rxgen/decode/Mmux_length_match_length[15]_MUX_1490_o1  (
    .I0(N408),
    .I1(\U0/xgmac_inst/rxgen/decode/length [2]),
    .I2(\U0/xgmac_inst/rxgen/decode/length [1]),
    .I3(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .I4(\U0/xgmac_inst/rxgen/decode/length_match_4677 ),
    .I5(\U0/xgmac_inst/rxgen/decode/length[15]_counter[15]_equal_84_o ),
    .O(\U0/xgmac_inst/rxgen/decode/length_match_length[15]_MUX_1490_o )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_enable_AND_318_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxc_out [7]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [57]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [59]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [56]),
    .O(N410)
  );
  LUT6 #(
    .INIT ( 64'h8888888800000080 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_enable_AND_318_o  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_en_4004 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/start_code_found_4070 ),
    .I2(\U0/xgmac_inst/rxgen/decode/PWR_39_o_enable_AND_318_o11 ),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [61]),
    .I4(N410),
    .I5(\U0/xgmac_inst/rxgen/config_sync_i/rx_cust_preamble_3999 ),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_enable_AND_318_o_4618 )
  );
  LUT6 #(
    .INIT ( 64'h0010001000101010 ))
  \U0/xgmac_inst/rxgen/decode/GND_36_o_start_flag_reg1_AND_411_o1  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [47]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [46]),
    .I2(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [43]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [42]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [41]),
    .O(\U0/xgmac_inst/rxgen/decode/GND_36_o_start_flag_reg1_AND_411_o1_5817 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/decode/GND_36_o_start_flag_reg1_AND_411_o2  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [44]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [45]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [39]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [38]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [37]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [36]),
    .O(\U0/xgmac_inst/rxgen/decode/GND_36_o_start_flag_reg1_AND_411_o2_5818 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/rxgen/decode/GND_36_o_start_flag_reg1_AND_411_o3  (
    .I0(\U0/xgmac_inst/rxgen/decode/GND_36_o_start_flag_reg1_AND_411_o1_5817 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [34]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [35]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [33]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [32]),
    .I5(\U0/xgmac_inst/rxgen/decode/GND_36_o_start_flag_reg1_AND_411_o2_5818 ),
    .O(\U0/xgmac_inst/rxgen/decode/GND_36_o_start_flag_reg1_AND_411_o )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_342_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [6]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [5]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [0]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [4]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [3]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [2]),
    .O(N412)
  );
  LUT6 #(
    .INIT ( 64'h0808000808080808 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_342_o  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxc_out [0]),
    .I1(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [7]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [1]),
    .I5(N412),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_342_o_4525 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_339_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [15]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [14]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [13]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [11]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [10]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [12]),
    .O(N414)
  );
  LUT6 #(
    .INIT ( 64'h0808000808080808 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_339_o  (
    .I0(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxc_out [1]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [8]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [9]),
    .I5(N414),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_339_o_4527 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_336_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [22]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [21]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [20]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [19]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [18]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [16]),
    .O(N416)
  );
  LUT6 #(
    .INIT ( 64'h0808000808080808 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_336_o  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxc_out [2]),
    .I1(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [23]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [17]),
    .I5(N416),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_336_o_4530 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_333_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [30]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [29]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [28]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [26]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [24]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [27]),
    .O(N418)
  );
  LUT6 #(
    .INIT ( 64'h0808000808080808 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_333_o  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxc_out [3]),
    .I1(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [31]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [25]),
    .I5(N418),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_333_o_4533 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_330_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [38]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [37]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [35]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [34]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [36]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [32]),
    .O(N420)
  );
  LUT6 #(
    .INIT ( 64'h0808000808080808 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_330_o  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxc_out [4]),
    .I1(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [39]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [33]),
    .I5(N420),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_330_o_4536 )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_327_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [40]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [44]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [46]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [42]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [43]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [41]),
    .O(N422)
  );
  LUT6 #(
    .INIT ( 64'h0008080808080808 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_327_o  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxc_out [5]),
    .I1(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [45]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [47]),
    .I5(N422),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_327_o_4538 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_324_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [54]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [53]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [52]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [51]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [48]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [50]),
    .O(N424)
  );
  LUT6 #(
    .INIT ( 64'h0808000808080808 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_324_o  (
    .I0(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxc_out [6]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [55]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [49]),
    .I5(N424),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_324_o_4542 )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_321_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_out [58]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_out [56]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_out [62]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [59]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [60]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_out [57]),
    .O(N426)
  );
  LUT6 #(
    .INIT ( 64'h0008080808080808 ))
  \U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_321_o  (
    .I0(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxc_out [7]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [61]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_out [63]),
    .I5(N426),
    .O(\U0/xgmac_inst/rxgen/decode/PWR_39_o_terminate_flag_AND_321_o_4546 )
  );
  LUT6 #(
    .INIT ( 64'h22F222F2FFFF22F2 ))
  \U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/error_code_reg [3]),
    .I1(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [3]),
    .I2(\U0/xgmac_inst/rxgen/decode/error_code_reg [4]),
    .I3(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [4]),
    .I4(\U0/xgmac_inst/rxgen/decode/error_code_reg [2]),
    .I5(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [2]),
    .O(\U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o1_5827 )
  );
  LUT6 #(
    .INIT ( 64'hAEAEFFAEFFFFFFFF ))
  \U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o1_5827 ),
    .I1(\U0/xgmac_inst/rxgen/decode/error_code_reg [0]),
    .I2(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [0]),
    .I3(\U0/xgmac_inst/rxgen/decode/error_code_reg [1]),
    .I4(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [1]),
    .I5(\U0/xgmac_inst/rxgen/decode/_n06771_4416 ),
    .O(\U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o2_5828 )
  );
  LUT6 #(
    .INIT ( 64'h22F222F2FFFF22F2 ))
  \U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o3  (
    .I0(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [4]),
    .I1(\U0/xgmac_inst/rxgen/decode/error_code_reg [4]),
    .I2(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/error_code_reg [7]),
    .I4(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [3]),
    .I5(\U0/xgmac_inst/rxgen/decode/error_code_reg [3]),
    .O(\U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o3_5829 )
  );
  LUT6 #(
    .INIT ( 64'h22F222F2FFFF22F2 ))
  \U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o4  (
    .I0(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [1]),
    .I1(\U0/xgmac_inst/rxgen/decode/error_code_reg [1]),
    .I2(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [2]),
    .I3(\U0/xgmac_inst/rxgen/decode/error_code_reg [2]),
    .I4(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [0]),
    .I5(\U0/xgmac_inst/rxgen/decode/error_code_reg [0]),
    .O(\U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o4_5830 )
  );
  LUT6 #(
    .INIT ( 64'h22F222F2FFFF22F2 ))
  \U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o5  (
    .I0(\U0/xgmac_inst/rxgen/decode/error_code_reg [6]),
    .I1(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [6]),
    .I2(\U0/xgmac_inst/rxgen/decode/error_code_reg [7]),
    .I3(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [7]),
    .I4(\U0/xgmac_inst/rxgen/decode/error_code_reg [5]),
    .I5(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [5]),
    .O(\U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o5_5831 )
  );
  LUT6 #(
    .INIT ( 64'h2222222222222220 ))
  \U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o6  (
    .I0(\U0/xgmac_inst/rxgen/decode/frame_4702 ),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I2(\U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o5_5831 ),
    .I3(\U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o3_5829 ),
    .I4(\U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o2_5828 ),
    .I5(\U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o4_5830 ),
    .O(\U0/xgmac_inst/rxgen/decode/error_code_reg[7]_terminate_flag_AND_399_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \U0/xgmac_inst/rxgen/decode/GND_36_o_length[15]_equal_81_o<15>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [10]),
    .I1(\U0/xgmac_inst/rxgen/decode/length [14]),
    .I2(\U0/xgmac_inst/rxgen/decode/length [13]),
    .I3(\U0/xgmac_inst/rxgen/decode/length [12]),
    .I4(\U0/xgmac_inst/rxgen/decode/length [15]),
    .O(N428)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/decode/GND_36_o_length[15]_equal_81_o<15>  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [8]),
    .I1(\U0/xgmac_inst/rxgen/decode/length [7]),
    .I2(\U0/xgmac_inst/rxgen/decode/length [6]),
    .I3(\U0/xgmac_inst/rxgen/decode/length [9]),
    .I4(\U0/xgmac_inst/rxgen/decode/length [11]),
    .I5(N428),
    .O(\U0/xgmac_inst/rxgen/decode/GND_36_o_length[15]_equal_81_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/rxgen/decode/GND_36_o_counter[15]_equal_83_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter_2_3851 ),
    .I1(\U0/xgmac_inst/rxgen/decode/counter_0_3849 ),
    .I2(\U0/xgmac_inst/rxgen/decode/counter [3]),
    .I3(\U0/xgmac_inst/rxgen/decode/counter [4]),
    .I4(\U0/xgmac_inst/rxgen/decode/counter [5]),
    .I5(\U0/xgmac_inst/rxgen/decode/counter_1_3850 ),
    .O(\U0/xgmac_inst/rxgen/decode/GND_36_o_counter[15]_equal_83_o1_5833 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/decode/GND_36_o_counter[15]_equal_83_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter [7]),
    .I1(\U0/xgmac_inst/rxgen/decode/counter [6]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter [8]),
    .I3(\U0/xgmac_inst/rxgen/decode/counter [9]),
    .I4(\U0/xgmac_inst/rxgen/decode/counter [10]),
    .I5(\U0/xgmac_inst/rxgen/decode/counter [11]),
    .O(\U0/xgmac_inst/rxgen/decode/GND_36_o_counter[15]_equal_83_o2_5834 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \U0/xgmac_inst/rxgen/decode/GND_36_o_counter[15]_equal_83_o3  (
    .I0(\U0/xgmac_inst/rxgen/decode/GND_36_o_counter[15]_equal_83_o1_5833 ),
    .I1(\U0/xgmac_inst/rxgen/decode/GND_36_o_counter[15]_equal_83_o2_5834 ),
    .I2(\U0/xgmac_inst/rxgen/decode/counter [12]),
    .O(\U0/xgmac_inst/rxgen/decode/GND_36_o_counter[15]_equal_83_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[1]_XOR_2246_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [30]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [29]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [18]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [13]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [11]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [7]),
    .O(N430)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[1]_XOR_2246_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1614 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [1]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [8]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [6]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [3]),
    .I5(N430),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[1]_XOR_2246_o )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[1]_XOR_1834_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [30]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [27]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [20]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [16]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [11]),
    .O(N432)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[1]_XOR_1834_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1614 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [17]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [1]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [6]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [3]),
    .I5(N432),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[1]_XOR_1834_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1209_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [13]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [3]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [11]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/setb_30_4930 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/seta_30_4931 ),
    .O(N434)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1209_o  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_reg1[27]_XOR_2699_o ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1762 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/_n1746 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I5(N434),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1209_o_4809 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1260_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [8]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [11]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [10]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1260_o1_5838 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1260_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [17]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [31]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [30]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1260_o2_5839 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1260_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1260_o1_5838 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/seta_27_4925 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/setb_27_4924 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/_n1746 ),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1260_o2_5839 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/_n1733 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1260_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1294_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [16]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [30]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1294_o1_5840 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1294_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [9]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [6]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [5]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [17]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1294_o2_5841 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1294_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1294_o2_5841 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/seta_25_4921 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/setb_25_4920 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/_n1732 ),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/_n1740 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1294_o1_5840 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1294_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1242_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [11]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [9]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1242_o1_5842 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1242_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [31]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [30]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1242_o2_5843 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1242_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1242_o2_5843 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/seta_28_4927 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/setb_28_4926 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/_n1757 ),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/_n1740 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1242_o1_5842 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1242_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1277_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [30]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [10]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/setb_26_4922 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/seta_26_4923 ),
    .O(N436)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1277_o  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1735 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1757 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/_n1766 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/_n1739 ),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .I5(N436),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1277_o_4805 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1348_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/seta_22_4915 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/setb_22_4914 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [13]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1348_o1_5845 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1348_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [3]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [5]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [4]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [30]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [2]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1348_o2_5846 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1348_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1348_o2_5846 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [9]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [11]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1348_o1_5845 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/_n1735 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1348_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1613_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [10]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [5]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/setb_5_4880 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/seta_5_4881 ),
    .O(N438)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1613_o  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1780 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_reg1[27]_XOR_2699_o ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/_n1802 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/_n1766 ),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/_n1739 ),
    .I5(N438),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1613_o_4784 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1437_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [2]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1437_o2_5848 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1486_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [31]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/setb_12_4894 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/seta_12_4895 ),
    .O(N440)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1486_o  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1763 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1780 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [9]),
    .I5(N440),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1486_o_4791 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1225_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [13]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [9]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [2]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/setb_29_4928 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/seta_29_4929 ),
    .O(N442)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1225_o  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1763 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_reg1[28]_XOR_2715_o ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I5(N442),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1225_o_4808 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1679_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [5]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [3]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1679_o1_5851 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1679_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [2]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [21]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [17]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1679_o2_5852 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1679_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1679_o1_5851 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1679_o2_5852 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/seta_1_4873 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/setb_1_4872 ),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_reg1[28]_XOR_2715_o ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/_n1756 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1679_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1329_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/seta_23_4917 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/setb_23_4916 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [22]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [17]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [30]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1329_o1_5853 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1329_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [10]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [2]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1329_o2_5854 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1329_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1329_o1_5853 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1756 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1329_o2_5854 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [3]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [4]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1329_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1387_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [8]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [0]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/setb_19_4908 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/seta_19_4909 ),
    .O(N444)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1387_o  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1756 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1757 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [3]),
    .I5(N444),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1387_o_4798 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1596_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/seta_6_4883 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/setb_6_4882 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [10]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [8]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1596_o1_5856 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1596_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [11]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [22]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [13]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [30]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1596_o2_5857 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1596_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1596_o1_5856 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1756 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1596_o2_5857 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [9]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1596_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1629_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/seta_4_4879 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/setb_4_4878 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [13]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [9]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1629_o1_5858 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1629_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [16]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [8]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1629_o2_5859 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1629_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1629_o1_5858 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1756 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1629_o2_5859 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [31]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1629_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1470_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/seta_13_4897 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/setb_13_4896 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [21]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [0]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [16]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1470_o1_5860 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1470_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [30]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [22]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [11]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1470_o2_5861 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1470_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1470_o1_5860 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1470_o2_5861 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/_n1763 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1470_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1580_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/seta_7_4885 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/setb_7_4884 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [13]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [9]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1580_o1_5862 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1580_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [22]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [5]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [11]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1580_o2_5863 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1580_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1580_o2_5863 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [2]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [0]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1580_o1_5862 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/_n1763 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1580_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1521_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [10]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1521_o1_5864 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1521_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [30]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [31]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [3]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [0]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1521_o2_5865 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1521_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1521_o2_5865 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/seta_10_4891 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/setb_10_4890 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/_n1732 ),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/_n1802 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1521_o1_5864 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1521_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1561_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [0]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [2]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [6]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [31]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1561_o1_5866 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1561_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/seta_8_4887 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/setb_8_4886 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [22]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [13]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1561_o3_5867 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1312_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [8]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [15]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [11]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1312_o1_5868 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1312_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [16]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [0]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [4]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [31]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1312_o2_5869 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1312_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/seta_24_4919 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1312_o3_5870 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[25]_INV_1421_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [0]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [16]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/setb_16_4902 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/seta_16_4903 ),
    .O(N446)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[25]_INV_1421_o  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1726 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [15]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I5(N446),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[25]_INV_1421_o_4795 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1361_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [2]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [21]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [5]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/setb_21_4912 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/seta_21_4913 ),
    .O(N448)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1361_o  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1762 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1740 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [30]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [3]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [17]),
    .I5(N448),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1361_o_4800 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1645_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/seta_3_4877 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/setb_3_4876 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [8]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [4]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1645_o1_5873 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1645_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [0]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [21]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [5]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [22]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1645_o2_5874 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1645_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1645_o2_5874 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [6]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/_n1733 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1645_o1_5873 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[28]_INV_1645_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1399_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [2]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [5]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/setb_18_4906 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/seta_18_4907 ),
    .O(N450)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1399_o  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1746 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [17]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .I5(N450),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1399_o_4797 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1454_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/seta_14_4899 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/setb_14_4898 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [22]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [17]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1454_o1_5876 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1454_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [31]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1454_o2_5877 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1454_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1454_o1_5876 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1746 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1454_o2_5877 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [11]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1454_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1695_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/seta_0_4871 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/setb_0_4870 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [13]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1695_o1_5878 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1695_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [15]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [5]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [22]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [2]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [31]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1695_o2_5879 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1695_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1695_o1_5878 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1746 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1695_o2_5879 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1695_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[3]_XOR_2484_o_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [18]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [20]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [13]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [3]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [11]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [12]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_2452_o_xo<0>1_5891 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[3]_XOR_2484_o_xo<0>2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [29]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [31]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [24]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [26]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [22]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [9]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[3]_XOR_2484_o_xo<0>1_5880 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[3]_XOR_2484_o_xo<0>3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_2452_o_xo<0>1_5891 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [16]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [6]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[3]_XOR_2484_o_xo<0>1_5880 ),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/_n1569 ),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [5]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[3]_XOR_2484_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[4]_XOR_2366_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [8]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [30]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [27]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [20]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [13]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [12]),
    .O(N452)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[4]_XOR_2366_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1598 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1583 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[2]_XOR_2422_o_xo<0>2_5906 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/_n1564 ),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1576_xo<0>1_4760 ),
    .I5(N452),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[4]_XOR_2366_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_2275_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [8]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [2]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [20]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [19]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [0]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [7]),
    .O(N454)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_2275_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[30]_XOR_2142_o ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1570 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/_n1565 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/_n1564 ),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1598_xo<0>1_4762 ),
    .I5(N454),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_2275_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[1]_XOR_2000_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [1]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [6]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [30]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [2]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [27]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [14]),
    .O(N456)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[1]_XOR_2000_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1599 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1583 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[2]_XOR_2422_o_xo<0>2_5906 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/_n1570 ),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1598_xo<0>1_4762 ),
    .I5(N456),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[1]_XOR_2000_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[25]_data_in[1]_XOR_1973_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [8]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [3]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [2]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [14]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [21]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [15]),
    .O(N458)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[25]_data_in[1]_XOR_1973_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1576 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[2]_XOR_2422_o_xo<0>2_5906 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/_n1564 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/_n1580 ),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [1]),
    .I5(N458),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[25]_data_in[1]_XOR_1973_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_2682_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [29]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [26]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [19]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [16]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [0]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [10]),
    .O(N460)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_2682_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1585 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1598 ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [9]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [31]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [2]),
    .I5(N460),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_2682_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_2028_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [31]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [27]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [26]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [24]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [20]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [15]),
    .O(N462)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_2028_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1585 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1622 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/_n1583 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/_n1563 ),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [28]),
    .I5(N462),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_2028_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[22]_data_in[0]_XOR_2334_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [13]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [12]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [11]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [0]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [21]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [22]),
    .O(N464)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[22]_data_in[0]_XOR_2334_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1565 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1564 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1576_xo<0>1_4760 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1569_xo<0>1 ),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [2]),
    .I5(N464),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[22]_data_in[0]_XOR_2334_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_2656_o_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [5]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [12]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [1]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [28]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [16]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [19]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_2656_o_xo<0> )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_2656_o_xo<0>2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [29]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [30]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [0]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [4]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [13]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [3]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_2656_o_xo<0>1_5889 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_2656_o_xo<0>3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_2656_o_xo<0>1_5889 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1565 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/_n1599 ),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [17]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [7]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_2656_o_xo<0> ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[0]_XOR_2656_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_2452_o_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [28]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [29]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [17]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [6]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [21]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [23]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_2452_o_xo<0> )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_2452_o_xo<0>3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_2452_o_xo<0>1_5891 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[30]_XOR_2142_o ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [0]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/_n1564 ),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/_n1599 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_2452_o_xo<0> ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_2452_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[3]_XOR_2599_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [3]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [27]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [26]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [18]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [11]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [10]),
    .O(N466)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[3]_XOR_2599_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[30]_XOR_2142_o ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1583 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/_n1564 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/_n1580 ),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [5]),
    .I5(N466),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[3]_XOR_2599_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[29]_data_in[1]_XOR_2108_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [26]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [14]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [12]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [11]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [10]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [21]),
    .O(N468)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[29]_data_in[1]_XOR_2108_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1583 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [28]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [1]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [2]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [29]),
    .I5(N468),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[29]_data_in[1]_XOR_2108_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_2393_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [31]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [30]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [27]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [24]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [11]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [0]),
    .O(N470)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_2393_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1586 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1583 ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [28]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [5]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [4]),
    .I5(N470),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_2393_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[29]_data_in[1]_XOR_2056_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [27]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [25]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [24]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [16]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [14]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [7]),
    .O(N472)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[29]_data_in[1]_XOR_2056_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1586 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1564 ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [28]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [17]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [29]),
    .I5(N472),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[29]_data_in[1]_XOR_2056_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[25]_data_in[1]_XOR_2512_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [18]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [16]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [12]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [11]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [7]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [22]),
    .O(N474)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[25]_data_in[1]_XOR_2512_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1586 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [9]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [25]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [23]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [20]),
    .I5(N474),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[25]_data_in[1]_XOR_2512_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_1944_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [23]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [20]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [14]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [0]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [10]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [7]),
    .O(N476)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[0]_XOR_1944_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1586 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/_n1598 ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [31]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [2]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [24]),
    .I5(N476),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[0]_XOR_1944_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[29]_data_in[0]_XOR_1887_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [18]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [16]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [12]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [11]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [0]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [22]),
    .O(N478)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[29]_data_in[0]_XOR_1887_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1586 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [6]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [5]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [29]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [19]),
    .I5(N478),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[29]_data_in[0]_XOR_1887_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[4]_XOR_2627_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [5]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [4]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [27]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [26]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [19]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [10]),
    .O(N480)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[4]_XOR_2627_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1570 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[28]_XOR_1847_o ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/_n1580 ),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [8]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [6]),
    .I5(N480),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[4]_XOR_2627_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[2]_XOR_2130_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [29]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [27]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [24]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [13]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [22]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [15]),
    .O(N482)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[2]_XOR_2130_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1570 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [8]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [3]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [30]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [2]),
    .I5(N482),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[2]_XOR_2130_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[29]_data_in[1]_XOR_2086_o_xo<0>2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [3]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [11]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [29]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [1]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [2]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [8]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[29]_data_in[1]_XOR_2086_o_xo<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_2571_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [30]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [25]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [24]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [23]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [13]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [0]),
    .O(N484)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_2571_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1598 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[2]_XOR_2422_o_xo<0>2_5906 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1576_xo<0>1_4760 ),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [17]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [4]),
    .I5(N484),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[0]_XOR_2571_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[3]_XOR_2152_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [25]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [23]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [16]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [14]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [13]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [12]),
    .O(N486)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[3]_XOR_2152_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1564 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [28]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [3]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [31]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [30]),
    .I5(N486),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[3]_XOR_2152_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[2]_XOR_2422_o_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [27]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [5]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [24]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [25]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [30]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [31]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[2]_XOR_2422_o_xo<0> )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[2]_XOR_2422_o_xo<0>2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [17]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [28]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [16]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [29]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [2]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[2]_XOR_2422_o_xo<0>1_5905 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[2]_XOR_2422_o_xo<0>4  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[2]_XOR_2422_o_xo<0>1_5905 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [8]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [3]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[2]_XOR_2422_o_xo<0> ),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[2]_XOR_2422_o_xo<0>2_5906 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/_n1625 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[2]_XOR_2422_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[33]_XOR_2232_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [59]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [43]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [48]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [58]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [45]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [36]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[33]_XOR_2232_o1_5907 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[33]_XOR_2232_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [51]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [60]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [33]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [47]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [54]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [55]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[33]_XOR_2232_o2_5908 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2320_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [32]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [42]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [61]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [59]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [48]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [58]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2320_o1_5909 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2320_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [62]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [45]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [50]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [46]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [63]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [36]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2320_o2_5910 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2320_o3  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [51]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [57]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [33]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [54]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2320_o3_5911 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2320_o4  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2320_o2_5910 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2320_o3_5911 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2320_o1_5909 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2320_o )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2350_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [32]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [49]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [43]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [59]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [48]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [62]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2350_o1_5912 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2350_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [46]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [38]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [63]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [35]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [36]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [60]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2350_o2_5913 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2350_o3  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [47]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [51]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [37]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [54]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2350_o3_5914 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2350_o4  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2350_o2_5913 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2350_o3_5914 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2350_o1_5912 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2350_o )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2557_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [32]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [52]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [61]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [43]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [59]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [48]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2557_o1_5915 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2557_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [38]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [45]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [63]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [60]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [57]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [51]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2557_o2_5916 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2557_o3  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [33]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [44]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [34]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [55]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2557_o3_5917 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2557_o4  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2557_o2_5916 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2557_o3_5917 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2557_o1_5915 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2557_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2614_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [62]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [45]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [50]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [46]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [63]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [57]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2614_o1_5918 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2614_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [47]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [33]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [37]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [54]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [55]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2614_o2_5919 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[32]_XOR_1873_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [38]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [40]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [41]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [35]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [36]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [60]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[32]_XOR_1873_o1_5920 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[32]_XOR_1873_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [37]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [57]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [34]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [54]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [32]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[32]_XOR_1873_o2_5921 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[34]_XOR_2141_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [38]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [36]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [55]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [48]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [34]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .O(N488)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[34]_XOR_2141_o  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[34]_XOR_2141_o_bdd6 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [60]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [47]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [43]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [41]),
    .I5(N488),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[34]_XOR_2141_o_4822 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_2164_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [53]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [42]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [61]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [48]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [40]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [35]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_2164_o1_5923 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_2164_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [44]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [57]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [37]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_2164_o2_5924 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[33]_XOR_1900_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [61]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [42]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [43]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [58]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [38]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [41]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[33]_XOR_1900_o1_5925 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[33]_XOR_1900_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [36]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [35]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [57]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [51]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [33]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [37]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[33]_XOR_1900_o2_5926 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[33]_XOR_1900_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[33]_XOR_1900_o2_5926 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [55]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[33]_XOR_1900_o1_5925 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[33]_XOR_1900_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2187_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [43]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [49]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [58]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [45]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [62]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [50]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2187_o1_5927 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2187_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [38]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [40]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [41]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [36]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [57]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [33]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2187_o2_5928 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2187_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2187_o2_5928 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [32]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [54]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2187_o1_5927 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2187_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_1928_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [59]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [43]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [58]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [62]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [40]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [38]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_1928_o1_5929 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_1928_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [44]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [36]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [37]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [34]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_1928_o2_5930 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_2404_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [61]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [52]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [59]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [58]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [45]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [62]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_2404_o1_5931 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_2404_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [40]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [50]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [51]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [34]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [54]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_2404_o2_5932 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_2404_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_2404_o1_5931 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_2404_o2_5932 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_2404_o )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_1958_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [32]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [53]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [43]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [59]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [45]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [40]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_1958_o1_5933 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_1958_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [63]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [38]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [41]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [35]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [60]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [57]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_1958_o2_5934 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_1958_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_1958_o2_5934 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [37]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [44]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_1958_o1_5933 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_1958_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2041_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [48]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [43]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [62]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [50]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [46]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [63]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2041_o1_5935 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2041_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [57]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [36]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [44]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [47]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [37]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [34]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2041_o2_5936 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2041_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2041_o2_5936 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [32]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [54]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2041_o1_5935 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2041_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[35]_XOR_2639_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [50]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [62]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [46]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [63]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [35]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [36]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[35]_XOR_2639_o1_5937 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[35]_XOR_2639_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [51]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [57]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [47]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [54]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[35]_XOR_2639_o2_5938 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_1821_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [32]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [52]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [48]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [58]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [40]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [38]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_1821_o1_5939 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_1821_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [36]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [35]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [33]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [34]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [54]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [55]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_1821_o2_5940 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_1821_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_1821_o2_5940 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_1821_o1_5939 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_1821_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_2097_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [58]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [53]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [45]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [50]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [46]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [41]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_2097_o1_5941 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_2097_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [37]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [36]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [34]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [54]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [32]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_2097_o2_5942 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_2097_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_2097_o1_5941 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_2097_o2_5942 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[58]_data_in[32]_XOR_2097_o )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_1985_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [32]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [52]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [42]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [61]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [48]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [45]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_1985_o1_5943 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_1985_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [41]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [46]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [35]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [60]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [44]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [34]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_1985_o2_5944 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_1985_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_1985_o2_5944 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [55]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_1985_o1_5943 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_1985_o )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2378_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [32]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [49]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [61]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [58]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [50]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [63]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2378_o1_5945 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2378_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [60]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [35]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [44]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [47]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [37]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [34]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2378_o2_5946 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2378_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2378_o2_5946 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [54]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2378_o1_5945 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2378_o )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2434_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [32]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [52]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [53]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [59]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [62]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [40]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2434_o1_5947 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2434_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [63]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [46]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [41]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [35]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [60]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [51]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2434_o2_5948 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2434_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2434_o2_5948 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [55]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2434_o1_5947 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2434_o )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2668_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [32]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [53]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [38]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [63]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [35]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [57]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2668_o1_5949 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2668_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [33]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [51]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [47]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [37]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [34]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [54]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2668_o2_5950 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2668_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2668_o2_5950 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2668_o1_5949 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2668_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_1846_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [59]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [53]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [40]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [41]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [35]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [36]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_1846_o1_5951 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_1846_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [37]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [33]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [34]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [55]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_1846_o2_5952 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2290_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [58]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [61]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [45]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [62]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [50]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [38]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2290_o1_5953 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2290_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [35]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [41]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [60]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [57]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [44]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [47]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2290_o2_5954 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2585_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [61]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [53]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [48]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [45]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [62]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [38]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2585_o1_5955 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2585_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [36]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [46]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [60]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [44]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [54]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [55]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2585_o2_5956 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2467_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [48]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [61]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [58]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [40]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [38]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [63]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2467_o1_5957 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2467_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [35]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [41]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [60]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [47]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [34]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [55]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2467_o2_5958 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2526_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [43]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [53]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [59]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [58]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [62]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [50]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2526_o1_5959 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2526_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [35]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [63]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [60]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [57]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [44]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [34]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2526_o2_5960 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[33]_XOR_2498_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [55]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [52]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [49]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [56]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [42]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [61]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[33]_XOR_2498_o1_5961 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[33]_XOR_2498_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [59]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [43]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [58]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [62]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [38]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [41]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[33]_XOR_2498_o2_5962 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[33]_XOR_2498_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[33]_XOR_2498_o2_5962 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [33]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [57]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [34]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[33]_XOR_2498_o1_5961 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[33]_XOR_2498_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2069_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [49]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [52]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [45]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [40]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [63]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [36]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2069_o1_5963 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2069_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [44]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [51]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [47]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [37]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [34]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [54]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2069_o2_5964 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2069_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2069_o2_5964 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [32]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2069_o1_5963 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2069_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[33]_XOR_2209_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [59]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [42]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [58]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [50]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [46]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [63]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[33]_XOR_2209_o1_5965 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[33]_XOR_2209_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [51]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [41]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [44]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [33]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [37]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [34]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[33]_XOR_2209_o2_5966 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[33]_XOR_2209_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[33]_XOR_2209_o2_5966 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [55]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[33]_XOR_2209_o1_5965 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[33]_XOR_2209_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_2119_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [59]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [42]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [40]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [38]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [46]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [35]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_2119_o1_5967 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_2119_o2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [33]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [51]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [47]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [37]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [54]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [55]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_2119_o2_5968 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_2119_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_2119_o1_5967 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_2119_o2_5968 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_2119_o )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1660_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/seta_2_4875 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/setb_2_4874 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [21]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1660_o1_5969 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1660_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [0]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [5]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [3]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [4]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1660_o2_5970 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1660_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1660_o2_5970 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [6]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1660_o1_5969 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1660_o )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1541_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/seta_9_4889 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/setb_9_4888 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [15]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [4]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [9]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1541_o1_5971 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1541_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [11]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [21]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1541_o2_5972 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1541_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [0]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [2]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1541_o3_5973 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1541_o4  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1541_o1_5971 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1541_o2_5972 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1541_o3_5973 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [3]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [6]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1541_o )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1504_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/seta_11_4893 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/setb_11_4892 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [16]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [8]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1504_o1_5974 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1504_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [15]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [4]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [11]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1504_o2_5975 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1504_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [22]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [13]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [9]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1504_o3_5976 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1504_o4  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1504_o1_5974 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1504_o2_5975 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1504_o3_5976 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[27]_INV_1504_o )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1374_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/seta_20_4911 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/setb_20_4910 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [16]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [4]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1374_o1_5977 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1374_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [9]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [2]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1374_o2_5978 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1374_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1374_o2_5978 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1374_o1_5977 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[29]_INV_1374_o )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1193_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/seta_31_4933 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/setb_31_4932 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [4]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [22]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1193_o1_5979 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1193_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [21]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [17]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [11]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [30]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1193_o2_5980 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1193_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1193_o2_5980 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [15]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1193_o1_5979 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1193_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[4]_XOR_2174_o_xo<0>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [26]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [24]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [14]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [13]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [10]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [15]),
    .O(N490)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[31]_data_in[4]_XOR_2174_o_xo<0>  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [17]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [5]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [4]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [31]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [29]),
    .I5(N490),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[31]_data_in[4]_XOR_2174_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[61]_data_in[34]_XOR_2260_o_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [49]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [37]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [48]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [55]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [44]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [40]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[61]_data_in[34]_XOR_2260_o_xo<0> )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[61]_data_in[34]_XOR_2260_o_xo<0>2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [59]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [52]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [34]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [56]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [60]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[61]_data_in[34]_XOR_2260_o_xo<0>1_5983 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[61]_data_in[34]_XOR_2260_o_xo<0>3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[61]_data_in[34]_XOR_2260_o_xo<0> ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [43]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [57]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[61]_data_in[34]_XOR_2260_o_xo<0>1_5983 ),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [61]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [46]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[34]_XOR_2260_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_1915_o_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [20]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [0]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [12]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [30]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [2]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [1]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_1915_o_xo<0> )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_1915_o_xo<0>2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [4]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [9]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [6]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [14]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [13]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [17]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_1915_o_xo<0>1_5985 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_1915_o_xo<0>3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_1915_o_xo<0>1_5985 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [23]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [19]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [22]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[30]_data_in[0]_XOR_1915_o_xo<0> ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[30]_data_in[0]_XOR_1915_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[62]_data_in[33]_XOR_2012_o_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [61]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [62]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [46]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [47]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [42]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [56]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[62]_data_in[33]_XOR_2012_o_xo<0> )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[62]_data_in[33]_XOR_2012_o_xo<0>2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [36]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [43]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [33]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [45]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [49]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[62]_data_in[33]_XOR_2012_o_xo<0>1_5987 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[62]_data_in[33]_XOR_2012_o_xo<0>3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[62]_data_in[33]_XOR_2012_o_xo<0>1_5987 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [35]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [53]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[62]_data_in[33]_XOR_2012_o_xo<0> ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[33]_XOR_2012_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[26]_data_in[0]_XOR_2541_o_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [26]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [21]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [12]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [24]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [23]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [8]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[26]_data_in[0]_XOR_2541_o_xo<0> )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[26]_data_in[0]_XOR_2541_o_xo<0>2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [0]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [2]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [13]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [17]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [10]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [14]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[26]_data_in[0]_XOR_2541_o_xo<0>1_5989 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[26]_data_in[0]_XOR_2541_o_xo<0>3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[26]_data_in[0]_XOR_2541_o_xo<0>1_5989 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [4]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [9]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [19]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [22]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[26]_data_in[0]_XOR_2541_o_xo<0> ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[26]_data_in[0]_XOR_2541_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \U0/xgmac_inst/rxgen/error_detection/_n0285_SW0  (
    .I0(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [3]),
    .I1(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [2]),
    .I2(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [1]),
    .I3(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [7]),
    .O(N492)
  );
  LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  \U0/xgmac_inst/rxgen/error_detection/_n0285  (
    .I0(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg_4721 ),
    .I1(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .I2(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [6]),
    .I3(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [5]),
    .I4(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [4]),
    .I5(N492),
    .O(\U0/xgmac_inst/rxgen/error_detection/_n0285_5003 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o12  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o11_4938 ),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/vlan_frame_srl16 ),
    .I2(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [6]),
    .I3(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_enable_3998 ),
    .I4(\U0/xgmac_inst/rxgen/decode/counter_1_3850 ),
    .I5(\U0/xgmac_inst/rxgen/decode/counter_0_3849 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o13  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_enable_3998 ),
    .I1(\U0/xgmac_inst/rxgen/start_code_found_reg_3553 ),
    .I2(\U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2 [7]),
    .I3(\U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2 [6]),
    .I4(\U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2 [5]),
    .I5(\U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2 [4]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o12_5992 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o14  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o12_5992 ),
    .I1(\U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2 [2]),
    .I2(\U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2 [3]),
    .I3(\U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2 [1]),
    .I4(\U0/xgmac_inst/rxgen/error_detection/rxc_sync_reg2 [0]),
    .I5(\U0/xgmac_inst/rxgen/config_sync_i/rx_jumbo_en_4006 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o13_5993 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o15  (
    .I0(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [4]),
    .I1(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [5]),
    .I2(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [2]),
    .I3(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [3]),
    .I4(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [0]),
    .I5(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [1]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o14_5994 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44444440 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o16  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy [7]),
    .I1(\U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o13_5993 ),
    .I2(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [7]),
    .I3(\U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o14_5994 ),
    .I4(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [6]),
    .I5(\U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o1 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/osize_violate_PWR_41_o_MUX_1663_o )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \U0/xgmac_inst/rxgen/error_detection/last_bytes<1>_SW0  (
    .I0(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [7]),
    .I1(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [1]),
    .I2(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [0]),
    .O(N494)
  );
  LUT6 #(
    .INIT ( 64'h0100000001000101 ))
  \U0/xgmac_inst/rxgen/error_detection/last_bytes<1>  (
    .I0(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [3]),
    .I1(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [2]),
    .I2(N494),
    .I3(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [6]),
    .I4(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [5]),
    .I5(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [4]),
    .O(\U0/xgmac_inst/rxgen/error_detection/last_bytes [2])
  );
  LUT6 #(
    .INIT ( 64'h9001000000000001 ))
  \U0/xgmac_inst/rxgen/error_detection/last_bytes<3>1  (
    .I0(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [1]),
    .I1(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [2]),
    .I2(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [3]),
    .I3(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [4]),
    .I4(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [6]),
    .I5(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [5]),
    .O(\U0/xgmac_inst/rxgen/error_detection/last_bytes [3])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \U0/xgmac_inst/rxgen/error_detection/last_bytes<3>2  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/last_bytes [3]),
    .I1(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [7]),
    .I2(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [0]),
    .O(\U0/xgmac_inst/rxgen/error_detection/last_bytes [0])
  );
  LUT3 #(
    .INIT ( 8'hF1 ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_termination_error_AND_535_o_SW0  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/reset_errors ),
    .I1(\U0/xgmac_inst/rxgen/error_detection/termination_error_5014 ),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [4]),
    .O(N496)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_termination_error_AND_535_o  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_termination_error_AND_535_o21 ),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [7]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [3]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags [5]),
    .I4(\U0/xgmac_inst/rxgen/decode/terminate_flags [6]),
    .I5(N496),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_termination_error_AND_535_o_4988 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[6]_AND_546_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [10]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [4]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [13]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [17]),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[6]_AND_546_o1_5998 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFDFFFFFFFF ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[6]_AND_546_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [22]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [2]),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[6]_AND_546_o2_5999 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[6]_AND_546_o3  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/terminate_reg5 [6]),
    .I1(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[6]_AND_546_o2_5999 ),
    .I2(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[6]_AND_546_o11_4940 ),
    .I3(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[6]_AND_546_o1_5998 ),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [31]),
    .I5(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o11 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[6]_AND_546_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[3]_AND_543_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [8]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [17]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18]),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[3]_AND_543_o1_6000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFBFFFFFFFFFFF ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[3]_AND_543_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [5]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [15]),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[3]_AND_543_o2_6001 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAA8AAAAAA ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[3]_AND_543_o3  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/terminate_reg5 [3]),
    .I1(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[3]_AND_543_o2_6001 ),
    .I2(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o11 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [21]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .I5(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[3]_AND_543_o1_6000 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[3]_AND_543_o )
  );
  LUT6 #(
    .INIT ( 64'h4000000040000101 ))
  \U0/xgmac_inst/rxgen/error_detection/last_bytes<2>  (
    .I0(N494),
    .I1(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [4]),
    .I2(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [3]),
    .I3(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [6]),
    .I4(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [5]),
    .I5(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [2]),
    .O(\U0/xgmac_inst/rxgen/error_detection/last_bytes [1])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF7 ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [2]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [0]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [6]),
    .O(N500)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/terminate_reg5 [4]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .I2(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o12 ),
    .I3(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o11 ),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I5(N500),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o_4985 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFDFFFFFFFF ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o111  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [15]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [11]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [6]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7]),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o111_6003 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o112  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [0]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [3]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [9]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [30]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [16]),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o112_6004 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o113  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o111_6003 ),
    .I1(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o112_6004 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o11 )
  );
  LUT5 #(
    .INIT ( 32'hFF7FFFFF ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [17]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [15]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .O(N502)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/terminate_reg5 [2]),
    .I1(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o11 ),
    .I2(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[6]_AND_546_o11_4940 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .I5(N502),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o_4987 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFDFFF ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[7]_AND_547_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [0]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [6]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .O(N504)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[7]_AND_547_o  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/terminate_reg5 [7]),
    .I1(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o11 ),
    .I2(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o13 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I5(N504),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[7]_AND_547_o_4982 )
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \U0/xgmac_inst/rxgen/error_detection/frame_complete_ext2_reset_errors_AND_518_o1  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/end_crc_pipeline_5037 ),
    .I1(\U0/xgmac_inst/rxgen/exceed_min_frame_srl16_3684 ),
    .I2(\U0/xgmac_inst/rxgen/decode/padding_length_match_3828 ),
    .I3(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [0]),
    .O(\U0/xgmac_inst/rxgen/error_detection/frame_complete_ext2_reset_errors_AND_518_o1_6007 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAEAEAEAFBEAEA ))
  \U0/xgmac_inst/rxgen/error_detection/frame_complete_ext2_reset_errors_AND_518_o2  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/frame_len_error_stats ),
    .I1(\U0/xgmac_inst/rxgen/decode/padding_3829 ),
    .I2(\U0/xgmac_inst/rxgen/error_detection/frame_complete_ext2_reset_errors_AND_518_o1_6007 ),
    .I3(\U0/xgmac_inst/rxgen/error_detection/terminate_ok_5050 ),
    .I4(\U0/xgmac_inst/rxgen/error_detection/frame_complete_ext2_5039 ),
    .I5(\U0/xgmac_inst/rxgen/error_detection/frame_complete_reg_5038 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/frame_complete_ext2_reset_errors_AND_518_o2_6008 )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \U0/xgmac_inst/rxgen/error_detection/frame_complete_ext2_reset_errors_AND_518_o3  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/frame_complete_ext2_reset_errors_AND_518_o2_6008 ),
    .I1(\U0/xgmac_inst/rxgen/exceed_length_type_srl16_3683 ),
    .I2(\U0/xgmac_inst/rxgen/type_frame_srl16_3685 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/reset_errors ),
    .I4(\U0/xgmac_inst/rxgen/error_detection/lt_check_srl16 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/frame_complete_ext2_reset_errors_AND_518_o )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/terminate_reg5 [5]),
    .I1(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o111_4941 ),
    .I2(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o13 ),
    .I3(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o12 ),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [13]),
    .I5(N506),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o_4984 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_frame_start_mux_43_OUT1_SW0  (
    .I0(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [8]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [10]),
    .I2(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [14]),
    .I3(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [12]),
    .I4(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [9]),
    .I5(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [15]),
    .O(N508)
  );
  LUT6 #(
    .INIT ( 64'h2222222022222222 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_frame_start_mux_43_OUT1  (
    .I0(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .I1(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg_4721 ),
    .I2(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [1]),
    .I3(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [13]),
    .I4(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [11]),
    .I5(N508),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_frame_start_mux_43_OUT [0])
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_frame_start_mux_43_OUT2_SW0  (
    .I0(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [22]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [16]),
    .I2(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [20]),
    .I3(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [18]),
    .I4(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [23]),
    .I5(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [21]),
    .O(N510)
  );
  LUT6 #(
    .INIT ( 64'h2222222022222222 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_frame_start_mux_43_OUT2  (
    .I0(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .I1(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg_4721 ),
    .I2(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [2]),
    .I3(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [19]),
    .I4(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [17]),
    .I5(N510),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_frame_start_mux_43_OUT [1])
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_frame_start_mux_43_OUT3_SW0  (
    .I0(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [30]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [24]),
    .I2(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [28]),
    .I3(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [26]),
    .I4(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [31]),
    .I5(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [29]),
    .O(N512)
  );
  LUT6 #(
    .INIT ( 64'h2222222022222222 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_frame_start_mux_43_OUT3  (
    .I0(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .I1(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg_4721 ),
    .I2(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [3]),
    .I3(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [27]),
    .I4(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [25]),
    .I5(N512),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_frame_start_mux_43_OUT [2])
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_frame_start_mux_43_OUT4_SW0  (
    .I0(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [38]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [32]),
    .I2(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [36]),
    .I3(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [34]),
    .I4(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [39]),
    .I5(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [37]),
    .O(N514)
  );
  LUT6 #(
    .INIT ( 64'h2222222022222222 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_frame_start_mux_43_OUT4  (
    .I0(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .I1(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg_4721 ),
    .I2(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [4]),
    .I3(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [35]),
    .I4(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [33]),
    .I5(N514),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_frame_start_mux_43_OUT [3])
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_frame_start_mux_43_OUT5_SW0  (
    .I0(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [46]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [40]),
    .I2(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [44]),
    .I3(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [42]),
    .I4(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [47]),
    .I5(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [45]),
    .O(N516)
  );
  LUT6 #(
    .INIT ( 64'h2222222022222222 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_frame_start_mux_43_OUT5  (
    .I0(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .I1(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg_4721 ),
    .I2(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [5]),
    .I3(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [43]),
    .I4(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [41]),
    .I5(N516),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_frame_start_mux_43_OUT [4])
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_frame_start_mux_43_OUT6_SW0  (
    .I0(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [54]),
    .I1(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [48]),
    .I2(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [52]),
    .I3(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [50]),
    .I4(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [55]),
    .I5(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [53]),
    .O(N518)
  );
  LUT6 #(
    .INIT ( 64'h2222222022222222 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_frame_start_mux_43_OUT6  (
    .I0(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .I1(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg_4721 ),
    .I2(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [6]),
    .I3(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [51]),
    .I4(\U0/xgmac_inst/rxgen/rxd_sync_reg1 [49]),
    .I5(N518),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_frame_start_mux_43_OUT [5])
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o11_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter [7]),
    .I1(\U0/xgmac_inst/rxgen/start_code_found_reg_3553 ),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_jumbo_en_4006 ),
    .O(N520)
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o11  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter_2_3851 ),
    .I1(\U0/xgmac_inst/rxgen/decode/counter [5]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter [4]),
    .I3(\U0/xgmac_inst/rxgen/decode/counter [3]),
    .I4(\U0/xgmac_inst/rxgen/decode/counter [6]),
    .I5(N520),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o11_4938 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_53_o1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [6]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [4]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [8]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [15]),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_53_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_53_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [22]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_53_o1_6018 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_53_o3  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_53_o ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [17]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [9]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [21]),
    .I5(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_53_o1_6018 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_53_o2_6019 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o2  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [22]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [17]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [9]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [21]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [20]),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [25]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [4]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [6]),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o2_6021 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o4  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [8]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [15]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18]),
    .I5(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o2_6021 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o3_6022 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o11  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [16]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [13]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [2]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [7]),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o11_6023 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o12  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [30]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [10]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [11]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [5]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o12_6024 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o13  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o11_6023 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [31]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [3]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [0]),
    .I5(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o12_6024 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o1 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[6]_AND_546_o11_SW0  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [5]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .O(N522)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFBFFFFFFFFFF ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[6]_AND_546_o11  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [8]),
    .I2(N522),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [21]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18]),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[6]_AND_546_o11_4940 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o112  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [4]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [3]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [11]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [9]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [30]),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o112_6026 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFBFFFFFFFFFFF ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o113  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [13]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [15]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [16]),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o113_6027 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o114  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o111_4941 ),
    .I1(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o112_6026 ),
    .I2(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o113_6027 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [31]),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o11 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o111_SW0  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [22]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [21]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [5]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [19]),
    .O(N524)
  );
  LUT6 #(
    .INIT ( 64'hFFFFBFFFFFFFFFFF ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o111  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [24]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [10]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [17]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [8]),
    .I5(N524),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_terminate_reg5[4]_AND_544_o111_4941 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o111  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [4]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [3]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [10]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [9]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [13]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [11]),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o111_6029 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFDFFFFFFFF ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o112  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [26]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [16]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [22]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [31]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [0]),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o112_6030 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o113  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [29]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [2]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [6]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [30]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o113_6031 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o114  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o111_6029 ),
    .I1(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o112_6030 ),
    .I2(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o113_6031 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[2]_AND_542_o11 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_crc_invalid[7]_equal_60_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/crc_invalid [4]),
    .I1(\U0/xgmac_inst/rxgen/error_detection/crc_invalid [7]),
    .I2(\U0/xgmac_inst/rxgen/error_detection/crc_invalid [6]),
    .I3(\U0/xgmac_inst/rxgen/error_detection/crc_invalid [5]),
    .O(N526)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00010000 ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_crc_invalid[7]_equal_60_o  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/crc_invalid [1]),
    .I1(\U0/xgmac_inst/rxgen/error_detection/crc_invalid [0]),
    .I2(\U0/xgmac_inst/rxgen/error_detection/crc_invalid [2]),
    .I3(\U0/xgmac_inst/rxgen/error_detection/crc_invalid [3]),
    .I4(N526),
    .I5(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_crc_invalid[7]_equal_60_o_0 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_INV_1736_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/rx_errors_stage2 [6]),
    .I1(\U0/xgmac_inst/rxgen/decode/rx_errors_stage2 [5]),
    .I2(\U0/xgmac_inst/rxgen/decode/rx_errors_stage2 [4]),
    .O(N528)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/xgmac_inst/rxgen/error_detection/GND_38_o_INV_1736_o  (
    .I0(\U0/xgmac_inst/rxgen/decode/rx_errors_stage2 [3]),
    .I1(\U0/xgmac_inst/rxgen/decode/rx_errors_stage2 [2]),
    .I2(\U0/xgmac_inst/rxgen/decode/rx_errors_stage2 [1]),
    .I3(\U0/xgmac_inst/rxgen/decode/rx_errors_stage2 [0]),
    .I4(\U0/xgmac_inst/rxgen/decode/rx_errors_stage2 [7]),
    .I5(N528),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_INV_1736_o_4972 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/rxgen/error_detection/max_length_error_control_len_error_OR_599_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/control_len_error_5004 ),
    .I1(\U0/xgmac_inst/rxgen/exceed_min_frame_srl16_3684 ),
    .O(N530)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/xgmac_inst/rxgen/error_detection/max_length_error_control_len_error_OR_599_o  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/receive_error_srl16 ),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/max_length_error ),
    .I2(\U0/xgmac_inst/rxgen/error_detection/bad_crc_5015 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/frame_len_error_stats ),
    .I4(\U0/xgmac_inst/rxgen/error_detection/fcs_error_5033 ),
    .I5(N530),
    .O(\U0/xgmac_inst/rxgen/error_detection/max_length_error_control_len_error_OR_599_o_4992 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_add_control_enable_OR_662_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/address_decoding/add_match_upper_5116 ),
    .I1(\U0/xgmac_inst/rxgen/address_decoding/add_match_lower_5115 ),
    .I2(\U0/xgmac_inst/rxgen/address_decoding/multicast_pause_5119 ),
    .O(N532)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40000000 ))
  \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_add_control_enable_OR_662_o  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [8]),
    .I1(\U0/xgmac_inst/rxgen/decode/length [3]),
    .I2(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o1 ),
    .I3(\U0/xgmac_inst/rxgen/decode/length [11]),
    .I4(N532),
    .I5(\U0/xgmac_inst/rxgen/address_decoding/add_control_enable_3791 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_add_control_enable_OR_662_o_5106 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_vlan_4003 ),
    .O(N534)
  );
  LUT6 #(
    .INIT ( 64'h5555555500000400 ))
  \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o  (
    .I0(N534),
    .I1(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o1 ),
    .I2(\U0/xgmac_inst/rxgen/decode/length [3]),
    .I3(\U0/xgmac_inst/rxgen/decode/length [8]),
    .I4(\U0/xgmac_inst/rxgen/decode/length [11]),
    .I5(\U0/xgmac_inst/rxgen/address_decoding/frame_is_vlan_3789 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o_5112 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o11  (
    .I0(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I1(\U0/xgmac_inst/rxgen/decode/length [0]),
    .I2(\U0/xgmac_inst/rxgen/decode/length [1]),
    .I3(\U0/xgmac_inst/rxgen/decode/length [2]),
    .I4(\U0/xgmac_inst/rxgen/decode/length [4]),
    .I5(\U0/xgmac_inst/rxgen/decode/length [15]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o11_6037 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o12  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [6]),
    .I1(\U0/xgmac_inst/rxgen/decode/length [5]),
    .I2(\U0/xgmac_inst/rxgen/decode/length [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/length [9]),
    .I4(\U0/xgmac_inst/rxgen/decode/length [10]),
    .I5(\U0/xgmac_inst/rxgen/decode/length [13]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o12_6038 )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o13  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [14]),
    .I1(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o12_6038 ),
    .I2(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o11_6037 ),
    .I3(\U0/xgmac_inst/rxgen/decode/length [12]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_vlan_enable_AND_563_o1 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_INV_1756_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [12]),
    .I1(\U0/xgmac_inst/rxgen/decode/length [15]),
    .O(N536)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_INV_1756_o  (
    .I0(\U0/xgmac_inst/rxgen/decode/length [13]),
    .I1(N536),
    .I2(\U0/xgmac_inst/rxgen/decode/length [11]),
    .I3(\U0/xgmac_inst/rxgen/decode/length [14]),
    .I4(\U0/xgmac_inst/rxgen/decode/length [9]),
    .I5(\U0/xgmac_inst/rxgen/decode/length [10]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_INV_1756_o_5104 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \U0/xgmac_inst/rxgen/rx/GND_40_o_data[63]_equal_11_o<63>1  (
    .I0(\U0/xgmac_inst/rxgen/data [56]),
    .I1(\U0/xgmac_inst/rxgen/data [48]),
    .I2(\U0/xgmac_inst/rxgen/data [49]),
    .I3(\U0/xgmac_inst/rxgen/data [50]),
    .I4(\U0/xgmac_inst/rxgen/data [51]),
    .I5(\U0/xgmac_inst/rxgen/data [52]),
    .O(\U0/xgmac_inst/rxgen/rx/GND_40_o_data[63]_equal_11_o<63> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/rx/GND_40_o_data[63]_equal_11_o<63>2  (
    .I0(\U0/xgmac_inst/rxgen/data [54]),
    .I1(\U0/xgmac_inst/rxgen/data [53]),
    .I2(\U0/xgmac_inst/rxgen/data [55]),
    .I3(\U0/xgmac_inst/rxgen/data [57]),
    .I4(\U0/xgmac_inst/rxgen/data [58]),
    .I5(\U0/xgmac_inst/rxgen/data [59]),
    .O(\U0/xgmac_inst/rxgen/rx/GND_40_o_data[63]_equal_11_o<63>1_6041 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/rxgen/rx/GND_40_o_data[63]_equal_11_o<63>3  (
    .I0(\U0/xgmac_inst/rxgen/rx/GND_40_o_data[63]_equal_11_o<63> ),
    .I1(\U0/xgmac_inst/rxgen/data [61]),
    .I2(\U0/xgmac_inst/rxgen/data [60]),
    .I3(\U0/xgmac_inst/rxgen/data [62]),
    .I4(\U0/xgmac_inst/rxgen/data [63]),
    .I5(\U0/xgmac_inst/rxgen/rx/GND_40_o_data[63]_equal_11_o<63>1_6041 ),
    .O(\U0/xgmac_inst/rxgen/rx/GND_40_o_data[63]_equal_11_o )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/Mmux_col_cnt[7]_GND_45_o_MUX_1761_o1_SW0  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [1]),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [5]),
    .O(N538)
  );
  LUT6 #(
    .INIT ( 64'h4444444414444444 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/Mmux_col_cnt[7]_GND_45_o_MUX_1761_o1  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/_n0227_inv ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [6]),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [4]),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [3]),
    .I4(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [2]),
    .I5(N538),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[7]_GND_45_o_MUX_1761_o )
  );
  LUT5 #(
    .INIT ( 32'h28AAAA28 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_seq_upper_reg_OR_671_o1  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg_5217 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper_reg [0]),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_reg [0]),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper_reg [1]),
    .I4(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_lower_reg [1]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_seq_upper_reg_OR_671_o1_6043 )
  );
  LUT5 #(
    .INIT ( 32'h28AAAA28 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_seq_upper_reg_OR_671_o2  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/sm_active_5193 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper_reg [0]),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/last_seq_type [0]),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/seq_type_upper_reg [1]),
    .I4(\U0/xgmac_inst/rsgen/detect_link_fail/last_seq_type [1]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_seq_upper_reg_OR_671_o2_6044 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_seq_upper_reg_OR_671_o3  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_5218 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_seq_upper_reg_OR_671_o1_6043 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_seq_upper_reg_OR_671_o2_6044 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_seq_upper_reg_OR_671_o )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt[2]_seq_cnt[2]_OR_680_o_SW0  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt [2]),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt [1]),
    .O(N540)
  );
  LUT6 #(
    .INIT ( 64'h0404550400000400 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt[2]_seq_cnt[2]_OR_680_o  (
    .I0(N540),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg2_5215 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_mismatch_5209 ),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg2_5216 ),
    .I4(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_mismatch_5210 ),
    .I5(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt [0]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt[2]_seq_cnt[2]_OR_680_o_5168 )
  );
  LUT4 #(
    .INIT ( 16'hDDFD ))
  \U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[6]_seq_upper_AND_596_o_SW0  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [5]),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_5221 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_5226 ),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [0]),
    .O(N542)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[6]_seq_upper_AND_596_o  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [4]),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [3]),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [2]),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [1]),
    .I4(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [6]),
    .I5(N542),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[6]_seq_upper_AND_596_o_5173 )
  );
  LUT6 #(
    .INIT ( 64'h0000000100010000 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_581_o1  (
    .I0(xgmii_rxd[31]),
    .I1(xgmii_rxd[30]),
    .I2(xgmii_rxd[29]),
    .I3(xgmii_rxd[28]),
    .I4(xgmii_rxd[24]),
    .I5(xgmii_rxd[25]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_581_o1_6047 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_581_o2  (
    .I0(xgmii_rxd[26]),
    .I1(xgmii_rxd[27]),
    .I2(xgmii_rxd[23]),
    .I3(xgmii_rxd[22]),
    .I4(xgmii_rxd[21]),
    .I5(xgmii_rxd[20]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_581_o2_6048 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_581_o3  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_581_o1_6047 ),
    .I1(xgmii_rxd[18]),
    .I2(xgmii_rxd[19]),
    .I3(xgmii_rxd[17]),
    .I4(xgmii_rxd[16]),
    .I5(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_581_o2_6048 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_581_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000100010000 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_576_o1  (
    .I0(xgmii_rxd[63]),
    .I1(xgmii_rxd[62]),
    .I2(xgmii_rxd[61]),
    .I3(xgmii_rxd[60]),
    .I4(xgmii_rxd[56]),
    .I5(xgmii_rxd[57]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_576_o1_6049 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_576_o2  (
    .I0(xgmii_rxd[58]),
    .I1(xgmii_rxd[59]),
    .I2(xgmii_rxd[55]),
    .I3(xgmii_rxd[54]),
    .I4(xgmii_rxd[53]),
    .I5(xgmii_rxd[52]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_576_o2_6050 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_576_o3  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_576_o1_6049 ),
    .I1(xgmii_rxd[50]),
    .I2(xgmii_rxd[51]),
    .I3(xgmii_rxd[49]),
    .I4(xgmii_rxd[48]),
    .I5(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_576_o2_6050 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_576_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_583_o1  (
    .I0(xgmii_rxd[3]),
    .I1(xgmii_rxd[2]),
    .I2(xgmii_rxc[0]),
    .I3(xgmii_rxd[7]),
    .I4(xgmii_rxd[4]),
    .I5(xgmii_rxd[0]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_583_o1_6051 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_583_o2  (
    .I0(xgmii_rxd[5]),
    .I1(xgmii_rxd[1]),
    .I2(xgmii_rxd[6]),
    .I3(xgmii_rxd[8]),
    .I4(xgmii_rxd[9]),
    .I5(xgmii_rxd[10]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_583_o2_6052 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_583_o3  (
    .I0(xgmii_rxd[12]),
    .I1(xgmii_rxd[11]),
    .I2(xgmii_rxd[13]),
    .I3(xgmii_rxd[14]),
    .I4(xgmii_rxd[15]),
    .I5(xgmii_rxc[1]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_583_o3_6053 )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_583_o4  (
    .I0(xgmii_rxc[3]),
    .I1(xgmii_rxc[2]),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_583_o3_6053 ),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_583_o1_6051 ),
    .I4(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_583_o2_6052 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_583_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_578_o1  (
    .I0(xgmii_rxd[35]),
    .I1(xgmii_rxd[34]),
    .I2(xgmii_rxc[4]),
    .I3(xgmii_rxd[39]),
    .I4(xgmii_rxd[36]),
    .I5(xgmii_rxd[32]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_578_o1_6054 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_578_o2  (
    .I0(xgmii_rxd[37]),
    .I1(xgmii_rxd[33]),
    .I2(xgmii_rxd[38]),
    .I3(xgmii_rxd[40]),
    .I4(xgmii_rxd[41]),
    .I5(xgmii_rxd[42]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_578_o2_6055 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_578_o3  (
    .I0(xgmii_rxd[44]),
    .I1(xgmii_rxd[43]),
    .I2(xgmii_rxd[45]),
    .I3(xgmii_rxd[46]),
    .I4(xgmii_rxd[47]),
    .I5(xgmii_rxc[5]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_578_o3_6056 )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_578_o4  (
    .I0(xgmii_rxc[7]),
    .I1(xgmii_rxc[6]),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_578_o3_6056 ),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_578_o1_6054 ),
    .I4(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_578_o2_6055 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/GND_45_o_GND_45_o_AND_578_o )
  );
  FDS   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/deliberate_runt  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/deliberate_runt_glue_rst_6057 ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/deliberate_runt_1501 )
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/start_given_d1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/start_given_d1_glue_set_6058 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/start_given_d1_1428 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_57  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_57_glue_set_6059 ),
    .R(\U0/xgmac_inst/txgen/txframer/_n1354 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_57_961 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_57_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/PWR_20_o_preamble_reg[49]_MUX_999_o ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_57_glue_set_6059 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_58  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_58_glue_set_6060 ),
    .R(\U0/xgmac_inst/txgen/txframer/_n1354 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_58_962 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_58_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/PWR_20_o_preamble_reg[50]_MUX_998_o ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_58_glue_set_6060 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_59  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_59_glue_set ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_59_963 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_60  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_60_glue_set_6062 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_60_964 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_62  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_62_glue_set_6063 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_62_966 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_63  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_63_glue_set_6064 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_63_967 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_61  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_61_glue_set_6065 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_61_965 )
  );
  FDS   \U0/xgmac_inst/txgen/txframer/d_out_int_48  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_48_glue_rst_6066 ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_48_952 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_52  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_52_glue_set_6067 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_52_956 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_52_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[44]_MUX_932_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/_n1344 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_52_glue_set_6067 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_53  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_53_glue_set_6068 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_53_957 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_53_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[45]_MUX_931_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/_n1344 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_53_glue_set_6068 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_51  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_51_glue_set_6069 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_51_955 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_51_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[43]_MUX_933_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/_n1344 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_51_glue_set_6069 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_54  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_54_glue_set_6070 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_54_958 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_54_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[46]_MUX_930_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/_n1344 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_54_glue_set_6070 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_55  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_55_glue_set_6071 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_55_959 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_55_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[47]_MUX_929_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/_n1344 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_55_glue_set_6071 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_44  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_44_glue_set_6072 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_44_948 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_45  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_45_glue_set_6073 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_45_949 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_43  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_43_glue_set_6074 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_43_947 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_47  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_47_glue_set_6075 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_47_951 )
  );
  FDS   \U0/xgmac_inst/txgen/txframer/d_out_int_32  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_32_glue_rst_6076 ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_46  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_46_glue_set_6077 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_46_950 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_36  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_36_glue_set_6078 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_36_940 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_37  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_37_glue_set_6079 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_37_941 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_35  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_35_glue_set_6080 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_35_939 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_39  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_39_glue_set_6081 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 )
  );
  FDS   \U0/xgmac_inst/txgen/txframer/d_out_int_24  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_24_glue_rst_6082 ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_24_928 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_38  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_38_glue_set_6083 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_38_942 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_27  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_27_glue_set_6084 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_27_931 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_28  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_28_glue_set_6085 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_28_932 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_29  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_29_glue_set_6086 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_29_933 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_31  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_31_glue_set_6087 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_31_935 )
  );
  FDS   \U0/xgmac_inst/txgen/txframer/d_out_int_16  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_16_glue_rst_6088 ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_16_920 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_30  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_30_glue_set_6089 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_30_934 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_20  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_20_glue_set_6090 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_20_924 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_21  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_21_glue_set_6091 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_21_925 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_19  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_19_glue_set_6092 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_19_923 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_22  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_22_glue_set_6093 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_22_926 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_23  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_23_glue_set_6094 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_23_927 )
  );
  FDS   \U0/xgmac_inst/txgen/txframer/d_out_int_8  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_8_glue_rst_6096 ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_8_912 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_12  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_12_glue_set_6097 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_12_916 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_12_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[4]_MUX_492_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/_n1199 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_12_glue_set_6097 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_13  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_13_glue_set_6098 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_13_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[5]_MUX_491_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/_n1199 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_13_glue_set_6098 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_11  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_11_glue_set_6099 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_11_915 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_11_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[3]_MUX_493_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/_n1199 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_11_glue_set_6099 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_15  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_15_glue_set_6100 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_15_919 )
  );
  FDS   \U0/xgmac_inst/txgen/txframer/d_out_int_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_0_glue_rst_6101 ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_0_904 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_14  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_14_glue_set_6102 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_14_918 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_14_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[6]_MUX_490_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/_n1199 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_14_glue_set_6102 )
  );
  FDS   \U0/xgmac_inst/txgen/txframer/d_out_int_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_2_glue_rst_6103 ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_2_906 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_4_glue_set_6104 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_4_908 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_4_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/GND_18_o_PWR_20_o_MUX_396_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_4_glue_set_6104 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_5_glue_set_6105 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_5_909 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_5_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/GND_18_o_PWR_20_o_MUX_395_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_5_glue_set_6105 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_3_glue_set_6106 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_3_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/GND_18_o_PWR_20_o_MUX_397_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_3_glue_set_6106 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_7_glue_set_6107 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_7_911 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_7_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/GND_18_o_PWR_20_o_MUX_393_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_7_glue_set_6107 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/d_out_int_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_6_glue_set_6108 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_6_910 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_6_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/GND_18_o_PWR_20_o_MUX_394_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_6_glue_set_6108 )
  );
  FDS   \U0/xgmac_inst/txgen/txframer/d_out_int_40  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_40_glue_rst_6109 ),
    .S(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_40_944 )
  );
  FDR   \U0/xgmac_inst/txgen/txframer/error_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/error_reg_glue_set_6110 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/txframer/error_reg_1762 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int_glue_set_6111 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int_890 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_glue_set_6112 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_7_glue_set_6113 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [7])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_5_glue_set_6114 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [5])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_4_glue_set_6115 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [4])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_3_glue_set_6116 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [3])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_2_glue_set_6117 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [2])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/status_valid  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/status_valid_glue_set_6118 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/status_valid )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_reg_glue_set_6119 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_reg_3166 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_7  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_7_glue_set_6120 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [7])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_6_glue_set_6121 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [6])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_5  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_5_glue_set_6122 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [5])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_4  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_4_glue_set_6123 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [4])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_3_glue_set_6124 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [3])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_2_glue_set_6125 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [2])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_1_glue_set_6126 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [1])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_0_glue_set_6127 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int [0])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_glue_set_6128 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_2890 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_3_glue_set ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg [3])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_2  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_2_glue_set_6130 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg [2])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_1_glue_set_6131 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg [1])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_0_glue_set_6132 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg [0])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_req_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_req_reg_glue_set_6133 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_req_reg_3146 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_past  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_past_glue_set_6134 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_past_3147 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_glue_set_6135 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_glue_set_6136 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_3149 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_reg_glue_set_6137 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_reg_3150 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/underrun_store  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/underrun_store_glue_set_6138 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/underrun_store )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_reg_glue_set_6139 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_reg_3151 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/flip_int  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/flip_int_glue_set_6140 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/flip_int_3153 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_stats_update  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_stats_update_glue_set_6141 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_stats_update_3154 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1_glue_set_6142 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1_3152 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/deferring_q  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/deferring_q_glue_set_6143 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/deferring_q_3273 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_during_pad  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_glue_set_6144 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_3265 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_glue_set_6145 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_3266 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_glue_set_6146 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_3267 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_1_glue_set_6147 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value [1])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_0  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_0_glue_set_6148 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value [0])
  );
  FDR   \U0/xgmac_inst/rxgen/synchronise/mux_control  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/synchronise/mux_control_glue_set_6149 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/terminate_control_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/terminate_control_2_glue_set_6150 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/terminate_control [2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/rxgen/decode/terminate_control_2_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/decode/GND_36_o_GND_36_o_mux_66_OUT [2]),
    .I1(\U0/xgmac_inst/rxgen/decode/_n0677 ),
    .O(\U0/xgmac_inst/rxgen/decode/terminate_control_2_glue_set_6150 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/terminate_control_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/terminate_control_1_glue_set_6151 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/terminate_control [1])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/rxgen/decode/terminate_control_1_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/decode/GND_36_o_GND_36_o_mux_66_OUT [1]),
    .I1(\U0/xgmac_inst/rxgen/decode/_n0677 ),
    .O(\U0/xgmac_inst/rxgen/decode/terminate_control_1_glue_set_6151 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/terminate_control_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/terminate_control_0_glue_set_6152 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/terminate_control [0])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_valid_7  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/data_valid_7_glue_set_6153 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_valid [7])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_valid_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/data_valid_6_glue_set_6154 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_valid [6])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_valid_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/data_valid_5_glue_set_6155 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_valid [5])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_valid_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/data_valid_4_glue_set_6156 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_valid [4])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_valid_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/data_valid_3_glue_set_6157 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_valid [3])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_valid_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/data_valid_2_glue_set_6158 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_valid [2])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_valid_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/data_valid_1_glue_set_6159 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_valid [1])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/data_valid_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/data_valid_0_glue_set_6160 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/data_valid [0])
  );
  FDR   \U0/xgmac_inst/rxgen/decode/exceed_18bytes  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/exceed_18bytes_glue_set_6161 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/exceed_18bytes_3825 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/exceed_length_type  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/exceed_length_type_glue_set_6162 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/exceed_length_type_3826 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/exceed_min_length  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/exceed_min_length_glue_set_6163 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/exceed_min_length_3827 )
  );
  FDR   \U0/xgmac_inst/rxgen/decode/stop_wrap_around  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_glue_set_6164 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_4619 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/start_errors_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/start_errors_6_glue_set_6165 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/start_errors [6])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/rxgen/error_detection/start_errors_6_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_frame_start_mux_43_OUT [5]),
    .I1(\U0/xgmac_inst/rxgen/error_detection/_n0285_5003 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/start_errors_6_glue_set_6165 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/start_errors_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/start_errors_5_glue_set_6166 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/start_errors [5])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/rxgen/error_detection/start_errors_5_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_frame_start_mux_43_OUT [4]),
    .I1(\U0/xgmac_inst/rxgen/error_detection/_n0285_5003 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/start_errors_5_glue_set_6166 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/start_errors_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/start_errors_4_glue_set_6167 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/start_errors [4])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/rxgen/error_detection/start_errors_4_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_frame_start_mux_43_OUT [3]),
    .I1(\U0/xgmac_inst/rxgen/error_detection/_n0285_5003 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/start_errors_4_glue_set_6167 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/start_errors_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/start_errors_3_glue_set_6168 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/start_errors [3])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/rxgen/error_detection/start_errors_3_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_frame_start_mux_43_OUT [2]),
    .I1(\U0/xgmac_inst/rxgen/error_detection/_n0285_5003 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/start_errors_3_glue_set_6168 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/start_errors_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/start_errors_2_glue_set_6169 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/start_errors [2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/rxgen/error_detection/start_errors_2_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_frame_start_mux_43_OUT [1]),
    .I1(\U0/xgmac_inst/rxgen/error_detection/_n0285_5003 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/start_errors_2_glue_set_6169 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/start_errors_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/start_errors_1_glue_set_6170 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/start_errors [1])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/rxgen/error_detection/start_errors_1_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_frame_start_mux_43_OUT [0]),
    .I1(\U0/xgmac_inst/rxgen/error_detection/_n0285_5003 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/start_errors_1_glue_set_6170 )
  );
  FDR   \U0/xgmac_inst/rxgen/address_decoding/multicast_match  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/address_decoding/multicast_match_glue_set_6171 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/address_decoding/multicast_match_3787 )
  );
  FDR   \U0/xgmac_inst/rxgen/address_decoding/broadcast_match  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/address_decoding/broadcast_match_glue_set_6172 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/address_decoding/broadcast_match_3788 )
  );
  FDR   \U0/xgmac_inst/rsgen/detect_link_fail/sm_active  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/sm_active_glue_set_6173 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/sm_active_5193 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter511  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [13]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter51_6174 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter411  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [12]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter41_6175 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter311  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [11]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter31_6176 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter211  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [10]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter21_6177 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter1511  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [9]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter151_6178 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter1411  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [8]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter141_6179 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter1311  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [7]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter131_6180 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter1211  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [6]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter121_6181 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter1111  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [5]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter111_6182 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<3>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [3]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_cy<3>_rt_6185 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<13>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [13]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<13>_rt_6186 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<12>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [12]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<12>_rt_6187 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<11>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [11]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<11>_rt_6188 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<10>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [10]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<10>_rt_6189 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<9>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [9]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<9>_rt_6190 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<8>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [8]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<8>_rt_6191 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<7>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [7]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<7>_rt_6192 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<6>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [6]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<6>_rt_6193 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<5>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [5]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<5>_rt_6194 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<4>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [4]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_cy<4>_rt_6195 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<13>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [13]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<13>_rt_6196 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<12>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [12]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<12>_rt_6197 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<11>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [11]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<11>_rt_6198 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<10>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [10]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<10>_rt_6199 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<9>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [9]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<9>_rt_6200 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<8>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [8]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<8>_rt_6201 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<7>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [7]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<7>_rt_6202 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<6>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [6]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<6>_rt_6203 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<5>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [5]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<5>_rt_6204 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<4>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [4]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<4>_rt_6205 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<3>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [3]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_cy<3>_rt_6206 )
  );
  LUT6 #(
    .INIT ( 64'hAAA888A822200020 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count511  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count16 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/osize_en_max_pkt_comb_AND_260_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_10_3114 ),
    .I3(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<13> ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [13]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count51_6207 )
  );
  LUT6 #(
    .INIT ( 64'hAAA888A822200020 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count411  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count16 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/osize_en_max_pkt_comb_AND_260_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_9_3113 ),
    .I3(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<12> ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [12]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count41_6208 )
  );
  LUT6 #(
    .INIT ( 64'hAAA888A822200020 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count311  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count16 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/osize_en_max_pkt_comb_AND_260_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_8_3112 ),
    .I3(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<11> ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [11]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count31_6209 )
  );
  LUT6 #(
    .INIT ( 64'hAAA888A822200020 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count1511  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count16 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/osize_en_max_pkt_comb_AND_260_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_6_3110 ),
    .I3(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<9> ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [9]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count151_6211 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count1231  (
    .I0(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count121 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count123_6214 )
  );
  LUT6 #(
    .INIT ( 64'hAAA888A822200020 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count1011  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count16 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/osize_en_max_pkt_comb_AND_260_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_1_3105 ),
    .I3(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<4> ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [4]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count101_6216 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<11>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [11]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<11>_rt_6217 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<10>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [10]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<10>_rt_6218 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<9>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [9]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<9>_rt_6219 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<8>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [8]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<8>_rt_6220 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<7>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [7]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<7>_rt_6221 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<6>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [6]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<6>_rt_6222 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<5>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [5]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<5>_rt_6223 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<4>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [4]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<4>_rt_6224 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<3>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [3]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<3>_rt_6225 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<2>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [2]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<2>_rt_6226 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<1>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [1]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<1>_rt_6227 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<13>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_10_3114 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<13>_rt_6228 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<12>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_9_3113 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<12>_rt_6229 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<11>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_8_3112 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<11>_rt_6230 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<10>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_7_3111 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<10>_rt_6231 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<9>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_6_3110 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<9>_rt_6232 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<8>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_5_3109 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<8>_rt_6233 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<7>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_4_3108 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<7>_rt_6234 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<6>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_3_3107 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<6>_rt_6235 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<5>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_2_3106 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<5>_rt_6236 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<4>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_1_3105 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<4>_rt_6237 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<3>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_0_3104 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_cy<3>_rt_6238 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<10>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [10]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<10>_rt_6239 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<9>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [9]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<9>_rt_6240 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<8>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [8]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<8>_rt_6241 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<7>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [7]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<7>_rt_6242 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<6>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [6]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<6>_rt_6243 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<5>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [5]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<5>_rt_6244 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<4>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [4]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_cy<4>_rt_6245 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<11>_rt  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter [11]),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<11>_rt_6246 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<10>_rt  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter [10]),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<10>_rt_6247 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<9>_rt  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter [9]),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<9>_rt_6248 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<8>_rt  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter [8]),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<8>_rt_6249 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<7>_rt  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter [7]),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<7>_rt_6250 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<6>_rt  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter [6]),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<6>_rt_6251 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<5>_rt  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter [5]),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<5>_rt_6252 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<4>_rt  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter [4]),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<4>_rt_6253 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<3>_rt  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter [3]),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<3>_rt_6254 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<2>_rt  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter_2_3851 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<2>_rt_6255 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<1>_rt  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter_1_3850 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_cy<1>_rt_6256 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<0>_rt  (
    .I0(\U0/xgmac_inst/rxgen/decode/dest_add [1]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/PWR_42_o_dest_add[47]_equal_2_o<47>_wg_cy<0>_rt_6257 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter611  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [14]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter61_6258 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<14>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [14]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_xor<14>_rt_6259 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_xor<14>_rt  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [14]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_xor<14>_rt_6260 )
  );
  LUT6 #(
    .INIT ( 64'hAAA888A822200020 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count611  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count16 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/osize_en_max_pkt_comb_AND_260_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_11_3115 ),
    .I3(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<14> ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [14]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count61_6261 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<12>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [12]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<12>_rt_6262 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_xor<14>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_11_3115 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_xor<14>_rt_6263 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_xor<11>_rt  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [10]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_xor<11>_rt_6264 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/xgmac_inst/rxgen/decode/Mcount_counter_xor<12>_rt  (
    .I0(\U0/xgmac_inst/rxgen/decode/counter [12]),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_xor<12>_rt_6265 )
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/remember_prev_block_underrun  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/remember_prev_block_underrun_rstpot_6266 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/remember_prev_block_underrun_1494 )
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/feed_d1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/feed_d1_rstpot_6267 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/feed_d1_1493 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_rstpot  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_word_GND_16_o_OR_14_o ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_1495 ),
    .I2(\U0/xgmac_inst/txgen/config_sync_i/tx_cust_preamble_865 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_rstpot_6268 )
  );
  FDR   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_rstpot_6268 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_1495 )
  );
  FDR   \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_rstpot_6269 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_6  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_6_rstpot_6270 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg [6])
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment_rstpot_6271 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment_2888 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip_save_rstpot  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip_save_3269 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip_save_rstpot_6272 )
  );
  FDR   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip_save  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip_save_rstpot_6272 ),
    .R(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip_save_3269 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/control_len_error  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/control_len_error_rstpot_6273 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/control_len_error_5004 )
  );
  FDR   \U0/xgmac_inst/rxgen/error_detection/exceed_vlan_frame  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/exceed_vlan_frame_rstpot_6274 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/exceed_vlan_frame_5005 )
  );
  FDR   \U0/xgmac_inst/rxgen/rx/pause_opcode_int  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rx/pause_opcode_int_rstpot_6275 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/pause_opcode_int_5146 )
  );
  FDR   \U0/xgmac_inst/rxgen/rx/pause_req_int  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rx/pause_req_int_rstpot_6276 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/pause_req_int_5148 )
  );
  FDR   \U0/xgmac_inst/rxgen/rx/bad_opcode_int  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/rx/bad_opcode_int_rstpot_6277 ),
    .R(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .Q(\U0/xgmac_inst/rxgen/rx/bad_opcode_int_5147 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_rstpot_6278 ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 )
  );
  FD   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_rstpot ),
    .Q(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 )
  );
  FD   \U0/xgmac_inst/txgen/txframer/crc_insert_out  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/crc_insert_out_rstpot_6280 ),
    .Q(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_rstpot_6281 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 )
  );
  FD   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_len_reached  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_len_reached_rstpot_6282 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_len_reached_3159 )
  );
  FD   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_vector_c  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_vector_c_rstpot_6283 ),
    .Q(\NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_vector_c )
  );
  FD   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_rstpot_6284 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_3274 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd2_rstpot_6285 ),
    .Q(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd2_4406 )
  );
  FD   \U0/xgmac_inst/rxgen/decode/full_bytes_ctrl_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/full_bytes_ctrl_2_rstpot_6286 ),
    .Q(\U0/xgmac_inst/rxgen/decode/full_bytes_ctrl [2])
  );
  FD   \U0/xgmac_inst/rxgen/decode/full_bytes_valid_6  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/full_bytes_valid_6_rstpot_6287 ),
    .Q(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [6])
  );
  FD   \U0/xgmac_inst/rxgen/decode/full_bytes_valid_5  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/full_bytes_valid_5_rstpot_6288 ),
    .Q(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [5])
  );
  FD   \U0/xgmac_inst/rxgen/decode/full_bytes_valid_4  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/full_bytes_valid_4_rstpot_6289 ),
    .Q(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [4])
  );
  FD   \U0/xgmac_inst/rxgen/decode/full_bytes_valid_3  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/full_bytes_valid_3_rstpot_6290 ),
    .Q(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [3])
  );
  FD   \U0/xgmac_inst/rxgen/decode/full_bytes_valid_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/full_bytes_valid_2_rstpot_6291 ),
    .Q(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [2])
  );
  FD   \U0/xgmac_inst/rxgen/decode/full_bytes_valid_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/full_bytes_valid_1_rstpot_6292 ),
    .Q(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [1])
  );
  FD   \U0/xgmac_inst/rxgen/decode/full_bytes_valid_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/full_bytes_valid_0_rstpot_6293 ),
    .Q(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [0])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_bytes_valid_2  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid_2_rstpot_6294 ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [2])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_bytes_valid_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid_1_rstpot_6295 ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [1])
  );
  FD   \U0/xgmac_inst/rxgen/decode/crc_bytes_valid_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid_0_rstpot_6296 ),
    .Q(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [0])
  );
  FD   \U0/xgmac_inst/rxgen/decode/length_match  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/length_match_rstpot_6297 ),
    .Q(\U0/xgmac_inst/rxgen/decode/length_match_4677 )
  );
  FD   \U0/xgmac_inst/rxgen/decode/less_than_2bytes  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/less_than_2bytes_rstpot_6298 ),
    .Q(\U0/xgmac_inst/rxgen/decode/less_than_2bytes_4700 )
  );
  FD   \U0/xgmac_inst/rxgen/error_detection/crc_invalid_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/crc_invalid_1_rstpot_6299 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/crc_invalid [1])
  );
  FD   \U0/xgmac_inst/rxgen/error_detection/crc_invalid_early_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/crc_invalid_early_0_rstpot_6300 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/crc_invalid_early_0_5024 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/rxgen/error_detection/bad_crc_rstpot  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/crc_delay_srl16 [4]),
    .I1(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_crc_invalid[7]_equal_60_o_0 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/bad_crc_rstpot_6301 )
  );
  FD   \U0/xgmac_inst/rxgen/error_detection/bad_crc  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/bad_crc_rstpot_6301 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/bad_crc_5015 )
  );
  FD   \U0/xgmac_inst/rxgen/error_detection/bad_frame  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/bad_frame_rstpot_6302 ),
    .Q(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame )
  );
  FD   \U0/xgmac_inst/rxgen/error_detection/good_frame  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/good_frame_rstpot_6303 ),
    .Q(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame )
  );
  FD   \U0/xgmac_inst/rxgen/error_detection/fcs_error  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/error_detection/fcs_error_rstpot_6304 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/fcs_error_5033 )
  );
  FD   \U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_inc_1  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_inc_1_rstpot_6305 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_inc [1])
  );
  FD   \U0/xgmac_inst/rsgen/detect_link_fail/seq_lower  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_rstpot_6306 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_5221 )
  );
  FD   \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_rstpot_6307 ),
    .Q(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_5226 )
  );
  FD   \U0/xgmac_inst/txgen/txframer/d_out_int_56  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_56_rstpot_6308 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_56_960 )
  );
  FD   \U0/xgmac_inst/txgen/txframer/d_out_int_49  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_49_rstpot_6309 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_49_953 )
  );
  FD   \U0/xgmac_inst/txgen/txframer/d_out_int_50  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_50_rstpot_6310 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_50_954 )
  );
  FD   \U0/xgmac_inst/txgen/txframer/d_out_int_41  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_41_rstpot_6311 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_41_945 )
  );
  FD   \U0/xgmac_inst/txgen/txframer/d_out_int_42  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_42_rstpot_6312 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_42_946 )
  );
  FD   \U0/xgmac_inst/txgen/txframer/d_out_int_33  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_33_rstpot_6313 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_33_937 )
  );
  FD   \U0/xgmac_inst/txgen/txframer/d_out_int_34  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_34_rstpot_6314 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_34_938 )
  );
  FD   \U0/xgmac_inst/txgen/txframer/d_out_int_26  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_26_rstpot_6315 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_26_930 )
  );
  FD   \U0/xgmac_inst/txgen/txframer/d_out_int_25  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_25_rstpot_6316 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_25_929 )
  );
  FD   \U0/xgmac_inst/txgen/txframer/d_out_int_17  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_17_rstpot_6317 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_17_921 )
  );
  FD   \U0/xgmac_inst/txgen/txframer/d_out_int_18  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_18_rstpot_6318 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_18_922 )
  );
  FD   \U0/xgmac_inst/txgen/txframer/d_out_int_9  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_9_rstpot_6319 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_9_913 )
  );
  FD   \U0/xgmac_inst/txgen/txframer/d_out_int_10  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_10_rstpot_6320 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_10_914 )
  );
  FD   \U0/xgmac_inst/txgen/txframer/d_out_int_1  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/txframer/d_out_int_1_rstpot_6321 ),
    .Q(\U0/xgmac_inst/txgen/txframer/d_out_int_1_905 )
  );
  FD   \U0/xgmac_inst/txgen/tx_pause_control_i/count_set_int  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_pause_control_i/count_set_int_rstpot1_6322 ),
    .Q(\U0/xgmac_inst/txgen/tx_pause_control_i/count_set_int_889 )
  );
  FD   \U0/xgmac_inst/txgen/decode_frame/multicast  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/decode_frame/multicast_rstpot1_6323 ),
    .Q(\NlwRenamedSig_OI_U0/xgmac_inst/txgen/decode_frame/multicast )
  );
  FD   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/error_reg  (
    .C(tx_clk0),
    .D(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/error_reg_rstpot1_6324 ),
    .Q(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/error_reg_3141 )
  );
  FD   \U0/xgmac_inst/rxgen/decode/padding  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/padding_rstpot1_6325 ),
    .Q(\U0/xgmac_inst/rxgen/decode/padding_3829 )
  );
  FD   \U0/xgmac_inst/rxgen/decode/dest_add_0  (
    .C(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/dest_add_0_rstpot1_6326 ),
    .Q(\U0/xgmac_inst/rxgen/decode/dest_add [0])
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/start_given_d1_glue_set  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/start_given_d1_1428 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_ack_tx_axis_in_ack_d1_OR_47_o ),
    .I2(\U0/xgmac_inst/txgen/tx_start ),
    .I3(\U0/xgmac_inst/txgen/data_ack_int ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/start_given_d1_glue_set_6058 )
  );
  LUT4 #(
    .INIT ( 16'h5515 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof23  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_3274 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof22 )
  );
  LUT5 #(
    .INIT ( 32'h5F5F5F5E ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/GND_28_o_INV_1008_o2  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In8_5760 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In3_5755 ),
    .I4(N550),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/GND_28_o_INV_1008_o )
  );
  LUT6 #(
    .INIT ( 64'h00022222FFFFFFFF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0789_inv2_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_deferring11_3205 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip_save_3269 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_underrun_3276 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o2 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o1_3198 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4_3155 ),
    .O(N552)
  );
  LUT6 #(
    .INIT ( 64'h8888888800088888 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_deferring12  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_deferring11_3205 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/deferring_q_3273 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_underrun_3276 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o2 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip ),
    .I5(N554),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/deferring )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55555455 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_ack_out1_SW4  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In1_5754 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I3(\U0/xgmac_inst/txgen/config_sync_i/tx_en_870 ),
    .I4(N330),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .O(N560)
  );
  LUT6 #(
    .INIT ( 64'h5555014501450145 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In2  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/deferring ),
    .I2(N559),
    .I3(N560),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/GND_28_o_INV_1008_o22 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In2_3242 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In3_5755 )
  );
  LUT5 #(
    .INIT ( 32'h44444445 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In49  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/deferring ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_underrun ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int_890 ),
    .I4(\U0/xgmac_inst/txgen/tx_pause_control_i/count_set_int_889 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In49_5715 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF5555D555 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o3  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_deferring11_3205 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o1_3198 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_eof_column11 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I4(\U0/xgmac_inst/txgen/tx_underrun ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_underrun_3276 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_34_rstpot  (
    .I0(\U0/xgmac_inst/txgen/txframer/_n12801 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/txgen/txframer/PWR_20_o_preamble_reg[26]_MUX_758_o ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_34_rstpot_6314 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_18_rstpot  (
    .I0(\U0/xgmac_inst/txgen/txframer/_n12221 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/txgen/txframer/PWR_20_o_preamble_reg[10]_MUX_582_o ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_18_rstpot_6318 )
  );
  LUT6 #(
    .INIT ( 64'hBBBBAAA8FFBBFFA8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[10]_MUX_582_o21_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[2]_OR_96_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/d_in_d2 [18]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I5(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .O(N562)
  );
  LUT5 #(
    .INIT ( 32'hFFFE5554 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[10]_MUX_582_o23  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o121 ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[10]_MUX_582_o21 ),
    .I3(N562),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [10]),
    .O(\U0/xgmac_inst/txgen/txframer/PWR_20_o_preamble_reg[10]_MUX_582_o )
  );
  LUT5 #(
    .INIT ( 32'hDDCD1101 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[34]_MUX_846_o121  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_data_d1 [5]),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o11 ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[34]_MUX_846_o12 )
  );
  LUT5 #(
    .INIT ( 32'hDDCD1101 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[26]_MUX_758_o121  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_data_d1 [4]),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o11 ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[26]_MUX_758_o12 )
  );
  LUT6 #(
    .INIT ( 64'hAFFFAFAFA8FDA8A8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o12  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[3]_OR_97_o ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(N122),
    .I5(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o12_1679 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[2]_OR_96_o1  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [2]),
    .O(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[2]_OR_96_o )
  );
  LUT6 #(
    .INIT ( 64'hA2A2A2A2A2A2FFA2 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[34]_MUX_846_o21_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_in_d2 [42]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [5]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[4]_OR_98_o ),
    .O(N564)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02FF0202 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[34]_MUX_846_o21_SW1  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [5]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[4]_OR_98_o ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/txframer/d_in_d2 [42]),
    .I5(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .O(N565)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEBA55555410 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[34]_MUX_846_o22  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[5]_OR_99_o ),
    .I2(N564),
    .I3(N565),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[34]_MUX_846_o12 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [34]),
    .O(\U0/xgmac_inst/txgen/txframer/PWR_20_o_preamble_reg[34]_MUX_846_o )
  );
  LUT5 #(
    .INIT ( 32'h1010FF10 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[26]_MUX_758_o21_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [4]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[3]_OR_97_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_in_d2 [34]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .O(N567)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEBA55555410 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[26]_MUX_758_o22  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I2(N567),
    .I3(N568),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[26]_MUX_758_o12 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [26]),
    .O(\U0/xgmac_inst/txgen/txframer/PWR_20_o_preamble_reg[26]_MUX_758_o )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_crc_and_custom_preamble[1]_mtu_size[14]_Mux_11_o1_SW1  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .I3(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .O(N570)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o<14>_SW1  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [6]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [7]),
    .O(N572)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter911  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [3]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [5]),
    .I2(N12),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [4]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o131 ),
    .I5(N572),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter91_6184 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter1011  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [4]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [5]),
    .I2(N12),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [4]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o131 ),
    .I5(N572),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_last_if_byte_counter101_6183 )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDDAA8AA888 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_6_rstpot  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_valid1_3014 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_stats_update_3154 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<6> ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[6] ),
    .I5(\NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg [6]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_reg_6_rstpot_6270 )
  );
  LUT6 #(
    .INIT ( 64'h0100000001000101 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof32  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [5]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [6]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [1]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [2]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [3]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof31_5765 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_max_pkt_len_past13_SW0  (
    .I0(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .I1(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .O(N583)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAF0FFFFFA808 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_comb1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_len_reached_3159 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_max_pkt_len_past11_5701 ),
    .I2(N583),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_reg_3188 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_reg_3151 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_max_pkt_len_past1 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_comb )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEE40444444 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In8_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In5_5757 ),
    .I1(N585),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In6_5758 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [8]),
    .I5(N586),
    .O(N550)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi7  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<14> ),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [14]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi7_1119 )
  );
  LUT4 #(
    .INIT ( 16'hD4F5 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi6  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [13]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<12> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<13> ),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [12]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi6_1122 )
  );
  LUT4 #(
    .INIT ( 16'hD4F5 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi5  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [11]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<10> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<11> ),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [10]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi5_1125 )
  );
  LUT4 #(
    .INIT ( 16'hD4F5 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi4  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [9]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<8> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<9> ),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [8]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi4_1128 )
  );
  LUT4 #(
    .INIT ( 16'hD4F5 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi3  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [7]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<6> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<7> ),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [6]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi3_1131 )
  );
  LUT4 #(
    .INIT ( 16'hD4F5 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi2  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [5]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<4> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<5> ),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [4]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi2_1134 )
  );
  LUT4 #(
    .INIT ( 16'hD4F5 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi1  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [3]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<2> ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_if_byte_counter[14]_GND_16_o_add_7_OUT<3> ),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [2]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi1_1137 )
  );
  LUT4 #(
    .INIT ( 16'hD4F5 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi  (
    .I0(\U0/xgmac_inst/txgen/mtu_size_frame [1]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [0]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [1]),
    .I3(\U0/xgmac_inst/txgen/mtu_size_frame [0]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_lutdi_1140 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_rstpot_cy  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<7>_1117 ),
    .DI(N1),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_rstpot_lut_6344 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<7>_l1 )
  );
  MUXCY   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_rstpot_cy1  (
    .CI(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_9_o_cy<7>_l1 ),
    .DI(N0),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_rstpot_lut1_6346 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_rstpot )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEDC7654 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_rstpot_lut1  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_1495 ),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_last_if_byte_counter[14]_LessThan_6_o_cy<7>_1154 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<7>_1255 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_11_o_cy<7>_1178 ),
    .I5(N570),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_rstpot_lut1_6346 )
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_GND_16_o_Mux_15_o11_SW0  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .O(N590)
  );
  LUT6 #(
    .INIT ( 64'h5755555502000000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/remember_prev_block_underrun_rstpot  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0362_inv ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I2(N590),
    .I3(\U0/xgmac_inst/txgen/data_ack_int ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/block_other_underruns_1519 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/remember_prev_block_underrun_1494 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/remember_prev_block_underrun_rstpot_6266 )
  );
  LUT5 #(
    .INIT ( 32'h7FFF7FEE ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut<1>_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [3]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [2]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [5]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [6]),
    .O(N576)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof22_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [3]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_3265 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [2]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [5]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4]),
    .O(N592)
  );
  LUT6 #(
    .INIT ( 64'h9599A5AAAAAAAAAA ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut<1>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [1]),
    .I1(N576),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones35 ),
    .I3(N592),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof22 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof2 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut [1])
  );
  LUT5 #(
    .INIT ( 32'h01010100 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In1311  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/deferring ),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int_890 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/count_set_int_889 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_reg_3150 ),
    .I4(\U0/xgmac_inst/txgen/tx_start ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In131 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_1_rstpot  (
    .I0(\U0/xgmac_inst/txgen/txframer/_n1164_1737 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/txgen/txframer/PWR_20_o_PWR_20_o_MUX_407_o ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_1_rstpot_6321 )
  );
  LUT6 #(
    .INIT ( 64'hAEAAAEAE04000404 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count_fin141  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_reg[7]_in_frame_reg_AND_257_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_pad_reg[7]_crc_mode_AND_256_o ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_max_pkt_comb_AND_259_o ),
    .I4(N350),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<8> ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[8] )
  );
  LUT6 #(
    .INIT ( 64'hAEAAAEAE04000404 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count_fin131  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_reg[7]_in_frame_reg_AND_257_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_pad_reg[7]_crc_mode_AND_256_o ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_max_pkt_comb_AND_259_o ),
    .I4(N348),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<7> ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[7] )
  );
  LUT6 #(
    .INIT ( 64'hAAA8AAA8AAAFAAA8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/flip_int_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/flip_int_3153 ),
    .I1(N552),
    .I2(N588),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/start_align_toggle ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4_3155 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/flip_int_glue_set_6140 )
  );
  LUT6 #(
    .INIT ( 64'hCCCC6CCC99993999 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut<2>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones35 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [2]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof3 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones34 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_3274 ),
    .I5(N580),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut [2])
  );
  LUT6 #(
    .INIT ( 64'h4444040077773733 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/deferring_q_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_underrun_3276 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_in_frame_3278 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In2 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In1_3241 ),
    .I5(N594),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/deferring_q_glue_set_6143 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0001 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o12  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [10]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [9]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [8]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/GND_16_o_GND_16_o_sub_84_OUT [7]),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_equal_83_o ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o11_5357 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_deferring11_SW0_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment_2888 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof_3268 ),
    .O(N596)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFBFFFFFFFFFF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_deferring11  (
    .I0(\U0/xgmac_inst/txgen/tx_underrun ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I2(N596),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_deferring11_3205 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_3274 ),
    .O(N598)
  );
  LUT6 #(
    .INIT ( 64'h1000000000001000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut<0>_SW1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_3265 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [1]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [5]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [6]),
    .O(N599)
  );
  LUT6 #(
    .INIT ( 64'h59996AAA6AAA6AAA ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut<0>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [0]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones35 ),
    .I2(N598),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof11 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof111 ),
    .I5(N599),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h4444444400040404 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In25  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 ),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/frame_waiting ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_req_reg_3146 ),
    .I4(\U0/xgmac_inst/txgen/config_sync_i/fc_en_tx_866 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/deferring ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In26_5730 )
  );
  LUT6 #(
    .INIT ( 64'hA888AA8808880A88 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count231  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count2 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count21_5735 ),
    .I2(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_comb ),
    .I4(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [10]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count23_6210 )
  );
  LUT6 #(
    .INIT ( 64'h00A200A2000000A2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count141  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/in_frame_reg_3182 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct[7] ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_pad_reg[7]_crc_mode_AND_256_o ),
    .I4(N350),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_max_pkt_comb_AND_259_o ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count14 )
  );
  LUT6 #(
    .INIT ( 64'h00A200A2000000A2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count131  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/in_frame_reg_3182 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct[7] ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_pad_reg[7]_crc_mode_AND_256_o ),
    .I4(N348),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_max_pkt_comb_AND_259_o ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count13 )
  );
  LUT6 #(
    .INIT ( 64'h00A200A2000000A2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count111  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/in_frame_reg_3182 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct[7] ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_pad_reg[7]_crc_mode_AND_256_o ),
    .I4(N346),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_max_pkt_comb_AND_259_o ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count11 )
  );
  LUT6 #(
    .INIT ( 64'hAEAEFFAEFFFFFFFF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_lut<3>  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_pad_reg[7]_crc_mode_AND_256_o ),
    .I1(N344),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_max_pkt_comb_AND_259_o ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct[7] ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/in_frame_reg_3182 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_frame_byte_count[14]_GND_27_o_add_282_OUT_lut<3>_2920 )
  );
  LUT4 #(
    .INIT ( 16'h0220 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o21  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I1(\U0/xgmac_inst/txgen/tx_underrun ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o2 )
  );
  LUT5 #(
    .INIT ( 32'h51515155 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof33_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_3265 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof31_5765 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones34 ),
    .O(N580)
  );
  LUT4 #(
    .INIT ( 16'hFBBB ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o3_SW0_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_underrun_3276 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_deferring11_3205 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .O(N601)
  );
  LUT6 #(
    .INIT ( 64'h2222022222222222 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In4  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .I1(N601),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o1_3198 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_eof_column11 ),
    .I4(\U0/xgmac_inst/txgen/tx_underrun ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2-In5_5751 )
  );
  MUXF7   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_ack_out1_SW3  (
    .I0(N603),
    .I1(N604),
    .S(N330),
    .O(N559)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40444145 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_ack_out1_SW3_F  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In1_5754 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_axi_eof_OR_358_o ),
    .I4(\U0/xgmac_inst/txgen/config_sync_i/tx_en_870 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .O(N603)
  );
  MUXF7   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/deliberate_runt_glue_rst  (
    .I0(N605),
    .I1(N606),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o12_5358 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/deliberate_runt_glue_rst_6057 )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/deliberate_runt_glue_rst_F  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [6]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [7]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0327 ),
    .I3(tx_axis_tlast),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o131 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_GND_16_o_last_if_byte_counter[14]_MUX_100_o13_5359 ),
    .O(N605)
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/deliberate_runt_glue_rst_G  (
    .I0(tx_axis_tlast),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0327 ),
    .O(N606)
  );
  MUXF7   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count122  (
    .I0(N607),
    .I1(N608),
    .S(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count121 )
  );
  LUT6 #(
    .INIT ( 64'hA888AA8808880A88 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count122_F  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_reg[7]_in_frame_reg_AND_257_o ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg<11:0>_3_3107 ),
    .I2(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_comb ),
    .I4(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [6]),
    .O(N607)
  );
  LUT6 #(
    .INIT ( 64'hA888AA8808880A88 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count122_G  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_reg[7]_in_frame_reg_AND_257_o ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count_reg[11]_GND_27_o_add_276_OUT<6> ),
    .I2(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_comb ),
    .I4(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [6]),
    .O(N608)
  );
  LUT5 #(
    .INIT ( 32'hDD0D8808 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_32_glue_rst  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [24]),
    .I2(\U0/xgmac_inst/txgen/txframer/_n1286 ),
    .I3(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[24]_MUX_760_o21_5425 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_32_glue_rst_6076 )
  );
  LUT5 #(
    .INIT ( 32'hDD0D8808 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_24_glue_rst  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [16]),
    .I2(\U0/xgmac_inst/txgen/txframer/_n1257 ),
    .I3(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[16]_MUX_672_o23_5411 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_24_glue_rst_6082 )
  );
  LUT5 #(
    .INIT ( 32'hDD0D8808 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_8_glue_rst  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [0]),
    .I2(\U0/xgmac_inst/txgen/txframer/_n1199 ),
    .I3(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[0]_MUX_496_o32_5438 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_8_glue_rst_6096 )
  );
  LUT5 #(
    .INIT ( 32'hDD0D8808 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_40_glue_rst  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [32]),
    .I2(\U0/xgmac_inst/txgen/txframer/_n1315 ),
    .I3(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[32]_MUX_848_o21_5446 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_40_glue_rst_6109 )
  );
  LUT6 #(
    .INIT ( 64'h5555454555554044 ))
  \U0/xgmac_inst/txgen/txframer/error_reg_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found_GND_18_o_OR_86_o_1716 ),
    .I1(\U0/xgmac_inst/txgen/is_error ),
    .I2(\U0/xgmac_inst/txgen/ifg_dic_frame_761 ),
    .I3(\U0/xgmac_inst/txgen/config_sync_i/tx_crc_mode_871 ),
    .I4(\U0/xgmac_inst/txgen/txframer/error_reg_1762 ),
    .I5(\U0/xgmac_inst/txgen/txframer/is_error_d1_1832 ),
    .O(\U0/xgmac_inst/txgen/txframer/error_reg_glue_set_6110 )
  );
  LUT4 #(
    .INIT ( 16'h3F2A ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_56_rstpot  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/txframer/_n11643 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/PWR_20_o_preamble_reg[48]_MUX_1000_o ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_56_rstpot_6308 )
  );
  LUT5 #(
    .INIT ( 32'h15110400 ))
  \U0/xgmac_inst/txgen/decode_frame/multicast_rstpot1  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/decode_frame/start_d4_2145 ),
    .I2(\U0/xgmac_inst/txgen/decode_frame/broad_int ),
    .I3(\U0/xgmac_inst/txgen/decode_frame/dst_addr [0]),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/txgen/decode_frame/multicast ),
    .O(\U0/xgmac_inst/txgen/decode_frame/multicast_rstpot1_6323 )
  );
  LUT6 #(
    .INIT ( 64'h5555555504000000 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count[15]_pause_status_int_AND_96_o ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0789_inv1 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/count_set_2070 ),
    .I4(\U0/xgmac_inst/txgen/tx_pause_control_i/count_set_int_889 ),
    .I5(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int_890 ),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int_glue_set_6111 )
  );
  LUT6 #(
    .INIT ( 64'h5100515140004040 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/count_set_int_rstpot1  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_good_frame_in_tx_reg2_AND_92_o1_2045 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/GND_17_o_INV_115_o ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_good_frame_in_tx_reg2_AND_92_o ),
    .I4(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int_890 ),
    .I5(\U0/xgmac_inst/txgen/tx_pause_control_i/count_set_int_889 ),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/count_set_int_rstpot1_6322 )
  );
  LUT4 #(
    .INIT ( 16'h5554 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/sm_active_glue_set  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[6]_seq_upper_AND_596_o_5173 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg_5217 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_5218 ),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/sm_active_5193 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/sm_active_glue_set_6173 )
  );
  LUT5 #(
    .INIT ( 32'h01010100 ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd2_rstpot  (
    .I0(\U0/xgmac_inst/rxgen/rx_bad_frame_int_3334 ),
    .I1(\U0/xgmac_inst/rxgen/rx_good_frame_int_3335 ),
    .I2(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .I3(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/n0003 ),
    .I4(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd2_4406 ),
    .O(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd2_rstpot_6285 )
  );
  LUT6 #(
    .INIT ( 64'h5555555504000000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_glue_set  (
    .I0(\U0/xgmac_inst/txgen/is_start ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count [1]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count [3]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count [2]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count [0]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_glue_set_6135 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_len_reached_rstpot  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_GND_27_o_max_count_enable_MUX_1347_o1 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/txgen/is_start ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [0]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [10]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_GND_27_o_max_count_enable_MUX_1347_o11_5745 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_len_reached_rstpot_6282 )
  );
  LUT4 #(
    .INIT ( 16'h5540 ))
  \U0/xgmac_inst/rxgen/decode/exceed_length_type_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .I1(\U0/xgmac_inst/rxgen/decode/_n06831 ),
    .I2(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .I3(\U0/xgmac_inst/rxgen/decode/exceed_length_type_3826 ),
    .O(\U0/xgmac_inst/rxgen/decode/exceed_length_type_glue_set_6162 )
  );
  LUT5 #(
    .INIT ( 32'h54101010 ))
  \U0/xgmac_inst/rxgen/decode/dest_add_0_rstpot1  (
    .I0(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .I1(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .I2(\U0/xgmac_inst/rxgen/decode/dest_add [0]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_out [0]),
    .I4(\U0/xgmac_inst/rxgen/decode/_n06831 ),
    .O(\U0/xgmac_inst/rxgen/decode/dest_add_0_rstpot1_6326 )
  );
  LUT5 #(
    .INIT ( 32'h55550004 ))
  \U0/xgmac_inst/rxgen/decode/exceed_18bytes_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .I1(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxc_out [0]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxc_out [1]),
    .I4(\U0/xgmac_inst/rxgen/decode/exceed_18bytes_3825 ),
    .O(\U0/xgmac_inst/rxgen/decode/exceed_18bytes_glue_set_6161 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \U0/xgmac_inst/rxgen/decode/exceed_min_length_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .I1(\U0/xgmac_inst/rxgen/decode/counter [3]),
    .I2(\U0/xgmac_inst/rxgen/decode/exceed_min_length_3827 ),
    .O(\U0/xgmac_inst/rxgen/decode/exceed_min_length_glue_set_6163 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \U0/xgmac_inst/rxgen/decode/stop_wrap_around_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/decode/start_flag_3832 ),
    .I1(\U0/xgmac_inst/rxgen/decode/counter [12]),
    .I2(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_4619 ),
    .O(\U0/xgmac_inst/rxgen/decode/stop_wrap_around_glue_set_6164 )
  );
  LUT5 #(
    .INIT ( 32'h4040FF40 ))
  \U0/xgmac_inst/rxgen/address_decoding/multicast_match_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/address_decoding/broad_add_match_5117 ),
    .I1(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I2(\U0/xgmac_inst/rxgen/decode/dest_add [0]),
    .I3(\U0/xgmac_inst/rxgen/address_decoding/multicast_match_3787 ),
    .I4(\U0/xgmac_inst/rxgen/decode/term_flag_reg_5118 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/multicast_match_glue_set_6171 )
  );
  LUT4 #(
    .INIT ( 16'hF444 ))
  \U0/xgmac_inst/rxgen/address_decoding/broadcast_match_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/decode/term_flag_reg_5118 ),
    .I1(\U0/xgmac_inst/rxgen/address_decoding/broadcast_match_3788 ),
    .I2(\U0/xgmac_inst/rxgen/address_decoding/broad_add_match_5117 ),
    .I3(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .O(\U0/xgmac_inst/rxgen/address_decoding/broadcast_match_glue_set_6172 )
  );
  LUT5 #(
    .INIT ( 32'h54101010 ))
  \U0/xgmac_inst/rxgen/decode/padding_rstpot1  (
    .I0(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .I1(\U0/xgmac_inst/rxgen/decode/start_flag_reg3_5120 ),
    .I2(\U0/xgmac_inst/rxgen/decode/padding_3829 ),
    .I3(\U0/xgmac_inst/rxgen/decode/detect_padding.stage2_4680 ),
    .I4(\U0/xgmac_inst/rxgen/decode/detect_padding.stage1_4681 ),
    .O(\U0/xgmac_inst/rxgen/decode/padding_rstpot1_6325 )
  );
  LUT6 #(
    .INIT ( 64'h4444400055555000 ))
  \U0/xgmac_inst/rxgen/decode/full_bytes_valid_6_rstpot  (
    .I0(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .I1(\U0/xgmac_inst/rxgen/decode/full_bytes_ctrl [6]),
    .I2(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [6]),
    .I4(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I5(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .O(\U0/xgmac_inst/rxgen/decode/full_bytes_valid_6_rstpot_6287 )
  );
  LUT6 #(
    .INIT ( 64'h4444400055555000 ))
  \U0/xgmac_inst/rxgen/decode/full_bytes_valid_5_rstpot  (
    .I0(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .I1(\U0/xgmac_inst/rxgen/decode/full_bytes_ctrl [5]),
    .I2(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [5]),
    .I4(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I5(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .O(\U0/xgmac_inst/rxgen/decode/full_bytes_valid_5_rstpot_6288 )
  );
  LUT6 #(
    .INIT ( 64'h4444400055555000 ))
  \U0/xgmac_inst/rxgen/decode/full_bytes_valid_4_rstpot  (
    .I0(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .I1(\U0/xgmac_inst/rxgen/decode/full_bytes_ctrl [4]),
    .I2(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [4]),
    .I4(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I5(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .O(\U0/xgmac_inst/rxgen/decode/full_bytes_valid_4_rstpot_6289 )
  );
  LUT6 #(
    .INIT ( 64'h4444400055555000 ))
  \U0/xgmac_inst/rxgen/decode/full_bytes_valid_3_rstpot  (
    .I0(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .I1(\U0/xgmac_inst/rxgen/decode/full_bytes_ctrl [3]),
    .I2(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [3]),
    .I4(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I5(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .O(\U0/xgmac_inst/rxgen/decode/full_bytes_valid_3_rstpot_6290 )
  );
  LUT6 #(
    .INIT ( 64'h4444400055555000 ))
  \U0/xgmac_inst/rxgen/decode/full_bytes_valid_2_rstpot  (
    .I0(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .I1(\U0/xgmac_inst/rxgen/decode/full_bytes_ctrl [2]),
    .I2(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [2]),
    .I4(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I5(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .O(\U0/xgmac_inst/rxgen/decode/full_bytes_valid_2_rstpot_6291 )
  );
  LUT6 #(
    .INIT ( 64'h4444400055555000 ))
  \U0/xgmac_inst/rxgen/decode/full_bytes_valid_1_rstpot  (
    .I0(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .I1(\U0/xgmac_inst/rxgen/decode/full_bytes_ctrl [1]),
    .I2(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [1]),
    .I4(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I5(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .O(\U0/xgmac_inst/rxgen/decode/full_bytes_valid_1_rstpot_6292 )
  );
  LUT6 #(
    .INIT ( 64'h4444400055555000 ))
  \U0/xgmac_inst/rxgen/decode/full_bytes_valid_0_rstpot  (
    .I0(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .I1(\U0/xgmac_inst/rxgen/decode/full_bytes_ctrl [0]),
    .I2(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [0]),
    .I4(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I5(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .O(\U0/xgmac_inst/rxgen/decode/full_bytes_valid_0_rstpot_6293 )
  );
  LUT6 #(
    .INIT ( 64'h4444400055555000 ))
  \U0/xgmac_inst/rxgen/decode/crc_bytes_valid_2_rstpot  (
    .I0(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_bytes_ctrl [2]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [2]),
    .I4(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I5(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .O(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid_2_rstpot_6294 )
  );
  LUT6 #(
    .INIT ( 64'h4444400055555000 ))
  \U0/xgmac_inst/rxgen/decode/crc_bytes_valid_1_rstpot  (
    .I0(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_bytes_ctrl [1]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [1]),
    .I4(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I5(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .O(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid_1_rstpot_6295 )
  );
  LUT6 #(
    .INIT ( 64'h4444400055555000 ))
  \U0/xgmac_inst/rxgen/decode/crc_bytes_valid_0_rstpot  (
    .I0(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_bytes_ctrl [0]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [7]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [0]),
    .I4(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I5(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .O(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid_0_rstpot_6296 )
  );
  LUT3 #(
    .INIT ( 8'hF1 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_2_glue_rst_SW0  (
    .I0(N110),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o12 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_pad_d1[0]_crc_data_comb[0]_OR_123_o ),
    .O(N613)
  );
  LUT6 #(
    .INIT ( 64'hAAAA80A2FFFFC0F3 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_2_glue_rst  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [2]),
    .I3(N613),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_PWR_20_o_MUX_393_o23 ),
    .I5(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_2_glue_rst_6103 )
  );
  LUT5 #(
    .INIT ( 32'hA280FFFF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_1_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1_3333 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_value [1]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value [1]),
    .I4(\U0/xgmac_inst/txgen/ifg_dic_frame_761 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_1_glue_set_6147 )
  );
  LUT6 #(
    .INIT ( 64'h5555555500400400 ))
  \U0/xgmac_inst/rxgen/rx/pause_req_int_rstpot  (
    .I0(\U0/xgmac_inst/rxgen/rx/bad_frame_in_good_frame_in_OR_668_o ),
    .I1(\U0/xgmac_inst/rxgen/rx/GND_40_o_data[63]_equal_11_o ),
    .I2(\U0/xgmac_inst/rxgen/config_sync_i/rx_cust_preamble_3999 ),
    .I3(\U0/xgmac_inst/rxgen/rx/data_count [0]),
    .I4(\U0/xgmac_inst/rxgen/rx/data_count [1]),
    .I5(\U0/xgmac_inst/rxgen/rx/pause_req_int_5148 ),
    .O(\U0/xgmac_inst/rxgen/rx/pause_req_int_rstpot_6276 )
  );
  LUT6 #(
    .INIT ( 64'h5555555500100100 ))
  \U0/xgmac_inst/rxgen/rx/bad_opcode_int_rstpot  (
    .I0(\U0/xgmac_inst/rxgen/rx/bad_frame_in_good_frame_in_OR_668_o ),
    .I1(\U0/xgmac_inst/rxgen/rx/GND_40_o_data[63]_equal_11_o ),
    .I2(\U0/xgmac_inst/rxgen/rx/data_count [1]),
    .I3(\U0/xgmac_inst/rxgen/rx/data_count [0]),
    .I4(\U0/xgmac_inst/rxgen/config_sync_i/rx_cust_preamble_3999 ),
    .I5(\U0/xgmac_inst/rxgen/rx/bad_opcode_int_5147 ),
    .O(\U0/xgmac_inst/rxgen/rx/bad_opcode_int_rstpot_6277 )
  );
  LUT5 #(
    .INIT ( 32'h1010FF10 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_3149 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0796_inv ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_glue_set_6136 )
  );
  LUT4 #(
    .INIT ( 16'hF444 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_2890 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_glue_set_6128 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/feed_d1_rstpot_SW0  (
    .I0(tx_axis_tuser),
    .I1(tx_axis_tvalid),
    .O(N617)
  );
  LUT6 #(
    .INIT ( 64'hAA8A8AAAAABA8AAA ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/feed_d1_rstpot  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/feed_d1_1493 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I5(N617),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/feed_d1_rstpot_6267 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_rstpot_SW0  (
    .I0(tx_axis_tlast),
    .I1(tx_axis_tuser),
    .O(N619)
  );
  LUT6 #(
    .INIT ( 64'h4444404000404040 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_rstpot  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(tx_axis_tvalid),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I3(N619),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_rstpot_6278 )
  );
  LUT6 #(
    .INIT ( 64'h0100000001000100 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_rstpot  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_3265 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_rstpot_6284 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \U0/xgmac_inst/rxgen/decode/full_bytes_ctrl_2_rstpot  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [1]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [2]),
    .I3(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .O(\U0/xgmac_inst/rxgen/decode/full_bytes_ctrl_2_rstpot_6286 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_44_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_in_d2 [44]),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[36]_MUX_844_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[35]_MUX_845_o21_5420 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [36]),
    .I5(\U0/xgmac_inst/txgen/txframer/_n1315 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_44_glue_set_6072 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_45_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_in_d2 [45]),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[36]_MUX_844_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[35]_MUX_845_o21_5420 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [37]),
    .I5(\U0/xgmac_inst/txgen/txframer/_n1315 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_45_glue_set_6073 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFE54 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_43_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[35]_MUX_845_o2 ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[35]_MUX_845_o21_5420 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [35]),
    .I4(\U0/xgmac_inst/txgen/txframer/_n1315 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_43_glue_set_6074 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_47_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_in_d2 [47]),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[36]_MUX_844_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[35]_MUX_845_o21_5420 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [39]),
    .I5(\U0/xgmac_inst/txgen/txframer/_n1315 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_47_glue_set_6075 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_46_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_in_d2 [46]),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[36]_MUX_844_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[35]_MUX_845_o21_5420 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [38]),
    .I5(\U0/xgmac_inst/txgen/txframer/_n1315 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_46_glue_set_6077 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_36_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_in_d2 [36]),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[28]_MUX_756_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[28]_MUX_756_o12 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [28]),
    .I5(\U0/xgmac_inst/txgen/txframer/_n1286 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_36_glue_set_6078 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_37_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_in_d2 [37]),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[28]_MUX_756_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[28]_MUX_756_o12 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [29]),
    .I5(\U0/xgmac_inst/txgen/txframer/_n1286 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_37_glue_set_6079 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_35_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_in_d2 [35]),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[27]_MUX_757_o11_1691 ),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[27]_MUX_757_o12_1689 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [27]),
    .I5(\U0/xgmac_inst/txgen/txframer/_n1286 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_35_glue_set_6080 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_39_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_in_d2 [39]),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[27]_MUX_757_o11_1691 ),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[27]_MUX_757_o12_1689 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [31]),
    .I5(\U0/xgmac_inst/txgen/txframer/_n1286 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_39_glue_set_6081 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_38_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_in_d2 [38]),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[28]_MUX_756_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[28]_MUX_756_o12 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [30]),
    .I5(\U0/xgmac_inst/txgen/txframer/_n1286 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_38_glue_set_6083 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_27_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[19]_MUX_669_o11_1696 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [27]),
    .I3(N52),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [19]),
    .I5(\U0/xgmac_inst/txgen/txframer/_n1257 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_27_glue_set_6084 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_28_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[19]_MUX_669_o11_1696 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [28]),
    .I3(N54),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [20]),
    .I5(\U0/xgmac_inst/txgen/txframer/_n1257 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_28_glue_set_6085 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_29_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[19]_MUX_669_o11_1696 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [29]),
    .I3(N56),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [21]),
    .I5(\U0/xgmac_inst/txgen/txframer/_n1257 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_29_glue_set_6086 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_31_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[19]_MUX_669_o11_1696 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [31]),
    .I3(N60),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [23]),
    .I5(\U0/xgmac_inst/txgen/txframer/_n1257 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_31_glue_set_6087 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_30_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[19]_MUX_669_o11_1696 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [30]),
    .I3(N58),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [22]),
    .I5(\U0/xgmac_inst/txgen/txframer/_n1257 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_30_glue_set_6089 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_20_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[11]_MUX_581_o11_1693 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [20]),
    .I3(N78),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [12]),
    .I5(\U0/xgmac_inst/txgen/txframer/_n1228 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_20_glue_set_6090 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_21_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[11]_MUX_581_o11_1693 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [21]),
    .I3(N76),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [13]),
    .I5(\U0/xgmac_inst/txgen/txframer/_n1228 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_21_glue_set_6091 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEA5540 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_19_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[11]_MUX_581_o11_1693 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [19]),
    .I3(N74),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [11]),
    .I5(\U0/xgmac_inst/txgen/txframer/_n1228 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_19_glue_set_6092 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEEFE4454 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_10_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[2]_MUX_494_o32_5371 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[1]_OR_95_o ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [2]),
    .I5(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_10_glue_set_6095 )
  );
  LUT5 #(
    .INIT ( 32'hFFFEFFF4 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_15_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[7]_MUX_489_o32_5432 ),
    .I2(\U0/xgmac_inst/txgen/txframer/_n1199 ),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[3]_MUX_493_o32 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [7]),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_15_glue_set_6100 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555541110 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_50_rstpot  (
    .I0(\U0/xgmac_inst/txgen/txframer/_n13381 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[42]_MUX_934_o12_1678 ),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[42]_MUX_934_o21_5385 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [42]),
    .I5(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_50_rstpot_6310 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555541110 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_26_rstpot  (
    .I0(\U0/xgmac_inst/txgen/txframer/_n12511 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o12_1679 ),
    .I3(N82),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [18]),
    .I5(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_26_rstpot_6315 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_7_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_int ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I2(\U0/xgmac_inst/txgen/is_pad [7]),
    .I3(\U0/xgmac_inst/txgen/is_pause [0]),
    .I4(\U0/xgmac_inst/txgen/is_data [7]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_7_glue_set_6120 )
  );
  LUT5 #(
    .INIT ( 32'hEAAAAAAA ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_2_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_3_glue_set ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_int ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_2_glue_set_6130 )
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_1_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_int ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_3_glue_set ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_1_glue_set_6131 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8880 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_0_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_int ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_3_glue_set ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg_0_glue_set_6132 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200020002 ))
  \U0/xgmac_inst/txgen/txframer/crc_insert_out_rstpot  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_1830 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_764 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I4(\U0/xgmac_inst/txgen/is_error ),
    .I5(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .O(\U0/xgmac_inst/txgen/txframer/crc_insert_out_rstpot_6280 )
  );
  LUT5 #(
    .INIT ( 32'hFF2AFFFF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_deferring_o1_SW1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_zero ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip_save_3269 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment_2888 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .O(N594)
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/error_detection/good_frame_rstpot  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/max_length_error_control_len_error_OR_599_o_4992 ),
    .I1(\U0/xgmac_inst/rxgen/error_detection/end_crc_pipeline_5037 ),
    .I2(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/good_frame_rstpot_6303 )
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I2(\U0/xgmac_inst/txgen/txframer/start_out_891 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_glue_set_6112 )
  );
  LUT5 #(
    .INIT ( 32'h55570002 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_rstpot  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I1(\U0/xgmac_inst/txgen/txframer/crc_pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_rstpot_6269 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_vector_c_rstpot  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_2890 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1_3189 ),
    .I2(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_vector_c_rstpot_6283 )
  );
  LUT4 #(
    .INIT ( 16'h0222 ))
  \U0/xgmac_inst/rxgen/error_detection/crc_invalid_1_rstpot  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/terminate_reg5 [1]),
    .I1(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .I2(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_53_o2_6019 ),
    .I3(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o1 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/crc_invalid_1_rstpot_6299 )
  );
  LUT4 #(
    .INIT ( 16'h0222 ))
  \U0/xgmac_inst/rxgen/error_detection/crc_invalid_early_0_rstpot  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/terminate_reg4_0_5032 ),
    .I1(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .I2(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o3_6022 ),
    .I3(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_calculated_fcs[31]_equal_52_o1 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/crc_invalid_early_0_rstpot_6300 )
  );
  LUT5 #(
    .INIT ( 32'h55750020 ))
  \U0/xgmac_inst/rxgen/error_detection/control_len_error_rstpot  (
    .I0(\U0/xgmac_inst/rxgen/decode/padding_length_match_3828 ),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_pause_lt_disable_4001 ),
    .I2(\U0/xgmac_inst/rxgen/address_decoding/control_enable_3792 ),
    .I3(\U0/xgmac_inst/rxgen/error_detection/terminate_reg1 [0]),
    .I4(\U0/xgmac_inst/rxgen/error_detection/control_len_error_5004 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/control_len_error_rstpot_6273 )
  );
  LUT5 #(
    .INIT ( 32'h00000010 ))
  \U0/xgmac_inst/rxgen/decode/less_than_2bytes_rstpot  (
    .I0(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .I1(\U0/xgmac_inst/rxgen/decode/length [3]),
    .I2(\U0/xgmac_inst/rxgen/decode/less_than_10bytes_4701 ),
    .I3(\U0/xgmac_inst/rxgen/decode/length [2]),
    .I4(\U0/xgmac_inst/rxgen/decode/length [1]),
    .O(\U0/xgmac_inst/rxgen/decode/less_than_2bytes_rstpot_6298 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_inc_1_rstpot  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg_5218 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg_5217 ),
    .I2(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_inc_1_rstpot_6305 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_rstpot  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_lower.stage1_5220 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_lower.stage2_5219 ),
    .I2(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_rstpot_6306 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_rstpot  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_upper.stage1_5225 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/detect_link_fault_upper.stage2_5224 ),
    .I2(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_rstpot_6307 )
  );
  LUT6 #(
    .INIT ( 64'h0202AA021313BB13 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_25_rstpot_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o12_1679 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_in_d2 [25]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [3]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I5(N80),
    .O(N621)
  );
  LUT5 #(
    .INIT ( 32'h54445545 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_25_rstpot  (
    .I0(\U0/xgmac_inst/txgen/txframer/_n12511 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [17]),
    .I4(N621),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_25_rstpot_6316 )
  );
  LUT5 #(
    .INIT ( 32'h202020FF ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_49_rstpot_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [6]),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[41]_MUX_935_o21_5381 ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[42]_MUX_934_o12_1678 ),
    .O(N623)
  );
  LUT5 #(
    .INIT ( 32'h54445545 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_49_rstpot  (
    .I0(\U0/xgmac_inst/txgen/txframer/_n13381 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [41]),
    .I4(N623),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_49_rstpot_6309 )
  );
  LUT5 #(
    .INIT ( 32'h202020FF ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_41_rstpot_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [5]),
    .I3(N126),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[34]_MUX_846_o12 ),
    .O(N625)
  );
  LUT5 #(
    .INIT ( 32'h54445545 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_41_rstpot  (
    .I0(\U0/xgmac_inst/txgen/txframer/_n13091 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [33]),
    .I4(N625),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_41_rstpot_6311 )
  );
  LUT5 #(
    .INIT ( 32'h202020FF ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_33_rstpot_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [4]),
    .I3(N128),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[26]_MUX_758_o12 ),
    .O(N627)
  );
  LUT5 #(
    .INIT ( 32'h54445545 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_33_rstpot  (
    .I0(\U0/xgmac_inst/txgen/txframer/_n12801 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [25]),
    .I4(N627),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_33_rstpot_6313 )
  );
  LUT4 #(
    .INIT ( 16'h45EF ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_48_glue_rst_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[6]_crc_data_comb[6]_OR_129_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[40]_MUX_936_o21_5387 ),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[40]_MUX_936_o22_5388 ),
    .O(N629)
  );
  LUT5 #(
    .INIT ( 32'h8808DD0D ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_48_glue_rst  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [40]),
    .I2(\U0/xgmac_inst/txgen/txframer/_n1344 ),
    .I3(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I4(N629),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_48_glue_rst_6066 )
  );
  LUT4 #(
    .INIT ( 16'h45EF ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_16_glue_rst_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[2]_crc_data_comb[2]_OR_125_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[8]_MUX_584_o21_5434 ),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[8]_MUX_584_o22_5435 ),
    .O(N631)
  );
  LUT5 #(
    .INIT ( 32'h8808DD0D ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_16_glue_rst  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [8]),
    .I2(\U0/xgmac_inst/txgen/txframer/_n1228 ),
    .I3(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I4(N631),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_16_glue_rst_6088 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_reg_glue_set_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_crc_mode_OR_345_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_term_in_column_GND_27_o_MUX_1328_o11 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .O(N633)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \U0/xgmac_inst/rxgen/error_detection/fcs_error_rstpot_SW0  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/fcs_error_5033 ),
    .I1(\U0/xgmac_inst/rxgen/error_detection/receive_error_srl16 ),
    .I2(\U0/xgmac_inst/rxgen/error_detection/start_error_srl16 ),
    .O(N635)
  );
  LUT6 #(
    .INIT ( 64'h1110101011111111 ))
  \U0/xgmac_inst/rxgen/error_detection/fcs_error_rstpot  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/reset_errors ),
    .I1(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .I2(\U0/xgmac_inst/rxgen/error_detection/bad_crc_5015 ),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I4(\U0/xgmac_inst/rxgen/error_detection/termination_error_5014 ),
    .I5(N635),
    .O(\U0/xgmac_inst/rxgen/error_detection/fcs_error_rstpot_6304 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/xgmac_inst/rxgen/error_detection/exceed_vlan_frame_rstpot_SW0  (
    .I0(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [2]),
    .I1(\U0/xgmac_inst/rxgen/error_detection/Mmux_osize_violate_PWR_41_o_MUX_1663_o11_4938 ),
    .O(N637)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAABA00000010 ))
  \U0/xgmac_inst/rxgen/error_detection/exceed_vlan_frame_rstpot  (
    .I0(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_enable_3998 ),
    .I1(\U0/xgmac_inst/rxgen/decode/counter_0_3849 ),
    .I2(\U0/xgmac_inst/rxgen/decode/counter_1_3850 ),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I4(N637),
    .I5(\U0/xgmac_inst/rxgen/error_detection/exceed_vlan_frame_5005 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/exceed_vlan_frame_rstpot_6274 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[29]_INV_571_o4_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2064 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[29]_INV_571_o1_5524 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_2572 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_2575 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_2563 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_2587 ),
    .O(N639)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[29]_INV_571_o4  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2069 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9_2619 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_9_2620 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2037 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2063 ),
    .I5(N639),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[29]_INV_571_o )
  );
  LUT6 #(
    .INIT ( 64'hAEAAAEAE04000404 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count_fin111  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_reg[7]_in_frame_reg_AND_257_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_pad_reg[7]_crc_mode_AND_256_o ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_max_pkt_comb_AND_259_o ),
    .I4(N346),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<5> ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[5] )
  );
  LUT6 #(
    .INIT ( 64'hAEAAAEAE04000404 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count_fin91  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_reg[7]_in_frame_reg_AND_257_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_pad_reg[7]_crc_mode_AND_256_o ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_max_pkt_comb_AND_259_o ),
    .I4(N344),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[14]_GND_27_o_add_282_OUT<3> ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count_fin[3] )
  );
  LUT4 #(
    .INIT ( 16'h9AAA ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<0>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [0]),
    .I1(tx_axis_tkeep[7]),
    .I2(tx_axis_tkeep[0]),
    .I3(N6),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<0>_1241 )
  );
  LUT5 #(
    .INIT ( 32'h9AAAAAAA ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<1>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [1]),
    .I1(tx_axis_tkeep[7]),
    .I2(tx_axis_tkeep[1]),
    .I3(tx_axis_tkeep[0]),
    .I4(N4),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_71_OUT_lut<1>_1239 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \U0/xgmac_inst/rxgen/error_detection/bad_frame_rstpot  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/end_crc_pipeline_5037 ),
    .I1(\U0/xgmac_inst/rxgen/error_detection/max_length_error_control_len_error_OR_599_o_4992 ),
    .I2(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/bad_frame_rstpot_6302 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/decode/length_match_rstpot  (
    .I0(\U0/xgmac_inst/rxgen/frame_start_reg1_5113 ),
    .I1(\U0/xgmac_inst/rxgen/decode/length[15]_counter[15]_equal_84_o ),
    .I2(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .O(\U0/xgmac_inst/rxgen/decode/length_match_rstpot_6297 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0000E0EE ))
  \U0/xgmac_inst/rxgen/decode/terminate_control_0_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags[1]_non_error_ctrl[1]_OR_474_o ),
    .I1(\U0/xgmac_inst/rxgen/decode/Mmux_GND_36_o_GND_36_o_mux_66_OUT1 ),
    .I2(\U0/xgmac_inst/rxgen/decode/error_code_reg [0]),
    .I3(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [0]),
    .I4(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I5(\U0/xgmac_inst/rxgen/decode/_n0677 ),
    .O(\U0/xgmac_inst/rxgen/decode/terminate_control_0_glue_set_6152 )
  );
  LUT4 #(
    .INIT ( 16'h0888 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In4_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_count_zero ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/flip_save_3269 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment_2888 ),
    .O(N641)
  );
  LUT6 #(
    .INIT ( 64'h0010001055550010 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In4  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_3267 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/GND_28_o_INV_1008_o22 ),
    .I3(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I5(N641),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1-In5_5747 )
  );
  LUT3 #(
    .INIT ( 8'h8E ))
  \U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy<7>  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy [6]),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_mtu_size_reg [14]),
    .I2(\U0/xgmac_inst/rxgen/decode/counter [11]),
    .O(\U0/xgmac_inst/rxgen/error_detection/Mcompar_osize_violate_cy [7])
  );
  LUT3 #(
    .INIT ( 8'h8E ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<7>  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<6>_1256 ),
    .I1(\U0/xgmac_inst/txgen/mtu_size_frame [14]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [14]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mcompar_mtu_size[14]_if_byte_counter[14]_LessThan_7_o_cy<7>_1255 )
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_crc_insert_int1_SW1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .O(N643)
  );
  LUT6 #(
    .INIT ( 64'h8A0A0A0A88080808 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_crc_insert_int1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 ),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(N643),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_axi_eof_OR_358_o ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_OR_357_o ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_2890 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_insert_int )
  );
  LUT5 #(
    .INIT ( 32'h01010100 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In31  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/count_set_int_889 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int_890 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_reg_3150 ),
    .I4(\U0/xgmac_inst/txgen/tx_start ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In31_5719 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_626_o3_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_2584 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_2589 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_2567 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_2570 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_6_2614 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6_2613 ),
    .O(N645)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_626_o3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2063 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_2571 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_626_o1_5520 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_2572 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_2576 ),
    .I5(N645),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_626_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[33]_XOR_509_o_xo<0>_SW1  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_42_946 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_44_948 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_46_950 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_50_954 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_51_955 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_63_967 ),
    .O(N647)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[33]_XOR_509_o_xo<0>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1963_xo<0>1 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_58_962 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1969 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_37_941 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_41_945 ),
    .I5(N647),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[33]_XOR_509_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[34]_XOR_826_o_xo<0>3_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_56_960 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_57_961 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_59_963 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_60_964 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_62_966 ),
    .I5(\U0/xgmac_inst/txgen/txframer/d_out_int_63_967 ),
    .O(N649)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[34]_XOR_826_o_xo<0>3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1963_xo<0>1 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_58_962 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[34]_XOR_826_o_xo<0>1 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_44_948 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_50_954 ),
    .I5(N649),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[34]_XOR_826_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1437_o3_SW0  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [23]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [27]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [28]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [30]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/seta_15_4901 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/setb_15_4900 ),
    .O(N651)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1437_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1757 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [21]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1437_o2_5848 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [13]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18]),
    .I5(N651),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[30]_INV_1437_o )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1561_o4_SW0  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [11]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [18]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [8]),
    .O(N653)
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1561_o4  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/_n1726 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [1]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1561_o1_5866 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/_n1762 ),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1561_o3_5867 ),
    .I5(N653),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1561_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[29]_data_in[1]_XOR_2086_o_xo<0>3_SW0  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [19]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [20]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [22]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [27]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [28]),
    .I5(\U0/xgmac_inst/rxgen/decode/crc_data [6]),
    .O(N655)
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[29]_data_in[1]_XOR_2086_o_xo<0>3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1598_xo<0>1_4762 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [18]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/Mxor_data_in[29]_data_in[1]_XOR_2086_o_xo<0>1 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/_n1599 ),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [16]),
    .I5(N655),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[29]_data_in[1]_XOR_2086_o )
  );
  LUT5 #(
    .INIT ( 32'h2A2A002A ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count21  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/in_frame_reg_3182 ),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [7]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct[7] ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count2 )
  );
  LUT6 #(
    .INIT ( 64'h5775575502200200 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [8]),
    .I5(\U0/xgmac_inst/txgen/txframer/d_in_d2 [56]),
    .O(N118)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i611  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [22]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [6]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [25]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [9]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i611_5631 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i571  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [18]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [2]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [13]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i57 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i541  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [17]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [14]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i54 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i531  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [16]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [15]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i53 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i601  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [21]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [5]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [10]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i60 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i591  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [20]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [4]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [11]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i59 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i581  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [19]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [3]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [12]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i58 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i413  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [30]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [14]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [17]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [1]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i411 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i371  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [26]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [10]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [21]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [5]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i37 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i361  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [25]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [9]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [22]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [6]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i36 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i351  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [24]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [8]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [23]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [7]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i35 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i401  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [29]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [13]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [18]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [2]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i40 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i391  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [28]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [12]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [19]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [3]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i39 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i381  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [27]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [11]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [20]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [4]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i38 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i481  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [27]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [19]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [12]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [4]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i48 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i482  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [11]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [3]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [20]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i481_5646 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i471  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [26]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [18]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [13]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [5]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i47 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i472  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [10]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [2]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [21]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i471_5648 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i461  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [25]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [17]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [14]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [6]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i46 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i462  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [9]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [22]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i461_5650 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i451  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [24]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [16]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [15]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [7]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i45 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i452  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [8]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [23]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i451_5652 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i521  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [31]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [23]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [8]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [0]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i52 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i522  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [15]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [16]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i521_5654 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i511  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [30]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [22]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [9]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [1]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i51 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i512  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [14]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [6]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [25]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [17]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i511_5656 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i501  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [29]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [21]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [10]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [2]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i50 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i502  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [13]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [5]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [18]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i501_5658 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF8A8A8A ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_valid1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/in_frame_reg_3182 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct[7] ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [7]),
    .I4(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_stats_update_3154 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_valid1_3014 )
  );
  LUT4 #(
    .INIT ( 16'hA3A2 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txc_in[7]_GND_44_o_mux_3_OUT21  (
    .I0(\U0/xgmac_inst/txgen/startalignment/c_out [1]),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hA3A2 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txc_in[7]_GND_44_o_mux_3_OUT31  (
    .I0(\U0/xgmac_inst/txgen/startalignment/c_out [2]),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hA3A2 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txc_in[7]_GND_44_o_mux_3_OUT41  (
    .I0(\U0/xgmac_inst/txgen/startalignment/c_out [3]),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hA3A2 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txc_in[7]_GND_44_o_mux_3_OUT61  (
    .I0(\U0/xgmac_inst/txgen/startalignment/c_out [5]),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hA3A2 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txc_in[7]_GND_44_o_mux_3_OUT71  (
    .I0(\U0/xgmac_inst/txgen/startalignment/c_out [6]),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hA3A2 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txc_in[7]_GND_44_o_mux_3_OUT81  (
    .I0(\U0/xgmac_inst/txgen/startalignment/c_out [7]),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT110  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [0]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT210  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [10]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT81  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [16]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT91  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [17]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT101  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [18]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT121  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [1]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT171  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [24]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT191  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [26]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT261  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [32]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<32> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT271  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [33]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<33> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT351  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [40]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<40> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT361  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [41]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<41> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT371  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [42]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<42> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT431  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [48]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<48> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT441  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [49]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<49> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT461  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [50]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<50> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT521  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [56]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<56> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT541  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [58]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<58> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT631  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [8]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8B8A ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT641  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [9]),
    .I1(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'h44554404 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT291  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/startalignment/d_out [35]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I3(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<35> )
  );
  LUT5 #(
    .INIT ( 32'h44554404 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT301  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/startalignment/d_out [36]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I3(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<36> )
  );
  LUT5 #(
    .INIT ( 32'h44554404 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT331  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/startalignment/d_out [39]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I3(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<39> )
  );
  LUT5 #(
    .INIT ( 32'h44554404 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT341  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/startalignment/d_out [3]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I3(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h44554404 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT451  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/startalignment/d_out [4]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I3(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h44554404 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT621  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/startalignment/d_out [7]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I3(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hFF54 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txc_in[7]_GND_44_o_mux_3_OUT11  (
    .I0(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I3(\U0/xgmac_inst/txgen/startalignment/c_out [0]),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFF54 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txc_in[7]_GND_44_o_mux_3_OUT51  (
    .I0(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I3(\U0/xgmac_inst/txgen/startalignment/c_out [4]),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txc_in[7]_GND_44_o_mux_3_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF54 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT181  (
    .I0(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I3(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I4(\U0/xgmac_inst/txgen/startalignment/d_out [25]),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF54 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT231  (
    .I0(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I3(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I4(\U0/xgmac_inst/txgen/startalignment/d_out [2]),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF54 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT281  (
    .I0(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I3(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I4(\U0/xgmac_inst/txgen/startalignment/d_out [34]),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<34> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF54 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT531  (
    .I0(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .I3(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I4(\U0/xgmac_inst/txgen/startalignment/d_out [57]),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<57> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAFBEAEA ))
  \U0/xgmac_inst/rxgen/rx/_n0100_inv1  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_cust_preamble_3999 ),
    .I2(\U0/xgmac_inst/rxgen/rx/pause_opcode_int_5146 ),
    .I3(\U0/xgmac_inst/rxgen/rx/data_count [0]),
    .I4(\U0/xgmac_inst/rxgen/rx/data_count [1]),
    .I5(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/_n0100_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[3]_MUX_493_o3311  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[4]_OR_98_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [5]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [6]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [7]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_pad_d1[1]_crc_data_comb[1]_OR_124_o ),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[3]_MUX_493_o331 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/txgen/txframer/_n116431  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[4]_OR_98_o ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [5]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [6]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [7]),
    .O(\U0/xgmac_inst/txgen/txframer/_n11643 )
  );
  LUT5 #(
    .INIT ( 32'h40005555 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[0]_MUX_496_o111  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_data_d1 [1]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[0]_MUX_496_o11 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o1211  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[4]_OR_98_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [5]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [6]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [7]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o121 )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[15]_MUX_577_o3_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[2]_crc_data_comb[2]_OR_125_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o11 ),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [39]),
    .O(N112)
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[14]_MUX_578_o3_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[2]_crc_data_comb[2]_OR_125_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I3(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o11 ),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [38]),
    .O(N114)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[51]_MUX_997_o2111  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[4]_OR_98_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [5]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [6]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [7]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[51]_MUX_997_o211 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0220 ))
  \U0/xgmac_inst/txgen/txframer/is_pad_d1[5]_crc_data_comb[5]_OR_128_o1  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_1830 ),
    .I1(\U0/xgmac_inst/txgen/txframer/error_reg_1762 ),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [1]),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [5]),
    .O(\U0/xgmac_inst/txgen/txframer/is_pad_d1[5]_crc_data_comb[5]_OR_128_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02020220 ))
  \U0/xgmac_inst/txgen/txframer/is_pad_d1[4]_crc_data_comb[4]_OR_127_o1  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_1830 ),
    .I1(\U0/xgmac_inst/txgen/txframer/error_reg_1762 ),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [0]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [4]),
    .O(\U0/xgmac_inst/txgen/txframer/is_pad_d1[4]_crc_data_comb[4]_OR_127_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAAE ))
  \U0/xgmac_inst/txgen/txframer/is_pad_d1[1]_crc_data_comb[1]_OR_124_o1  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [1]),
    .I1(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_1830 ),
    .I2(\U0/xgmac_inst/txgen/txframer/error_reg_1762 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .I5(\U0/xgmac_inst/txgen/txframer/crc_data_reg [1]),
    .O(\U0/xgmac_inst/txgen/txframer/is_pad_d1[1]_crc_data_comb[1]_OR_124_o )
  );
  LUT6 #(
    .INIT ( 64'h0080008000800000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_crc_pos_unsigned11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_OR_357_o ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones_eof11 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_past_3147 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAEAEAFF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_ack_out1_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/config_sync_i/fc_en_tx_866 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_req_reg_3146 ),
    .I3(\U0/xgmac_inst/txgen/tx_start ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_reg_3150 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In21 ),
    .O(N330)
  );
  LUT6 #(
    .INIT ( 64'h0202020202020200 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_data_int11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(\U0/xgmac_inst/txgen/is_data [0])
  );
  LUT6 #(
    .INIT ( 64'h0202020202020200 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_data_int31  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [2]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(\U0/xgmac_inst/txgen/is_data [2])
  );
  LUT6 #(
    .INIT ( 64'h0202020202020200 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_data_int51  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(\U0/xgmac_inst/txgen/is_data [4])
  );
  LUT6 #(
    .INIT ( 64'h0202020202020200 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_data_int71  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [6]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(\U0/xgmac_inst/txgen/is_data [6])
  );
  LUT6 #(
    .INIT ( 64'h5755555502000000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_pad_int51  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_OR_357_o ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 ),
    .I3(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_axi_eof_OR_358_o ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_OR_260_o_mmx_out ),
    .O(\U0/xgmac_inst/txgen/is_pad [4])
  );
  LUT6 #(
    .INIT ( 64'h5755555502000000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_pad_int61  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_OR_357_o ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [5]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 ),
    .I3(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_axi_eof_OR_358_o ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_OR_260_o_mmx_out ),
    .O(\U0/xgmac_inst/txgen/is_pad [5])
  );
  LUT6 #(
    .INIT ( 64'h5755555502000000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_pad_int71  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_OR_357_o ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [6]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 ),
    .I3(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_axi_eof_OR_358_o ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/GND_27_o_GND_27_o_OR_260_o_mmx_out ),
    .O(\U0/xgmac_inst/txgen/is_pad [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02202020 ))
  \U0/xgmac_inst/txgen/txframer/is_pad_d1[6]_crc_data_comb[6]_OR_129_o1  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_1830 ),
    .I1(\U0/xgmac_inst/txgen/txframer/error_reg_1762 ),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [0]),
    .I4(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [1]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [6]),
    .O(\U0/xgmac_inst/txgen/txframer/is_pad_d1[6]_crc_data_comb[6]_OR_129_o )
  );
  LUT5 #(
    .INIT ( 32'h40005555 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o2111  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_data_d1 [7]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o211 )
  );
  LUT5 #(
    .INIT ( 32'h40005555 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o121  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_data_d1 [0]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o12 )
  );
  LUT4 #(
    .INIT ( 16'hBAAA ))
  \U0/xgmac_inst/txgen/txframer/is_pad_d1[7]_crc_data_comb[7]_OR_130_o1  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/error_reg_1762 ),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_1830 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .O(\U0/xgmac_inst/txgen/txframer/is_pad_d1[7]_crc_data_comb[7]_OR_130_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[3]_OR_97_o1  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [3]),
    .O(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[3]_OR_97_o )
  );
  LUT5 #(
    .INIT ( 32'hEAAAFFFF ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[43]_MUX_933_o11_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_data_d1 [6]),
    .O(N36)
  );
  LUT5 #(
    .INIT ( 32'h40005555 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[42]_MUX_934_o12_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_data_d1 [6]),
    .O(N38)
  );
  LUT5 #(
    .INIT ( 32'hEEEEEEFE ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[19]_MUX_669_o11_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [3]),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_1830 ),
    .I3(\U0/xgmac_inst/txgen/txframer/error_reg_1762 ),
    .I4(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .O(N72)
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[27]_MUX_757_o12_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .O(N86)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o12_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_data_d1 [3]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .O(N122)
  );
  LUT5 #(
    .INIT ( 32'h51555D55 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut<0>  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [0]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [0]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [0])
  );
  LUT5 #(
    .INIT ( 32'h51555D55 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut<1>  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [1]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [1]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [1])
  );
  LUT5 #(
    .INIT ( 32'h51555D55 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut<2>  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [2]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [2]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [2])
  );
  LUT5 #(
    .INIT ( 32'h51555D55 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut<3>  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [3]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [3]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [3])
  );
  LUT5 #(
    .INIT ( 32'h51555D55 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut<4>  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [4]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [4]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [4])
  );
  LUT6 #(
    .INIT ( 64'h0202020202020200 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_data_int21  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [1]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(\U0/xgmac_inst/txgen/is_data [1])
  );
  LUT6 #(
    .INIT ( 64'h0202020202020200 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_data_int41  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [3]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(\U0/xgmac_inst/txgen/is_data [3])
  );
  LUT6 #(
    .INIT ( 64'h0202020202020200 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_data_int61  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [5]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(\U0/xgmac_inst/txgen/is_data [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAB9AAA8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<7>11  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [7]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [5]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<5>11_3291 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [6]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<4>12 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/min_ifg_3257 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value [7])
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i82  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [20]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [28]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i81_5607 )
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i64  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [19]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [27]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i61 )
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i410  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [18]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [26]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i41 )
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i802  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [17]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [25]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i801_5613 )
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i782  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [16]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [24]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i781_5615 )
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i142  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [23]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [31]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i141_5617 )
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i122  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [22]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [30]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i121_5619 )
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i102  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [21]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [29]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i102_5621 )
  );
  LUT4 #(
    .INIT ( 16'hBAAA ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_good_frame_in_tx_reg2_AND_92_o11  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int_890 ),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_good_frame_in_tx_reg2_AND_92_o1_2045 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i1521  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i152 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT171  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [24]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out ),
    .I5(\U0/xgmac_inst/txgen/startalignment/d_d1 [56]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT181  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [25]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out1 ),
    .I5(\U0/xgmac_inst/txgen/startalignment/d_d1 [57]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT191  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [26]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out2 ),
    .I5(\U0/xgmac_inst/txgen/startalignment/d_d1 [58]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT201  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [27]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out3 ),
    .I5(\U0/xgmac_inst/txgen/startalignment/d_d1 [59]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT211  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [28]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out4 ),
    .I5(\U0/xgmac_inst/txgen/startalignment/d_d1 [60]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT221  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [29]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out5 ),
    .I5(\U0/xgmac_inst/txgen/startalignment/d_d1 [61]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT241  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [30]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out6 ),
    .I5(\U0/xgmac_inst/txgen/startalignment/d_d1 [62]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT251  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [31]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out7 ),
    .I5(\U0/xgmac_inst/txgen/startalignment/d_d1 [63]),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1211  (
    .I0(tx_axis_tuser),
    .I1(tx_axis_tvalid),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT1211_5363 )
  );
  LUT6 #(
    .INIT ( 64'h5755555502000000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[17]_MUX_671_o2_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [41]),
    .I5(\U0/xgmac_inst/txgen/txframer/d_in_d2 [25]),
    .O(N80)
  );
  LUT6 #(
    .INIT ( 64'h5755555502000000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[50]_MUX_998_o1_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_source_held [10]),
    .I5(\U0/xgmac_inst/txgen/txframer/d_in_d2 [58]),
    .O(N130)
  );
  LUT5 #(
    .INIT ( 32'h1055BA55 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In43  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In43_5709 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In31  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int_890 ),
    .I1(\U0/xgmac_inst/txgen/config_sync_i/fc_en_tx_866 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_req_reg_3146 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/count_set_int_889 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In31_5741 )
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[1]_is_pause_int[1]_OR_316_o<1>_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg [1]),
    .O(N352)
  );
  LUT5 #(
    .INIT ( 32'h51555D55 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut<5>  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [5]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [5]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [5])
  );
  LUT5 #(
    .INIT ( 32'h51555D55 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut<6>  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [6]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [6]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [6])
  );
  LUT5 #(
    .INIT ( 32'h51555D55 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut<7>  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [7]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [7]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [7])
  );
  LUT5 #(
    .INIT ( 32'h51555D55 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut<8>  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [8]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [8]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [8])
  );
  LUT5 #(
    .INIT ( 32'h51555D55 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut<9>  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [9]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [9]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [9])
  );
  LUT5 #(
    .INIT ( 32'h51555D55 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut<10>  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [10]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [10]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [10])
  );
  LUT5 #(
    .INIT ( 32'h51555D55 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut<11>  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [11]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [11]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [11])
  );
  LUT5 #(
    .INIT ( 32'h51555D55 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut<12>  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [12]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [12]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [12])
  );
  LUT5 #(
    .INIT ( 32'h51555D55 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut<13>  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [13]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [13]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [13])
  );
  LUT5 #(
    .INIT ( 32'h51555D55 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut<14>  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [14]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [14]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [14])
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_rstpot_lut  (
    .I0(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_1495 ),
    .I5(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_rstpot_lut_6344 )
  );
  LUT6 #(
    .INIT ( 64'hCDDDCDDDCDDD4555 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In3  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(tx_axis_tlast),
    .I2(tx_axis_tuser),
    .I3(tx_axis_tvalid),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In3_5354 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \U0/xgmac_inst/txgen/decode_frame/ctrl_int<11>1  (
    .I0(\U0/xgmac_inst/txgen/decode_frame/vlan_int<0>12_5466 ),
    .I1(\U0/xgmac_inst/txgen/decode_frame/len_type [11]),
    .I2(\U0/xgmac_inst/txgen/decode_frame/len_type [3]),
    .I3(\U0/xgmac_inst/txgen/decode_frame/vlan_int<0>11_5465 ),
    .I4(\U0/xgmac_inst/txgen/decode_frame/len_type [0]),
    .I5(\U0/xgmac_inst/txgen/decode_frame/len_type [2]),
    .O(\U0/xgmac_inst/txgen/decode_frame/ctrl_int )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1888_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_8_912 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_19_923 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_22_926 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1888 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2001_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_34_938 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_37_941 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_44_948 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2001 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2078_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_2579 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_2583 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_2575 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2078 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1999_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_43_947 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_38_942 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_57_961 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1999 )
  );
  LUT6 #(
    .INIT ( 64'h5555555541115555 ))
  \U0/xgmac_inst/txgen/txframer/is_pause_d1[6]_INV_174_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [6]),
    .I1(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_1830 ),
    .I5(\U0/xgmac_inst/txgen/txframer/error_reg_1762 ),
    .O(N20)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555455 ))
  \U0/xgmac_inst/txgen/txframer/is_pause_d1[1]_INV_162_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [0]),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_1830 ),
    .I4(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [1]),
    .I5(\U0/xgmac_inst/txgen/txframer/error_reg_1762 ),
    .O(N24)
  );
  LUT6 #(
    .INIT ( 64'h5555555544415555 ))
  \U0/xgmac_inst/txgen/txframer/is_pause_d1[4]_INV_170_o_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [4]),
    .I1(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [1]),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [0]),
    .I4(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_1830 ),
    .I5(\U0/xgmac_inst/txgen/txframer/error_reg_1762 ),
    .O(N28)
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux271_SW0  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [6]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [25]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [0]),
    .O(N176)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In46  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count [0]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count [1]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In46_5712 )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<4>1_SW0  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [0]),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_3267 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [1]),
    .O(N368)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \U0/xgmac_inst/txgen/txframer/crc_insert_d1_error_reg_AND_106_o_inv_01  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_1830 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/txgen/txframer/error_reg_1762 ),
    .O(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_error_reg_AND_106_o_inv_0 )
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv1  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1_1521 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/_n0390_inv )
  );
  LUT3 #(
    .INIT ( 8'h5D ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0817_inv1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_past_3147 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/_n0817_inv )
  );
  LUT5 #(
    .INIT ( 32'h51555D55 ))
  \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut<15>  (
    .I0(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_count [15]),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg_2075 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/good_frame_in_tx_reg2_2074 ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_req_rx_reg2_2072 ),
    .I4(\U0/xgmac_inst/rxgen/rx_pause_control_i/pause_value_to_tx [15]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_count_lut [15])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT110  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[0]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT210  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[10]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT310  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[11]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT410  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[12]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT510  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[13]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT65  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[14]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT71  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[15]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT81  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[16]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT91  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[17]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT101  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[18]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT111  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[19]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<19> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT121  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[1]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT131  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[20]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT141  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[21]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT151  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[22]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT161  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[23]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<23> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT171  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[24]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<24> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT181  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[25]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<25> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT191  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[26]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<26> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT201  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[27]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<27> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT211  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[28]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<28> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT221  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[29]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<29> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT231  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[2]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT241  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[30]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<30> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT251  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[31]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT261  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[32]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<32> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT271  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[33]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<33> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT281  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[34]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<34> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT291  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[35]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<35> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT301  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[36]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<36> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT311  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[37]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<37> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT321  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[38]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<38> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT331  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[39]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<39> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT341  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[3]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT351  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[40]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<40> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT361  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[41]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<41> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT371  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[42]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<42> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT381  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[43]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<43> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT391  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[44]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<44> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT401  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[45]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<45> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT411  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[46]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<46> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT421  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[47]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<47> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT431  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[48]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<48> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT441  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[49]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<49> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT451  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[4]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT461  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[50]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<50> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT471  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[51]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<51> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT481  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[52]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<52> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT491  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[53]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<53> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT501  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[54]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<54> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT511  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[55]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<55> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT521  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[56]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<56> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT531  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[57]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<57> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT541  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[58]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<58> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT551  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[59]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<59> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT561  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[5]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT571  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[60]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<60> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT581  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[61]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<61> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT591  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[62]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<62> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT601  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[63]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<63> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT611  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[6]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT621  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[7]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT631  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[8]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT641  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I2(tx_axis_tvalid),
    .I3(tx_axis_tdata[9]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_pref[63]_tx_axis_in_tdata[63]_mux_117_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'h7DD72882 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux2411  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [23]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_2592 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'h7DD72882 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux1311  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [13]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_2582 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'h7DD72882 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux1211  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [12]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_2581 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'h7DD72882 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux1411  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [7]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [14]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_2583 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'h0DD0D0D0D0D0D0D0 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_count_xor<3>11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count [3]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count [0]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count [1]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count [2]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_count3 )
  );
  LUT5 #(
    .INIT ( 32'h0DD0D0D0 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_count_xor<2>11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count [2]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count [0]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count [1]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_count2 )
  );
  LUT4 #(
    .INIT ( 16'h0DD0 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_count_xor<1>11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count [1]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_count1 )
  );
  LUT3 #(
    .INIT ( 8'h5D ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_count_xor<0>11  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/count [0]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_count )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment_rstpot  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment_2888 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4_3155 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment_rstpot_6271 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF2A ))
  \U0/xgmac_inst/rxgen/axi_rx_xgmac_i/GND_33_o_PWR_36_o_OR_457_o1  (
    .I0(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/n0003 ),
    .I1(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd2_4406 ),
    .I2(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/state_FSM_FFd1-In2_5791 ),
    .I3(\U0/xgmac_inst/rxgen/rx_good_frame_int_3335 ),
    .I4(\U0/xgmac_inst/rxgen/rx_bad_frame_int_3334 ),
    .O(\U0/xgmac_inst/rxgen/axi_rx_xgmac_i/GND_33_o_PWR_36_o_OR_457_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFDFFFFFFFF ))
  \U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o_SW0  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [4]),
    .I1(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o112_6004 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [14]),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [31]),
    .I4(\U0/xgmac_inst/rxgen/error_detection/PWR_41_o_terminate_reg5[5]_AND_545_o111_6003 ),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [12]),
    .O(N506)
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \U0/xgmac_inst/rxgen/decode/GND_36_o_terminate_flags[6]_equal_26_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [4]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [5]),
    .I2(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[7]_terminate_flag_AND_368_o1 ),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags [6]),
    .O(\U0/xgmac_inst/rxgen/decode/GND_36_o_terminate_flags[6]_equal_26_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/rxgen/decode/rx_errors_stage1[7]_terminate_flag_AND_368_o3  (
    .I0(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1 [7]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [4]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags [5]),
    .I4(\U0/xgmac_inst/rxgen/decode/terminate_flags [6]),
    .I5(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[7]_terminate_flag_AND_368_o1 ),
    .O(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[7]_terminate_flag_AND_368_o )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \U0/xgmac_inst/rxgen/decode/rx_errors_stage1[6]_terminate_flag_AND_370_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[7]_terminate_flag_AND_368_o1 ),
    .I1(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1 [6]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [4]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags [5]),
    .I4(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .O(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[6]_terminate_flag_AND_370_o )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1569_xo<0>2  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [21]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [17]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [7]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1569 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1576_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [11]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [16]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [6]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1576 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1622_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [12]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [16]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [6]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1622 )
  );
  LUT6 #(
    .INIT ( 64'hA8AAABAAABAAA8AA ))
  \U0/xgmac_inst/rsgen/detect_link_fail/Maccum_seq_cnt_lut<1>1  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_rst_val [1]),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_mismatch_5210 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_mismatch_5209 ),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/sm_active_5193 ),
    .I4(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt [1]),
    .I5(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_inc [1]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/Maccum_seq_cnt_lut [1])
  );
  LUT6 #(
    .INIT ( 64'hA8AAABAAABAAA8AA ))
  \U0/xgmac_inst/rsgen/detect_link_fail/Maccum_seq_cnt_lut<0>1  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_rst_val [0]),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_mismatch_5210 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_mismatch_5209 ),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/sm_active_5193 ),
    .I4(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt [0]),
    .I5(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt_inc [0]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/Maccum_seq_cnt_lut [0])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF2A ))
  \U0/xgmac_inst/rxgen/rx/_n0120_inv1  (
    .I0(\U0/xgmac_inst/rxgen/data_valid [0]),
    .I1(\U0/xgmac_inst/rxgen/rx/data_count [0]),
    .I2(\U0/xgmac_inst/rxgen/rx/data_count [1]),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/_n0120_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF54FF ))
  \U0/xgmac_inst/rsgen/detect_link_fail/_n0233_inv1  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt [2]),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_reg2_5215 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_reg2_5216 ),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/sm_active_5193 ),
    .I4(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_mismatch_5210 ),
    .I5(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_mismatch_5209 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/_n0233_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \U0/xgmac_inst/rxgen/decode/rx_errors_stage1[4]_terminate_flag_AND_374_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1 [4]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [1]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags [2]),
    .I4(\U0/xgmac_inst/rxgen/decode/terminate_flags [3]),
    .I5(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .O(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[4]_terminate_flag_AND_374_o )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \U0/xgmac_inst/rxgen/decode/GND_36_o_terminate_flags[4]_equal_28_o1  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [1]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [2]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags [3]),
    .I4(\U0/xgmac_inst/rxgen/decode/terminate_flags [4]),
    .O(\U0/xgmac_inst/rxgen/decode/GND_36_o_terminate_flags[4]_equal_28_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_GND_38_o_mux_28_OUT61  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [5]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [3]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags [1]),
    .I4(\U0/xgmac_inst/rxgen/decode/terminate_flags [2]),
    .I5(\U0/xgmac_inst/rxgen/decode/terminate_flags [4]),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_GND_38_o_mux_28_OUT [5])
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_GND_38_o_mux_28_OUT41  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [1]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [3]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags [2]),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_GND_38_o_mux_28_OUT [3])
  );
  LUT5 #(
    .INIT ( 32'h00000010 ))
  \U0/xgmac_inst/rxgen/error_detection/Mmux_GND_38_o_GND_38_o_mux_28_OUT51  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [1]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [4]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags [2]),
    .I4(\U0/xgmac_inst/rxgen/decode/terminate_flags [3]),
    .O(\U0/xgmac_inst/rxgen/error_detection/GND_38_o_GND_38_o_mux_28_OUT [4])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/xgmac_inst/rxgen/error_detection/frame_complete_frame_complete_ext1_OR_571_o1  (
    .I0(\U0/xgmac_inst/rxgen/error_detection/frame_complete_5041 ),
    .I1(\U0/xgmac_inst/rxgen/decode/length_match_reg2_3830 ),
    .I2(\U0/xgmac_inst/rxgen/error_detection/frame_complete_ext1_5040 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/frame_complete_frame_complete_ext1_OR_571_o )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \U0/xgmac_inst/rxgen/rx/Mcount_data_count_xor<1>11  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .I2(\U0/xgmac_inst/rxgen/rx/data_count [0]),
    .I3(\U0/xgmac_inst/rxgen/rx/data_count [1]),
    .O(\U0/xgmac_inst/rxgen/rx/Mcount_data_count1 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \U0/xgmac_inst/rxgen/rx/Mcount_data_count_xor<0>11  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .I2(\U0/xgmac_inst/rxgen/rx/data_count [0]),
    .O(\U0/xgmac_inst/rxgen/rx/Mcount_data_count )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/rx/Mmux_pause_value[15]_GND_40_o_mux_16_OUT17  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\U0/xgmac_inst/rxgen/data [8]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/rx/Mmux_pause_value[15]_GND_40_o_mux_16_OUT21  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\U0/xgmac_inst/rxgen/data [2]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/rx/Mmux_pause_value[15]_GND_40_o_mux_16_OUT31  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\U0/xgmac_inst/rxgen/data [3]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/rx/Mmux_pause_value[15]_GND_40_o_mux_16_OUT41  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\U0/xgmac_inst/rxgen/data [4]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/rx/Mmux_pause_value[15]_GND_40_o_mux_16_OUT51  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\U0/xgmac_inst/rxgen/data [5]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/rx/Mmux_pause_value[15]_GND_40_o_mux_16_OUT61  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\U0/xgmac_inst/rxgen/data [6]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/rx/Mmux_pause_value[15]_GND_40_o_mux_16_OUT71  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\U0/xgmac_inst/rxgen/data [7]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/rx/Mmux_pause_value[15]_GND_40_o_mux_16_OUT81  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\U0/xgmac_inst/rxgen/data [9]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/rx/Mmux_pause_value[15]_GND_40_o_mux_16_OUT91  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\U0/xgmac_inst/rxgen/data [10]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/rx/Mmux_pause_value[15]_GND_40_o_mux_16_OUT101  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\U0/xgmac_inst/rxgen/data [11]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/rx/Mmux_pause_value[15]_GND_40_o_mux_16_OUT111  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\U0/xgmac_inst/rxgen/data [12]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/rx/Mmux_pause_value[15]_GND_40_o_mux_16_OUT121  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\U0/xgmac_inst/rxgen/data [13]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/rx/Mmux_pause_value[15]_GND_40_o_mux_16_OUT131  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\U0/xgmac_inst/rxgen/data [14]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/rx/Mmux_pause_value[15]_GND_40_o_mux_16_OUT141  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\U0/xgmac_inst/rxgen/data [15]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/rx/Mmux_pause_value[15]_GND_40_o_mux_16_OUT151  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\U0/xgmac_inst/rxgen/data [0]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/xgmac_inst/rxgen/rx/Mmux_pause_value[15]_GND_40_o_mux_16_OUT161  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I1(\U0/xgmac_inst/rxgen/data [1]),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(\U0/xgmac_inst/rxgen/rx/pause_value[15]_GND_40_o_mux_16_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'h0110101010101010 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/Mmux_col_cnt[7]_GND_45_o_MUX_1763_o11  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_5226 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_5221 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [4]),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [1]),
    .I4(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [2]),
    .I5(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [3]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[7]_GND_45_o_MUX_1763_o )
  );
  LUT5 #(
    .INIT ( 32'h01101010 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/Mmux_col_cnt[7]_GND_45_o_MUX_1764_o11  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_5226 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_5221 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [3]),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [1]),
    .I4(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [2]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[7]_GND_45_o_MUX_1764_o )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/Mmux_col_cnt[7]_GND_45_o_MUX_1765_o11  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_5226 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_5221 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [1]),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [2]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[7]_GND_45_o_MUX_1765_o )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \U0/xgmac_inst/rsgen/detect_link_fail/Mmux_col_cnt[7]_GND_45_o_MUX_1766_o11  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_5226 ),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_5221 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt [1]),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/col_cnt[7]_GND_45_o_MUX_1766_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFAE ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[8]_MUX_584_o23  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [2]),
    .I1(\U0/xgmac_inst/txgen/txframer/d_in_d2 [16]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [1]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[8]_MUX_584_o22_5435 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFF2 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[26]_MUX_758_o21_SW1  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[3]_OR_97_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [4]),
    .I3(\U0/xgmac_inst/txgen/txframer/d_in_d2 [34]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[2]_OR_96_o ),
    .I5(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [3]),
    .O(N568)
  );
  LUT6 #(
    .INIT ( 64'h5555555500000004 ))
  \U0/xgmac_inst/txgen/txframer/_n11991  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o121 ),
    .O(\U0/xgmac_inst/txgen/txframer/_n1199 )
  );
  LUT5 #(
    .INIT ( 32'h88888088 ))
  \U0/xgmac_inst/txgen/txframer/_n119311  (
    .I0(\U0/xgmac_inst/txgen/txframer/_n11643 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[1]_crc_data_comb[1]_OR_124_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [1]),
    .O(\U0/xgmac_inst/txgen/txframer/_n11931 )
  );
  LUT6 #(
    .INIT ( 64'h8888888088888888 ))
  \U0/xgmac_inst/txgen/txframer/_n122211  (
    .I0(\U0/xgmac_inst/txgen/txframer/_n11643 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pad_d1[2]_crc_data_comb[2]_OR_125_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [1]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .O(\U0/xgmac_inst/txgen/txframer/_n12221 )
  );
  LUT6 #(
    .INIT ( 64'h88888888888888A8 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[36]_MUX_844_o121  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [5]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[2]_OR_96_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [3]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [4]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[35]_MUX_845_o21_5420 )
  );
  LUT6 #(
    .INIT ( 64'h8888888088888888 ))
  \U0/xgmac_inst/txgen/txframer/_n128011  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1[4]_crc_data_comb[4]_OR_127_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/_n11643 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [4]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[2]_OR_96_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [3]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .O(\U0/xgmac_inst/txgen/txframer/_n12801 )
  );
  LUT5 #(
    .INIT ( 32'hAA8AFFFF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_crc_mode_OR_345_o1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I3(\U0/xgmac_inst/txgen/is_pad [0]),
    .I4(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_crc_mode_OR_345_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55550004 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_22_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[2]_OR_96_o ),
    .I3(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o121 ),
    .I5(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[14]_MUX_578_o ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_22_glue_set_6093 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55550004 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_23_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[2]_OR_96_o ),
    .I3(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I4(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o121 ),
    .I5(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[15]_MUX_577_o ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_23_glue_set_6094 )
  );
  LUT6 #(
    .INIT ( 64'h77F777F777F70000 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_42_rstpot  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1[5]_crc_data_comb[5]_OR_128_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/_n11643 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[5]_OR_99_o ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I5(\U0/xgmac_inst/txgen/txframer/PWR_20_o_preamble_reg[34]_MUX_846_o ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_42_rstpot_6312 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF141014101410 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In6_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In4_5756 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment_2888 ),
    .O(N585)
  );
  LUT6 #(
    .INIT ( 64'hAAAA2820BEBA3C30 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In6_SW1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment_2888 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3-In4_5756 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .O(N586)
  );
  LUT6 #(
    .INIT ( 64'h7070707070700070 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count161  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_reg[7]_in_frame_reg_AND_257_o ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_comb ),
    .I4(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I5(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count16 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF9FFFFFFFF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/flip_int_glue_set_SW1  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/deferring ),
    .I3(\U0/xgmac_inst/txgen/tx_pause_control_i/count_set_int_889 ),
    .I4(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int_890 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/frame_waiting ),
    .O(N588)
  );
  LUT6 #(
    .INIT ( 64'h0400040004000000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_crc_pos_unsigned21  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes [1]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_past_3147 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF57 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_crc_pos_unsigned31  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_past_3147 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes [2]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_pos_unsigned [2])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF7 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[14]_MUX_578_o32_SW0  (
    .I0(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_pad_d1[2]_crc_data_comb[2]_OR_125_o ),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .I4(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .O(N40)
  );
  LUT5 #(
    .INIT ( 32'h44444404 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[16]_MUX_672_o23  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [3]),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[16]_MUX_672_o21_5409 ),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_1830 ),
    .I3(\U0/xgmac_inst/txgen/txframer/error_reg_1762 ),
    .I4(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[16]_MUX_672_o22_5410 )
  );
  LUT4 #(
    .INIT ( 16'hAABA ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_60_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[52]_MUX_996_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_60_glue_set_6062 )
  );
  LUT4 #(
    .INIT ( 16'hAABA ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_62_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[54]_MUX_994_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_62_glue_set_6063 )
  );
  LUT4 #(
    .INIT ( 16'hAABA ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_63_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[55]_MUX_993_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_63_glue_set_6064 )
  );
  LUT4 #(
    .INIT ( 16'hAABA ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_61_glue_set  (
    .I0(\U0/xgmac_inst/txgen/txframer/GND_18_o_preamble_reg[53]_MUX_995_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_61_glue_set_6065 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04040400 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_6_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[6]_is_pause_int[6]_OR_333_o ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_6_glue_set_6121 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04040400 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_5_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[5]_is_pause_int[5]_OR_330_o ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_5_glue_set_6122 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04040400 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_4_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[4]_is_pause_int[4]_OR_327_o ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_4_glue_set_6123 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04040400 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_3_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[3]_is_pause_int[3]_OR_324_o ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_3_glue_set_6124 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04040400 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_2_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[2]_is_pause_int[2]_OR_320_o ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_2_glue_set_6125 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04040400 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_1_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[1]_is_pause_int[1]_OR_316_o ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_1_glue_set_6126 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04040400 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_0_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[0]_is_pause_int[0]_OR_312_o ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/stat_byte_int_0_glue_set_6127 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFDFFFFFFFF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_eof_underrun_OR_408_o1_SW1  (
    .I0(\U0/xgmac_inst/txgen/ifg_dic_frame_761 ),
    .I1(\U0/xgmac_inst/txgen/ifs_mode_frame_762 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_alignment_2888 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I4(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mmux_lane_count_ones36 ),
    .O(N554)
  );
  LUT6 #(
    .INIT ( 64'hA888AA8808880A88 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count23  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count2 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count21_5735 ),
    .I2(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_comb ),
    .I4(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I5(\U0/xgmac_inst/txgen/mtu_size_frame [10]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[10] )
  );
  LUT6 #(
    .INIT ( 64'h2AAAFFAA2AAAAAAA ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In41  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count [1]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I5(\U0/xgmac_inst/txgen/tx_underrun ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In41_5707 )
  );
  LUT6 #(
    .INIT ( 64'h0070077000700070 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In47  (
    .I0(\U0/xgmac_inst/txgen/config_sync_i/fc_en_tx_866 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_req_reg_3146 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I4(\U0/xgmac_inst/txgen/tx_underrun ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_axi_eof_OR_358_o ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In47_5713 )
  );
  LUT4 #(
    .INIT ( 16'h1011 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In33  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I1(\U0/xgmac_inst/txgen/tx_underrun ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In33_5721 )
  );
  LUT4 #(
    .INIT ( 16'h5501 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In36  (
    .I0(\U0/xgmac_inst/txgen/tx_underrun ),
    .I1(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_status_int_890 ),
    .I2(\U0/xgmac_inst/txgen/tx_pause_control_i/count_set_int_889 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4_3155 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In36_5724 )
  );
  LUT5 #(
    .INIT ( 32'hFEEEEEEE ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[0]_is_pause_int[0]_OR_312_o<0>_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/crc_dv_reg [0]),
    .I1(\U0/xgmac_inst/txgen/is_data [0]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .O(N338)
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i631  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [56]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[56] )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i641  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [57]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out1 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[57] )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i651  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [58]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out2 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[58] )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i661  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [59]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out3 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[59] )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i691  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [60]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out4 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[60] )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i701  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [61]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out5 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[61] )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i711  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [62]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out6 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[62] )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i721  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [63]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out7 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[63] )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8A888088 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT521  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [24]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out ),
    .I5(\U0/xgmac_inst/txgen/pipe_dout[56] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<56> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8A888088 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT531  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [25]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out1 ),
    .I5(\U0/xgmac_inst/txgen/pipe_dout[57] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<57> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8A888088 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT541  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [26]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out2 ),
    .I5(\U0/xgmac_inst/txgen/pipe_dout[58] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<58> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8A888088 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT551  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [27]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out3 ),
    .I5(\U0/xgmac_inst/txgen/pipe_dout[59] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<59> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8A888088 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT571  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [28]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out4 ),
    .I5(\U0/xgmac_inst/txgen/pipe_dout[60] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<60> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8A888088 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT581  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [29]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out5 ),
    .I5(\U0/xgmac_inst/txgen/pipe_dout[61] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<61> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8A888088 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT591  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [30]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out6 ),
    .I5(\U0/xgmac_inst/txgen/pipe_dout[62] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<62> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8A888088 ))
  \U0/xgmac_inst/txgen/startalignment/Mmux_d_in[63]_d_in[31]_mux_0_OUT601  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/flip_out_799 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [31]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos<1>_mmx_out7 ),
    .I5(\U0/xgmac_inst/txgen/pipe_dout[63] ),
    .O(\U0/xgmac_inst/txgen/startalignment/d_in[63]_d_in[31]_mux_0_OUT<63> )
  );
  LUT5 #(
    .INIT ( 32'hA8880888 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count17  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count16 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes_reg_0_3101 ),
    .I2(\U0/xgmac_inst/txgen/mtu_en_frame_759 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_comb ),
    .I4(\U0/xgmac_inst/txgen/mtu_size_frame [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[0] )
  );
  LUT6 #(
    .INIT ( 64'h2222202222222222 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate42  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate4 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_764 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1_3189 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .O(\U0/xgmac_inst/txgen/is_terminate [1])
  );
  LUT6 #(
    .INIT ( 64'h2222202222222222 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate103  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate101_5699 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_764 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1_3189 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .O(\U0/xgmac_inst/txgen/is_terminate [4])
  );
  LUT6 #(
    .INIT ( 64'h00A200A2000000A2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_frame_byte_count8  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/in_frame_reg_3182 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail_direct[7] ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/axi_eof_d1_3275 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_pad_reg[7]_crc_mode_AND_256_o ),
    .I4(N342),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/jumbo_en_max_pkt_comb_AND_259_o ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/frame_byte_count[2] )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate61  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [2]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [0]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [1]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate611 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate6 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF5555666A ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<2>11  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [2]),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [0]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_3267 ),
    .I3(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [1]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/min_ifg_3257 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value [2])
  );
  LUT5 #(
    .INIT ( 32'hEDEDED11 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<1>11  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [1]),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/min_ifg_3257 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [0]),
    .I3(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_3267 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value [1])
  );
  LUT4 #(
    .INIT ( 16'h111E ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_Madd_xor<0>11  (
    .I0(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_3267 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_out_ifg_delay [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/min_ifg_3257 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value [0])
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_650_o_xo<0>3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_650_o_xo<0> ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_43_947 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_48_952 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_38_942 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_650_o_xo<0>1_5471 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1966 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_650_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_620_o_xo<0>3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_620_o_xo<0> ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_45_949 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_50_954 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_33_937 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_620_o_xo<0>1_5474 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1966 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_620_o )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_709_o4  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_709_o1_5510 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_709_o2_5511 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_709_o3_5512 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_2576 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_2567 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_709_o )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_690_o3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_690_o1_5513 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_2573 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_2584 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_2568 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_690_o2_5514 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_2566 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[27]_INV_690_o )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_551_o4  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_551_o2_5526 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_551_o3_5527 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_2561 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_2564 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_551_o1_5525 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[31]_INV_551_o )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_223_o3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_223_o1_5556 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_2562 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_2581 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_2565 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_223_o2_5557 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_2572 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1[30]_INV_223_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[60]_data_in[33]_XOR_532_o_xo<0>3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[60]_data_in[33]_XOR_532_o_xo<0> ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[60]_data_in[33]_XOR_532_o_xo<0>1_5591 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_33_937 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_55_959 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_59_963 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1983 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[60]_data_in[33]_XOR_532_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_914_o_xo<0>3  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_914_o_xo<0>1_5595 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_47_951 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_57_961 ),
    .I3(\U0/xgmac_inst/txgen/txframer/d_out_int_45_949 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_50_954 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_data_in[63]_data_in[32]_XOR_914_o_xo<0> ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/data_in[63]_data_in[32]_XOR_914_o )
  );
  LUT5 #(
    .INIT ( 32'h01010001 ))
  \U0/xgmac_inst/rxgen/decode/_n06772  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [2]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags[3]_non_error_ctrl[3]_OR_476_o ),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags[1]_non_error_ctrl[1]_OR_474_o ),
    .I3(\U0/xgmac_inst/rxgen/rxc_sync_reg1 [2]),
    .I4(\U0/xgmac_inst/rxgen/decode/error_code_reg [2]),
    .O(\U0/xgmac_inst/rxgen/decode/_n06773_5809 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAA6A ))
  \U0/xgmac_inst/rsgen/detect_link_fail/Maccum_seq_cnt_xor<1>11  (
    .I0(\U0/xgmac_inst/rsgen/detect_link_fail/Maccum_seq_cnt_lut [1]),
    .I1(\U0/xgmac_inst/rsgen/detect_link_fail/sm_active_5193 ),
    .I2(\U0/xgmac_inst/rsgen/detect_link_fail/seq_cnt [0]),
    .I3(\U0/xgmac_inst/rsgen/detect_link_fail/Maccum_seq_cnt_lut [0]),
    .I4(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_mismatch_5210 ),
    .I5(\U0/xgmac_inst/rsgen/detect_link_fail/seq_lower_mismatch_5209 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/Result [1])
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1312_o4  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1312_o1_5868 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1312_o2_5869 ),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1312_o3_5870 ),
    .I3(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [3]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [5]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/setb_24_4918 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/reg1[31]_INV_1312_o )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[33]_XOR_2232_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[33]_XOR_2232_o2_5908 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [42]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [56]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[33]_XOR_2232_o1_5907 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[33]_XOR_2232_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2614_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2614_o2_5919 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [56]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [49]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [61]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [32]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2614_o1_5918 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[32]_XOR_2614_o )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[32]_XOR_1873_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[32]_XOR_1873_o2_5921 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [42]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [56]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [50]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[32]_XOR_1873_o1_5920 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[60]_data_in[32]_XOR_1873_o )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_2164_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_2164_o1_5923 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_2164_o2_5924 ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [56]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [49]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [32]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[61]_data_in[32]_XOR_2164_o )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_1928_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_1928_o2_5930 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [56]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [52]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [42]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_1928_o1_5929 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[34]_XOR_1928_o )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[35]_XOR_2639_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[35]_XOR_2639_o1_5937 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[35]_XOR_2639_o2_5938 ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [56]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [52]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[35]_XOR_2639_o )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_1846_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_1846_o1_5951 ),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_1846_o2_5952 ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [56]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [49]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[59]_data_in[33]_XOR_1846_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2290_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2290_o2_5954 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [56]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [49]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [53]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [32]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2290_o1_5953 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2290_o )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2585_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2585_o2_5956 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [56]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [49]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [32]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2585_o1_5955 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[62]_data_in[32]_XOR_2585_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2467_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2467_o2_5958 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [42]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [56]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [53]),
    .I4(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .I5(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2467_o1_5957 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2467_o )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2526_o3  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2526_o2_5960 ),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [42]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [56]),
    .I3(\U0/xgmac_inst/rxgen/decode/crc_data [39]),
    .I4(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2526_o1_5959 ),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/data_in[63]_data_in[34]_XOR_2526_o )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \U0/xgmac_inst/rxgen/decode/data_valid_6_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg3_4719 ),
    .I1(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<6> ),
    .O(\U0/xgmac_inst/rxgen/decode/data_valid_6_glue_set_6154 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \U0/xgmac_inst/rxgen/decode/data_valid_5_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg3_4719 ),
    .I1(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<5> ),
    .O(\U0/xgmac_inst/rxgen/decode/data_valid_5_glue_set_6155 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \U0/xgmac_inst/rxgen/decode/data_valid_4_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg3_4719 ),
    .I1(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<4> ),
    .O(\U0/xgmac_inst/rxgen/decode/data_valid_4_glue_set_6156 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \U0/xgmac_inst/rxgen/decode/data_valid_3_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg3_4719 ),
    .I1(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<3> ),
    .O(\U0/xgmac_inst/rxgen/decode/data_valid_3_glue_set_6157 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \U0/xgmac_inst/rxgen/decode/data_valid_2_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg3_4719 ),
    .I1(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<2> ),
    .O(\U0/xgmac_inst/rxgen/decode/data_valid_2_glue_set_6158 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \U0/xgmac_inst/rxgen/decode/data_valid_1_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg3_4719 ),
    .I1(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<1> ),
    .O(\U0/xgmac_inst/rxgen/decode/data_valid_1_glue_set_6159 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \U0/xgmac_inst/rxgen/decode/data_valid_0_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg3_4719 ),
    .I1(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid[7]_full_bytes_valid[7]_mux_103_OUT<0> ),
    .O(\U0/xgmac_inst/rxgen/decode/data_valid_0_glue_set_6160 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/xgmac_inst/rxgen/pause_vector<0>1  (
    .I0(\U0/xgmac_inst/rxgen/add_pause_frame_srl16_3686 ),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/fc_en_rx_4000 ),
    .I2(\U0/xgmac_inst/rxgen/rx/pause_req_int_5148 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .O(rx_statistics_vector[27])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0001 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_ack_out1_SW3_G  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_2890 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1_1521 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ack_d2_3277 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .O(N604)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[11]_MUX_581_o11_SW1  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [1]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [2]),
    .O(N657)
  );
  LUT6 #(
    .INIT ( 64'h2222222722222222 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[11]_MUX_581_o11  (
    .I0(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I1(N657),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[48]_MUX_1000_o11 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_pad_d1[2]_crc_data_comb[2]_OR_125_o ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_data_d1 [2]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[11]_MUX_581_o11_1693 )
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux301  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [0]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3]),
    .I4(N659),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_2569 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux51_SW1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [5]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2137 ),
    .O(N661)
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux51  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [6]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [1]),
    .I4(N661),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_2575 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux41_SW1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2137 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2145 ),
    .O(N663)
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux41  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [5]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [1]),
    .I4(N663),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_2574 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux311_SW1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2145 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2149 ),
    .O(N665)
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux311  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [7]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [4]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [1]),
    .I4(N665),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_2573 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2[31]_reg1[31]_mux_10_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hA280FFFF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_0_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1_3333 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_column ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_value [0]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value [0]),
    .I4(\U0/xgmac_inst/txgen/ifg_dic_frame_761 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_0_glue_set_6148 )
  );
  LUT4 #(
    .INIT ( 16'hFF2A ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_req_reg_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_req_reg_3146 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count [0]),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count [1]),
    .I3(pause_req),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_req_reg_glue_set_6133 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_3266 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_2890 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_glue_set_6145 )
  );
  LUT5 #(
    .INIT ( 32'h11111110 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_reg_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1_3189 ),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_vector_c ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_next_reg_3165 ),
    .I3(N633),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_764 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_reg_glue_set_6119 )
  );
  LUT4 #(
    .INIT ( 16'hEEE0 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1_3152 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/mtusize_limit_exceeded_d1_glue_set_6142 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA8AA ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_reg_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_reg_3150 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I4(\U0/xgmac_inst/txgen/tx_start ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/start_reg_glue_set_6137 )
  );
  LUT4 #(
    .INIT ( 16'h888A ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/status_valid_glue_set_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_reg_3166 ),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/status_valid ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/underrun_store ),
    .I3(\U0/xgmac_inst/txgen/tx_underrun ),
    .O(N667)
  );
  LUT6 #(
    .INIT ( 64'h2222222F22222222 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/status_valid_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_d1_3189 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_tx_scheduled_2890 ),
    .I2(\U0/xgmac_inst/txgen/is_error ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/error_reg_3141 ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_vector_c ),
    .I5(N667),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/status_valid_glue_set_6118 )
  );
  LUT6 #(
    .INIT ( 64'h5455DCDD54555455 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_9_rstpot_SW1  (
    .I0(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[1]_MUX_495_o21_5391 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I5(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .O(N669)
  );
  LUT5 #(
    .INIT ( 32'h54445545 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_9_rstpot  (
    .I0(\U0/xgmac_inst/txgen/txframer/_n11931 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [1]),
    .I4(N669),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_9_rstpot_6319 )
  );
  LUT6 #(
    .INIT ( 64'hFFF78880BBB38880 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_byte_en_reg[6]_byte_en[6]_mux_4_OUT21  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_pos_out [2]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [2]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h4545FF4545454545 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_17_rstpot_SW1  (
    .I0(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[9]_MUX_583_o21_5422 ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[2]_OR_96_o ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_underrun_d1_1831 ),
    .I5(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [2]),
    .O(N671)
  );
  LUT5 #(
    .INIT ( 32'h54445545 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_17_rstpot  (
    .I0(\U0/xgmac_inst/txgen/txframer/_n12221 ),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [9]),
    .I4(N671),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_17_rstpot_6317 )
  );
  LUT6 #(
    .INIT ( 64'hFF7FFFFFFFFFFFFF ))
  \U0/xgmac_inst/rxgen/synchronise/mux_control_glue_set_SW1  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [35]),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [36]),
    .I2(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [37]),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [34]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [38]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [39]),
    .O(N673)
  );
  LUT6 #(
    .INIT ( 64'h5555555504000000 ))
  \U0/xgmac_inst/rxgen/synchronise/mux_control_glue_set  (
    .I0(\U0/xgmac_inst/rxgen/synchronise/start_lane0_comb_4146 ),
    .I1(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [32]),
    .I2(N673),
    .I3(\U0/xgmac_inst/rxgen/synchronise/rxd_reg1 [33]),
    .I4(\U0/xgmac_inst/rxgen/synchronise/rxc_reg1 [4]),
    .I5(\U0/xgmac_inst/rxgen/synchronise/mux_control_4220 ),
    .O(\U0/xgmac_inst/rxgen/synchronise/mux_control_glue_set_6149 )
  );
  LUT6 #(
    .INIT ( 64'h22222A22AAAAAAAA ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_10_rstpot  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_10_glue_set_6095 ),
    .I1(\U0/xgmac_inst/txgen/txframer/_n11643 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [1]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_pad_d1[1]_crc_data_comb[1]_OR_124_o ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_10_rstpot_6320 )
  );
  LUT6 #(
    .INIT ( 64'h8282828282828280 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[6]_is_pause_int[6]_OR_333_o<6>_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [6]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(N334)
  );
  LUT6 #(
    .INIT ( 64'h8282828282828280 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_data_int[4]_is_pause_int[4]_OR_327_o<4>_SW0  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [4]),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .O(N336)
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT33  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [11]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT43  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [12]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT52  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [13]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT62  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [14]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT71  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [15]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT112  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [19]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT131  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [20]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT141  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [21]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT151  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [22]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT161  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [23]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT201  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [27]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT211  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [28]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT221  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [29]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT241  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [30]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT251  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [31]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT311  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [37]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<37> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT321  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [38]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<38> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT381  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [43]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<43> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT391  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [44]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<44> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT401  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [45]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<45> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT411  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [46]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<46> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT421  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [47]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<47> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT471  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [51]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<51> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT481  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [52]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<52> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT491  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [53]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<53> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT501  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [54]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<54> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT511  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [55]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<55> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT551  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [59]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<59> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT561  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [5]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT571  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [60]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<60> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT581  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [61]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<61> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT591  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [62]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<62> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT601  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [63]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<63> )
  );
  LUT5 #(
    .INIT ( 32'h20202022 ))
  \U0/xgmac_inst/rsgen/transmit_link_fail/Mmux_txd_in[63]_GND_44_o_mux_4_OUT611  (
    .I0(\U0/xgmac_inst/txgen/startalignment/d_out [6]),
    .I1(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I2(\U0/xgmac_inst/rsgen/transmit_link_fail/rs_disable_reg_5299 ),
    .I3(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/local_fail_reg ),
    .I4(\NlwRenamedSig_OI_U0/xgmac_inst/rsgen/remote_fail_reg ),
    .O(\U0/xgmac_inst/rsgen/transmit_link_fail/txd_in[63]_GND_44_o_mux_4_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h0040004000000040 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_crc_insert_int1311  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/crc_mode_frame_742 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/axi_eof_reg_2884 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_crc_insert_int11 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/xgmac_inst/txgen/txframer/terminate_found1  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[2]_OR_96_o ),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [3]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [4]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [5]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [6]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [7]),
    .O(\U0/xgmac_inst/txgen/txframer/terminate_found )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n2077_xo<0>1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_2580 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_2581 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_2571 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n2077 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor__n1963_xo<0>2  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_58_962 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_out_int_34_938 ),
    .I2(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1963 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/xgmac_inst/rxgen/decode/rx_errors_stage1[7]_terminate_flag_AND_368_o21  (
    .I0(\U0/xgmac_inst/rxgen/decode/terminate_flags [4]),
    .I1(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .I2(\U0/xgmac_inst/rxgen/decode/terminate_flags [1]),
    .I3(\U0/xgmac_inst/rxgen/decode/terminate_flags [2]),
    .I4(\U0/xgmac_inst/rxgen/decode/terminate_flags [3]),
    .I5(\U0/xgmac_inst/rxgen/decode/terminate_flags [5]),
    .O(\U0/xgmac_inst/rxgen/decode/rx_errors_stage1[7]_terminate_flag_AND_368_o2 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1780_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [17]),
    .I1(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [22]),
    .I2(\U0/xgmac_inst/rxgen/calculate_crc/reg1 [21]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1780 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/xgmac_inst/rxgen/calculate_crc/Mxor__n1598_xo<0>1  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_data [18]),
    .I1(\U0/xgmac_inst/rxgen/decode/crc_data [15]),
    .I2(\U0/xgmac_inst/rxgen/decode/crc_data [5]),
    .O(\U0/xgmac_inst/rxgen/calculate_crc/_n1598 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[14]_MUX_578_o3311  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_pause_d1 [7]),
    .I1(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I2(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [0]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_pad_d1[2]_crc_data_comb[2]_OR_125_o ),
    .I5(\U0/xgmac_inst/txgen/txframer/pause_tx_count_d1 [1]),
    .O(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[11]_MUX_581_o13 )
  );
  LUT6 #(
    .INIT ( 64'h4444444400004000 ))
  \U0/xgmac_inst/txgen/txframer/_n13541  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I1(\U0/xgmac_inst/txgen/txframer/_n11643 ),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_insert_d1_1830 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_pos_d1 [2]),
    .I4(\U0/xgmac_inst/txgen/txframer/error_reg_1762 ),
    .I5(\U0/xgmac_inst/txgen/txframer/is_pad_d1 [7]),
    .O(\U0/xgmac_inst/txgen/txframer/_n1354 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAAAEAAAEA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i84  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i8 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i81_5607 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i101_2735 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [12]),
    .O(\U0/xgmac_inst/txgen/pipe_dout[12] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAAAEAAAEA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i66  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i6 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i61 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i101_2735 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [11]),
    .O(\U0/xgmac_inst/txgen/pipe_dout[11] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAAAEAAAEA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i412  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i4 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i41 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i101_2735 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [10]),
    .O(\U0/xgmac_inst/txgen/pipe_dout[10] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAAAEAAAEA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i804  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i80 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i801_5613 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i101_2735 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [9]),
    .O(\U0/xgmac_inst/txgen/pipe_dout[9] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAAAEAAAEA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i784  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i78 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i781_5615 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i101_2735 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [8]),
    .O(\U0/xgmac_inst/txgen/pipe_dout[8] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAAAEAAAEA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i144  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i14 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i141_5617 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i101_2735 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [15]),
    .O(\U0/xgmac_inst/txgen/pipe_dout[15] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAAAEAAAEA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i124  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i12 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i121_5619 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i101_2735 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [14]),
    .O(\U0/xgmac_inst/txgen/pipe_dout[14] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAAAEAAAEA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i104  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i10 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i102_5621 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i101_2735 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [13]),
    .O(\U0/xgmac_inst/txgen/pipe_dout[13] )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate121  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_crc_mode_OR_345_o ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/is_underrun_764 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/term_next_reg_3165 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_is_terminate12 )
  );
  LUT4 #(
    .INIT ( 16'hEEA2 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_stats_update_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_stats_update_3154 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_stats_update_glue_set_6141 )
  );
  LUT5 #(
    .INIT ( 32'hF8AA08AA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_byte_en_reg[6]_byte_en[6]_mux_4_OUT41  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [4]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I4(\U0/xgmac_inst/txgen/txframer/crc_pos_out [2]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hDDD0 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_past_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_past_3147 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_past_glue_set_6134 )
  );
  LUT5 #(
    .INIT ( 32'h11110010 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_rstpot  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay[7] ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg_2730 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_rstpot_6281 )
  );
  LUT6 #(
    .INIT ( 64'hA8AAABAAA8AAA8AA ))
  \U0/xgmac_inst/rxgen/rx/pause_opcode_int_rstpot  (
    .I0(\U0/xgmac_inst/rxgen/rx/pause_opcode_int_5146 ),
    .I1(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/good_frame ),
    .I2(\NlwRenamedSig_OI_U0/xgmac_inst/rxgen/error_detection/bad_frame ),
    .I3(\U0/xgmac_inst/rxgen/config_sync_i/rx_cust_preamble_3999 ),
    .I4(\U0/xgmac_inst/rxgen/rx/data_count [0]),
    .I5(\U0/xgmac_inst/rxgen/rx/data_count [1]),
    .O(\U0/xgmac_inst/rxgen/rx/pause_opcode_int_rstpot_6275 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEFEE4044 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_7_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [7]),
    .I2(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_3149 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count7 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_cst ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_7_glue_set_6113 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEFEE4044 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_5_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [5]),
    .I2(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_3149 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count5 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_cst ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_5_glue_set_6114 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEFEE4044 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_4_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [4]),
    .I2(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_3149 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count4 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_cst ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_4_glue_set_6115 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEFEE4044 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_3_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [3]),
    .I2(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_3149 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count3 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_cst ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_3_glue_set_6116 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEFEE4044 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_2_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/load_max_count_3179 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count [2]),
    .I2(\U0/xgmac_inst/txgen/jumbo_en_frame_760 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_3149 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_max_count2 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_cst ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_2_glue_set_6117 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8828 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/underrun_store_glue_set  (
    .I0(\NlwRenamedSig_OI_U0/xgmac_inst/txgen/tx_controller_inst/state_inst/underrun_store ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I4(\U0/xgmac_inst/txgen/tx_underrun ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/underrun_store_glue_set_6138 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA8AA ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_3265 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/_n0224 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_glue_set_6144 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[5]_OR_99_o1  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [3]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [4]),
    .I5(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [5]),
    .O(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[5]_OR_99_o )
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1872_inv1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I1(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_2600 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/_n1872_inv )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT110  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [8]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_0_904 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT210  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [18]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_10_914 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT310  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [19]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_11_915 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT410  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [20]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_12_916 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT57  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [21]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_13_917 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT61  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [22]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_14_918 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT71  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [23]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_15_919 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT81  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [24]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_16_920 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT91  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [25]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_17_921 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT101  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [26]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_18_922 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT111  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [27]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_19_923 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT121  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [9]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_1_905 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT131  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [28]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_20_924 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT141  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [29]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_21_925 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT151  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [30]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_22_926 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT161  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [31]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_23_927 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT171  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [32]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_24_928 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT181  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [33]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_25_929 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT191  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [34]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_26_930 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT201  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [35]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_27_931 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT211  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [36]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_28_932 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT221  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [37]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_29_933 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT231  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [10]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_2_906 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT241  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [38]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_30_934 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT251  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [39]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_31_935 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT261  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [40]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_32_936 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<32> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT271  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [41]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_33_937 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<33> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT281  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [42]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_34_938 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<34> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT291  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [43]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_35_939 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<35> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT301  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [44]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_36_940 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<36> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT311  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [45]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_37_941 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<37> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT321  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [46]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_38_942 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<38> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT331  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [47]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_39_943 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<39> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT341  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [11]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_3_907 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT351  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [48]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_40_944 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<40> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT361  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [49]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_41_945 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<41> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT371  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [50]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_42_946 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<42> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT381  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [51]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_43_947 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<43> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT391  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [52]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_44_948 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<44> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT401  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [53]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_45_949 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<45> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT411  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [54]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_46_950 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<46> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT421  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [55]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_47_951 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<47> )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT431  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_48_952 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<48> )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT441  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_49_953 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<49> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT451  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [12]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_4_908 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT461  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_50_954 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<50> )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT471  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_51_955 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<51> )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT481  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_52_956 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<52> )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT491  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_53_957 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<53> )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT501  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_54_958 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<54> )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT511  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_out_int_55_959 ),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<55> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT521  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [13]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_5_909 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT531  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [14]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_6_910 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT541  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [15]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_7_911 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT551  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [16]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_8_912 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_GND_23_o_data_in[55]_mux_6_OUT561  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [17]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/txframer/d_out_int_9_913 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/GND_23_o_data_in[55]_mux_6_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_byte_en_reg[6]_byte_en[6]_mux_4_OUT11  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [1]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/byte_en[0] ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_byte_en_reg[6]_byte_en[6]_mux_4_OUT31  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [3]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/byte_en[2] ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hEEAE22A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_byte_en_reg[6]_byte_en[6]_mux_4_OUT51  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [5]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/byte_en[4] ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h0000AA2AAA2A0000 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/PWR_31_o_GND_28_o_OR_417_o1  (
    .I0(\U0/xgmac_inst/txgen/tx_underrun ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/data_avail_reg [7]),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_3265 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .I5(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/PWR_31_o_GND_28_o_OR_417_o )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/mux301_SW1  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [7]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [6]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [25]),
    .O(N659)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[4]_OR_98_o1  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [1]),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [2]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [3]),
    .I4(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [4]),
    .O(\U0/xgmac_inst/txgen/txframer/is_terminate_d1[0]_is_terminate_d1[4]_OR_98_o )
  );
  LUT5 #(
    .INIT ( 32'h8BAA8AAA ))
  \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_3267 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd1_3272 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd2_3271 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/state_FSM_FFd3_3270 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_3266 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/pause_crc_reg_glue_set_6146 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_byte_en_reg[6]_byte_en[6]_mux_4_OUT71  (
    .I0(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I1(\U0/xgmac_inst/txgen/txframer/crc_pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/txframer/crc_pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hF8AA08AA08AA08AA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mmux_byte_en_reg[6]_byte_en[6]_mux_4_OUT61  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [6]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I2(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_2731 ),
    .I4(\U0/xgmac_inst/txgen/txframer/crc_pos_out [2]),
    .I5(\U0/xgmac_inst/txgen/txframer/crc_pos_out [1]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg[6]_byte_en[6]_mux_4_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h0000E0EE ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_reg_glue_set  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_reg_3151 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_len_past ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .I4(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_pkt_reg_glue_set_6139 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/PWR_25_o_byte_en[7]_equal_3_o<7>  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/calculating_2228 ),
    .I1(\U0/xgmac_inst/txgen/txframer/crc_insert_out_892 ),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/PWR_25_o_byte_en[7]_equal_3_o )
  );
  MUXF7   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In24  (
    .I0(N677),
    .I1(N678),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In25_5729 )
  );
  LUT6 #(
    .INIT ( 64'h8008880880088888 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In24_F  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In21 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In1 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/deferring ),
    .I5(\U0/xgmac_inst/txgen/tx_underrun ),
    .O(N677)
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In24_G  (
    .I0(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3148 ),
    .O(N678)
  );
  MUXF7   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_word_GND_16_o_OR_14_o3  (
    .I0(N679),
    .I1(N680),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_word_GND_16_o_OR_14_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000100010000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_word_GND_16_o_OR_14_o3_F  (
    .I0(tx_axis_tvalid),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I4(\U0/xgmac_inst/txgen/config_sync_i/tx_cust_preamble_865 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_d1_1520 ),
    .O(N679)
  );
  LUT5 #(
    .INIT ( 32'h88888088 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/last_word_GND_16_o_OR_14_o3_G  (
    .I0(tx_axis_tlast),
    .I1(tx_axis_tvalid),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .O(N680)
  );
  MUXF7   \U0/xgmac_inst/txgen/txframer/d_out_int_0_glue_rst  (
    .I0(N681),
    .I1(N682),
    .S(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_0_glue_rst_6101 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA2202 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_0_glue_rst_F  (
    .I0(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_PWR_20_o_MUX_408_o31_5451 ),
    .I1(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o121 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I5(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .O(N681)
  );
  LUT6 #(
    .INIT ( 64'hFFF2FF00FFF2FFF2 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_0_glue_rst_G  (
    .I0(\U0/xgmac_inst/txgen/txframer/d_in_d2 [0]),
    .I1(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_terminate_d1 [0]),
    .I3(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I4(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I5(\U0/xgmac_inst/txgen/txframer/Mmux_PWR_20_o_preamble_reg[18]_MUX_670_o121 ),
    .O(N682)
  );
  MUXF7   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i493  (
    .I0(N683),
    .I1(N684),
    .S(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(\U0/xgmac_inst/txgen/pipe_dout[44] )
  );
  LUT6 #(
    .INIT ( 64'hEAEAEA2A2AEA2A2A ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i493_F  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [44]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [28]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [20]),
    .O(N683)
  );
  LUT6 #(
    .INIT ( 64'hAEAEAEA2A2AEA2A2 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i493_G  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [44]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_insert_d1_AND_175_o ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [12]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [4]),
    .O(N684)
  );
  MUXF7   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT303  (
    .I0(N685),
    .I1(N686),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT302 )
  );
  LUT4 #(
    .INIT ( 16'h5540 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT303_F  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_1495 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [4]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .O(N685)
  );
  LUT6 #(
    .INIT ( 64'h4545450540404000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT303_G  (
    .I0(tx_axis_tuser),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [4]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<4> ),
    .O(N686)
  );
  MUXF7   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT273  (
    .I0(N687),
    .I1(N688),
    .S(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT272 )
  );
  LUT4 #(
    .INIT ( 16'h1011 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT273_F  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [3]),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_1495 ),
    .O(N687)
  );
  LUT6 #(
    .INIT ( 64'h4545450540404000 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Mmux_axi_tx_state[3]_X_15_o_wide_mux_77_OUT273_G  (
    .I0(tx_axis_tuser),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [3]),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/mtusize_limit_exceeded_int_968 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd3_1498 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd2_1499 ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter[14]_GND_16_o_add_71_OUT<3> ),
    .O(N688)
  );
  MUXF7   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In5  (
    .I0(N689),
    .I1(N690),
    .S(\U0/xgmac_inst/txgen/data_ack_int ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In )
  );
  LUT4 #(
    .INIT ( 16'hEA40 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In5_F  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I2(tx_axis_tlast),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In3_5354 ),
    .O(N689)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD8F8FFFF88A8 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In5_G  (
    .I0(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4_1497 ),
    .I1(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In3_5354 ),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd1_1500 ),
    .I3(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/custom_preamble_en_qualify_1495 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/axi_tx_state_FSM_FFd4-In2_5353 ),
    .I5(tx_axis_tlast),
    .O(N690)
  );
  MUXF7   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_ack_tx_axis_in_ack_d1_OR_47_o1  (
    .I0(N691),
    .I1(N692),
    .S(\U0/xgmac_inst/txgen/tx_controller_inst/deferring ),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_ack_tx_axis_in_ack_d1_OR_47_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF11541110 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_ack_tx_axis_in_ack_d1_OR_47_o1_F  (
    .I0(N330),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/config_sync_i/tx_en_870 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/data_avail[7]_axi_eof_OR_358_o ),
    .I5(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1_1521 ),
    .O(N691)
  );
  LUT5 #(
    .INIT ( 32'hFFFF0100 ))
  \U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_ack_tx_axis_in_ack_d1_OR_47_o1_G  (
    .I0(N330),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I3(\U0/xgmac_inst/txgen/config_sync_i/tx_en_870 ),
    .I4(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/tx_axis_in_ack_d1_1521 ),
    .O(N692)
  );
  MUXF7   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i622  (
    .I0(N693),
    .I1(N694),
    .S(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i622_5630 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA22288088000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i622_F  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [15]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [16]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [23]),
    .O(N693)
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i622_G  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [31]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [7]),
    .O(N694)
  );
  MUXF7   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i422  (
    .I0(N695),
    .I1(N696),
    .S(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .O(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i422_5659 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i422_F  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [7]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [31]),
    .O(N695)
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i422_G  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_select_2229 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [23]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [8]),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [15]),
    .O(N696)
  );
  MUXF7   \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i764  (
    .I0(N697),
    .I1(N698),
    .S(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/insert_out_708 ),
    .O(\U0/xgmac_inst/txgen/pipe_dout[7] )
  );
  LUT6 #(
    .INIT ( 64'hEEEEAAAA222AAAAA ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i764_F  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [7]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I4(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I5(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i76 ),
    .O(N697)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_d_out_i764_G  (
    .I0(\U0/xgmac_inst/txgen/crc_pipeline_inst/pipeline_inst/d_out [7]),
    .I1(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_2748 ),
    .I2(\U0/xgmac_inst/txgen/crc_pipeline_inst/insertcrc_inst/Mmux_pos[2]_crc[7]_wide_mux_0_OUT17 ),
    .I3(\U0/xgmac_inst/txgen/crc_pipeline_inst/crc [7]),
    .O(N698)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF8F8FFF8 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_59_glue_set_F  (
    .I0(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[51]_MUX_997_o11 ),
    .I1(\U0/xgmac_inst/txgen/txframer/d_in_d2 [59]),
    .I2(\U0/xgmac_inst/txgen/txframer/Mmux_GND_18_o_preamble_reg[51]_MUX_997_o211 ),
    .I3(\U0/xgmac_inst/txgen/txframer/is_error_comb_1717 ),
    .I4(\U0/xgmac_inst/txgen/txframer/terminate_found ),
    .I5(N42),
    .O(N699)
  );
  MUXF7   \U0/xgmac_inst/rxgen/decode/data_valid_7_glue_set  (
    .I0(N701),
    .I1(N702),
    .S(\U0/xgmac_inst/rxgen/config_sync_i/rx_crc_mode_4005 ),
    .O(\U0/xgmac_inst/rxgen/decode/data_valid_7_glue_set_6153 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFBA8ABA8ABA8A ))
  \U0/xgmac_inst/rxgen/decode/data_valid_7_glue_set_F  (
    .I0(\U0/xgmac_inst/rxgen/decode/crc_bytes_valid [7]),
    .I1(\U0/xgmac_inst/rxgen/config_sync_i/rx_lt_disable_4002 ),
    .I2(\U0/xgmac_inst/rxgen/decode/padding_3829 ),
    .I3(\U0/xgmac_inst/rxgen/decode/data_bytes_valid [7]),
    .I4(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg3_4719 ),
    .I5(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .O(N701)
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \U0/xgmac_inst/rxgen/decode/data_valid_7_glue_set_G  (
    .I0(\U0/xgmac_inst/rxgen/decode/preserve_preamble_reg3_4719 ),
    .I1(\U0/xgmac_inst/rxgen/frame_start_reg2_5121 ),
    .I2(\U0/xgmac_inst/rxgen/decode/full_bytes_valid [7]),
    .O(N702)
  );
  MUXF7   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/error_reg_rstpot1  (
    .I0(N703),
    .I1(N704),
    .S(\U0/xgmac_inst/txgen/is_error ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/error_reg_rstpot1_6324 )
  );
  LUT5 #(
    .INIT ( 32'h40400440 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/error_reg_rstpot1_F  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/error_reg_3141 ),
    .I2(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3157 ),
    .I3(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3158 ),
    .I4(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/state_FSM_FFd3_3156 ),
    .O(N703)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/error_reg_rstpot1_G  (
    .I0(\U0/xgmac_inst/sync_tx_reset_i/reset_out_548 ),
    .I1(\U0/xgmac_inst/txgen/is_start ),
    .I2(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .O(N704)
  );
  INV   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_lut<2>_INV_0  (
    .I(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [2]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_last_if_byte_counter[14]_GND_16_o_add_7_OUT_lut<2> )
  );
  INV   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<14>_INV_0  (
    .I(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [14]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<14> )
  );
  INV   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<13>_INV_0  (
    .I(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [13]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<13> )
  );
  INV   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<12>_INV_0  (
    .I(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [12]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<12> )
  );
  INV   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<11>_INV_0  (
    .I(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [11]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<11> )
  );
  INV   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<10>_INV_0  (
    .I(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [10]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<10> )
  );
  INV   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<9>_INV_0  (
    .I(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [9]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<9> )
  );
  INV   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<8>_INV_0  (
    .I(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [8]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<8> )
  );
  INV   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<7>_INV_0  (
    .I(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [7]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<7> )
  );
  INV   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<6>_INV_0  (
    .I(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [6]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<6> )
  );
  INV   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<5>_INV_0  (
    .I(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [5]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<5> )
  );
  INV   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<4>_INV_0  (
    .I(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [4]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Msub_GND_16_o_GND_16_o_sub_84_OUT<14:0>_lut<4> )
  );
  INV   \U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_lut<2>_INV_0  (
    .I(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/if_byte_counter [2]),
    .O(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/Madd_if_byte_counter[14]_GND_16_o_add_9_OUT_lut<2> )
  );
  INV   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_lut<0>_INV_0  (
    .I(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/byte_count [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mcount_byte_count_lut [0])
  );
  INV   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_lut<2>_INV_0  (
    .I(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/last_bytes_reg_2_3103 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Madd_byte_count_reg[11]_GND_27_o_add_276_OUT_lut<2> )
  );
  INV   \U0/xgmac_inst/rxgen/decode/Mcount_counter_lut<0>_INV_0  (
    .I(\U0/xgmac_inst/rxgen/decode/counter_0_3849 ),
    .O(\U0/xgmac_inst/rxgen/decode/Mcount_counter_lut [0])
  );
  INV   \U0/xgmac_inst/txgen/crc_mode_n1_INV_0  (
    .I(tx_configuration_vector[3]),
    .O(\U0/xgmac_inst/txgen/crc_mode_n )
  );
  INV   \U0/xgmac_inst/txgen/tx_pause_control_i/Mcount_pause_quanta_xor<0>11_INV_0  (
    .I(\U0/xgmac_inst/txgen/tx_pause_control_i/pause_quanta [0]),
    .O(\U0/xgmac_inst/txgen/tx_pause_control_i/Result [0])
  );
  INV   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/Mmux_pause_data_count[2]_GND_27_o_mux_90_OUT11_INV_0  (
    .I(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/pause_data_count[2]_GND_27_o_mux_90_OUT<0> )
  );
  INV   \U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_INV_990_o1_INV_0  (
    .I(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_3149 ),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/state_inst/max_count_enable_INV_990_o )
  );
  INV   \U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Mcount_frame_offset_xor<0>11_INV_0  (
    .I(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/frame_offset [0]),
    .O(\U0/xgmac_inst/txgen/tx_controller_inst/ifg_control_inst/Result [0])
  );
  INV   \U0/xgmac_inst/rxgen/decode/terminate_flags[4]_INV_1109_o1_INV_0  (
    .I(\U0/xgmac_inst/rxgen/decode/terminate_flags [4]),
    .O(\U0/xgmac_inst/rxgen/decode/terminate_flags[4]_INV_1109_o )
  );
  INV   \U0/xgmac_inst/rxgen/decode/terminate_flags[0]_INV_1088_o1_INV_0  (
    .I(\U0/xgmac_inst/rxgen/decode/terminate_flags [0]),
    .O(\U0/xgmac_inst/rxgen/decode/terminate_flags[0]_INV_1088_o )
  );
  INV   \U0/xgmac_inst/rxgen/error_detection/reset_inv1_INV_0  (
    .I(\U0/xgmac_inst/sync_rx_reset_i/reset_out_547 ),
    .O(\U0/xgmac_inst/rxgen/error_detection/reset_inv )
  );
  INV   \U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_INV_1769_o1_INV_0  (
    .I(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_5226 ),
    .O(\U0/xgmac_inst/rsgen/detect_link_fail/seq_upper_INV_1769_o )
  );
  INV   \U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<0>_INV_0  (
    .I(\U0/xgmac_inst/rxgen/decode/dest_add [1]),
    .O(\U0/xgmac_inst/rxgen/address_decoding/GND_39_o_dest_add[47]_equal_1_o<47>_wg_lut<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/xgmac_inst/txgen/txframer/d_out_int_59_glue_set1  (
    .I0(\U0/xgmac_inst/txgen/txframer/is_start_d1_3187 ),
    .I1(N699),
    .I2(\U0/xgmac_inst/txgen/axi_tx_xgmac_i/preamble_reg [51]),
    .O(\U0/xgmac_inst/txgen/txframer/d_out_int_59_glue_set )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/error_detection/Mshreg_crc_delay_srl16_4  (
    .A0(N0),
    .A1(N0),
    .A2(N1),
    .A3(N1),
    .CE(\U0/xgmac_inst/rxgen/error_detection/reset_inv ),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/decode/terminate_flag_3831 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/Mshreg_crc_delay_srl16_4_6418 ),
    .Q15(\NLW_U0/xgmac_inst/rxgen/error_detection/Mshreg_crc_delay_srl16_4_Q15_UNCONNECTED )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/rxgen/error_detection/crc_delay_srl16_4  (
    .C(rx_clk0),
    .CE(\U0/xgmac_inst/rxgen/error_detection/reset_inv ),
    .D(\U0/xgmac_inst/rxgen/error_detection/Mshreg_crc_delay_srl16_4_6418 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/crc_delay_srl16 [4])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mshreg_last_data_delay_7  (
    .A0(N0),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CE(N0),
    .CLK(tx_clk0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay[0] ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mshreg_last_data_delay_7_6419 ),
    .Q15(\NLW_U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mshreg_last_data_delay_7_Q15_UNCONNECTED )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_7  (
    .C(tx_clk0),
    .CE(N0),
    .D(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mshreg_last_data_delay_7_6419 ),
    .Q(\U0/xgmac_inst/txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay[7] )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/xgmac_inst/rxgen/error_detection/Mshreg_start_delay_srl16_4  (
    .A0(N1),
    .A1(N1),
    .A2(N0),
    .A3(N1),
    .CE(\U0/xgmac_inst/rxgen/error_detection/reset_inv ),
    .CLK(rx_clk0),
    .D(\U0/xgmac_inst/rxgen/start_code_found_reg_3553 ),
    .Q(\U0/xgmac_inst/rxgen/error_detection/start_delay_srl16 [4]),
    .Q15(\NLW_U0/xgmac_inst/rxgen/error_detection/Mshreg_start_delay_srl16_4_Q15_UNCONNECTED )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
