verilog work "../../Final Project  Sound Analysis/Verilog Files/variable_gain.v"
verilog work "../../Final Project  Sound Analysis/Verilog Files/signed_binary_12bit_to_dB.v"
verilog work "../../Final Project  Sound Analysis/Verilog Files/mybram.v"
verilog work "../../Final Project  Sound Analysis/Verilog Files/compression_level_detector.v"
verilog work "../../Final Project  Sound Analysis/Verilog Files/compression_gain_computer.v"
verilog work "../../Final Project  Sound Analysis/Verilog Files/limiter_module.v"
verilog work "../../Final Project  Sound Analysis/Verilog Files/fir31.v"
verilog work "../../Final Project  Sound Analysis/Verilog Files/delay_module.v"
verilog work "../../Final Project  Sound Analysis/Verilog Files/compression.v"
verilog work "../../Final Project  Sound Analysis/Verilog Files/audio_FSM.v"
