# RISC-V_Practice
RISC-V_Practice

This is a project for the Verilog course.

This project includes a RISC-V CPU with five stages. Five stages mean the Instruction Fetch (IF), Instruction Decode (ID), 
Execute (EX), Memory (MEM) and Write Back (WB).
