T_1\r\nF_1 ( struct V_1 * V_2 ,\r\nT_2 * V_3 , T_2 * V_4 , T_2 * V_5 , T_2 * V_6 , T_2 * V_7 , T_2 * V_8 )\r\n{\r\nstruct V_9 V_10 ;\r\nT_1 V_11 = 0x0000 ;\r\nif ( ! V_9 ( V_2 , 'P' , & V_10 ) ) {\r\nif ( V_10 . V_12 == 1 )\r\nV_11 = F_2 ( V_2 , V_10 . V_13 + 4 ) ;\r\nelse\r\nif ( V_10 . V_12 == 2 )\r\nV_11 = F_2 ( V_2 , V_10 . V_13 + 8 ) ;\r\nif ( V_11 ) {\r\n* V_3 = F_3 ( V_2 , V_11 + 0 ) ;\r\nswitch ( * V_3 ) {\r\ncase 0x10 :\r\n* V_4 = F_3 ( V_2 , V_11 + 1 ) ;\r\n* V_5 = F_3 ( V_2 , V_11 + 2 ) ;\r\n* V_6 = F_3 ( V_2 , V_11 + 3 ) ;\r\n* V_7 = 0 ;\r\n* V_8 = 0 ;\r\nreturn V_11 ;\r\ncase 0x20 :\r\n* V_4 = F_3 ( V_2 , V_11 + 1 ) ;\r\n* V_5 = F_3 ( V_2 , V_11 + 5 ) ;\r\n* V_6 = F_3 ( V_2 , V_11 + 2 ) ;\r\n* V_7 = F_3 ( V_2 , V_11 + 4 ) ;\r\n* V_8 = F_3 ( V_2 , V_11 + 3 ) ;\r\nreturn V_11 ;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\n}\r\nreturn 0x0000 ;\r\n}\r\nT_1\r\nF_4 ( struct V_1 * V_2 , int V_14 ,\r\nT_2 * V_3 , T_2 * V_4 , T_2 * V_5 , T_2 * V_6 )\r\n{\r\nT_2 V_7 , V_8 ;\r\nT_1 V_11 = F_1 ( V_2 , V_3 , V_4 , V_5 , V_6 , & V_7 , & V_8 ) ;\r\nif ( V_11 && V_14 < * V_5 ) {\r\nV_11 += * V_4 + V_14 * ( * V_6 + ( V_7 * V_8 ) ) ;\r\n* V_4 = * V_6 ;\r\n* V_5 = V_7 ;\r\n* V_6 = V_8 ;\r\nreturn V_11 ;\r\n}\r\nreturn 0x0000 ;\r\n}\r\nT_1\r\nF_5 ( struct V_1 * V_2 , int V_14 ,\r\nT_2 * V_3 , T_2 * V_4 , T_2 * V_5 , T_2 * V_6 , struct V_15 * V_16 )\r\n{\r\nT_1 V_17 = F_4 ( V_2 , V_14 , V_3 , V_4 , V_5 , V_6 ) , V_18 ;\r\nV_16 -> V_19 = * V_3 ;\r\nV_16 -> V_20 = * V_4 ;\r\nswitch ( ! ! V_17 * * V_3 ) {\r\ncase 0x10 :\r\nV_16 -> V_21 = F_3 ( V_2 , V_17 + 0x00 ) ;\r\nV_16 -> V_22 = F_3 ( V_2 , V_17 + 0x01 ) ;\r\nV_16 -> V_23 = F_3 ( V_2 , V_17 + 0x02 ) ;\r\nV_16 -> V_24 = F_3 ( V_2 , V_17 + 0x03 ) ;\r\nV_16 -> V_25 = F_3 ( V_2 , V_17 + 0x05 ) ;\r\nV_16 -> V_26 = F_3 ( V_2 , V_17 + 0x07 ) ;\r\nV_16 -> V_27 = F_3 ( V_2 , V_17 + 0x09 ) ;\r\nV_16 -> V_28 = F_3 ( V_2 , V_17 + 0x0a ) ;\r\nV_16 -> V_29 = F_3 ( V_2 , V_17 + 0x0b ) ;\r\nV_16 -> V_30 = F_3 ( V_2 , V_17 + 0x0c ) ;\r\nV_16 -> V_31 = F_3 ( V_2 , V_17 + 0x0d ) ;\r\nV_16 -> V_32 = F_3 ( V_2 , V_17 + 0x0e ) & 0x07 ;\r\nif ( V_16 -> V_33 >= 0x10 )\r\nV_16 -> V_34 = F_3 ( V_2 , V_17 + 0x0e ) & 0x07 ;\r\nV_16 -> V_35 = 0xff ;\r\nV_16 -> V_36 = 0 ;\r\nV_16 -> V_37 = 0 ;\r\nV_16 -> V_38 = 0 ;\r\nV_16 -> V_39 = 0 ;\r\nV_16 -> V_40 = 0 ;\r\nswitch ( F_6 ( T_2 , * V_4 , 25 ) ) {\r\ncase 25 :\r\nV_16 -> V_35 = F_3 ( V_2 , V_17 + 0x18 ) ;\r\ncase 24 :\r\ncase 23 :\r\ncase 22 :\r\nV_16 -> V_36 = F_3 ( V_2 , V_17 + 0x15 ) ;\r\ncase 21 :\r\nV_16 -> V_37 = F_3 ( V_2 , V_17 + 0x14 ) ;\r\ncase 20 :\r\nV_16 -> V_38 = F_3 ( V_2 , V_17 + 0x13 ) ;\r\ncase 19 :\r\nV_16 -> V_39 = F_3 ( V_2 , V_17 + 0x12 ) ;\r\ncase 18 :\r\ncase 17 :\r\nV_16 -> V_40 = F_3 ( V_2 , V_17 + 0x10 ) ;\r\n}\r\nbreak;\r\ncase 0x20 :\r\nV_16 -> V_11 [ 0 ] = F_7 ( V_2 , V_17 + 0x00 ) ;\r\nV_16 -> V_11 [ 1 ] = F_7 ( V_2 , V_17 + 0x04 ) ;\r\nV_16 -> V_11 [ 2 ] = F_7 ( V_2 , V_17 + 0x08 ) ;\r\nV_16 -> V_11 [ 3 ] = F_7 ( V_2 , V_17 + 0x0c ) ;\r\nV_16 -> V_11 [ 4 ] = F_7 ( V_2 , V_17 + 0x10 ) ;\r\nV_16 -> V_11 [ 5 ] = F_7 ( V_2 , V_17 + 0x14 ) ;\r\nV_16 -> V_11 [ 6 ] = F_7 ( V_2 , V_17 + 0x18 ) ;\r\nV_16 -> V_11 [ 7 ] = F_7 ( V_2 , V_17 + 0x1c ) ;\r\nV_16 -> V_11 [ 8 ] = F_7 ( V_2 , V_17 + 0x20 ) ;\r\nV_16 -> V_11 [ 9 ] = F_7 ( V_2 , V_17 + 0x24 ) ;\r\nV_16 -> V_11 [ 10 ] = F_7 ( V_2 , V_17 + 0x28 ) ;\r\nV_16 -> V_41 = ( F_3 ( V_2 , V_17 + 0x2e ) & 0x03 ) >> 0 ;\r\nV_16 -> V_42 = ( F_3 ( V_2 , V_17 + 0x2e ) & 0x30 ) >> 4 ;\r\nV_16 -> V_43 = ( F_3 ( V_2 , V_17 + 0x2e ) & 0xc0 ) >> 6 ;\r\nV_16 -> V_44 = ( F_3 ( V_2 , V_17 + 0x2f ) & 0x03 ) >> 0 ;\r\nV_18 = F_2 ( V_2 , V_17 + 0x2c ) ;\r\nV_16 -> V_45 = ( V_18 & 0x003f ) >> 0 ;\r\nV_16 -> V_46 = ( V_18 & 0x1fc0 ) >> 6 ;\r\nV_16 -> V_47 = ( F_3 ( V_2 , V_17 + 0x30 ) & 0x07 ) >> 0 ;\r\nV_16 -> V_48 = ( F_3 ( V_2 , V_17 + 0x30 ) & 0xf8 ) >> 3 ;\r\nV_18 = F_2 ( V_2 , V_17 + 0x31 ) ;\r\nV_16 -> V_49 = ( V_18 & 0x0007 ) >> 0 ;\r\nV_16 -> V_50 = ( V_18 & 0x0078 ) >> 3 ;\r\nV_16 -> V_51 = ( V_18 & 0x0780 ) >> 7 ;\r\nV_16 -> V_52 = ( V_18 & 0x0800 ) >> 11 ;\r\nV_16 -> V_53 = ( V_18 & 0x7000 ) >> 12 ;\r\nV_16 -> V_54 = ( V_18 & 0x8000 ) >> 15 ;\r\nbreak;\r\ndefault:\r\nV_17 = 0 ;\r\nbreak;\r\n}\r\nreturn V_17 ;\r\n}
