
Robot_Car_Hardware_Side.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b8fc  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800bad4  0800bad4  0000cad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb14  0800bb14  0000d354  2**0
                  CONTENTS
  4 .ARM          00000008  0800bb14  0800bb14  0000cb14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb1c  0800bb1c  0000d354  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb1c  0800bb1c  0000cb1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bb20  0800bb20  0000cb20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000354  20000000  0800bb24  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004ec  20000354  0800be78  0000d354  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000840  0800be78  0000d840  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d354  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025471  00000000  00000000  0000d384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004982  00000000  00000000  000327f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c70  00000000  00000000  00037178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015ec  00000000  00000000  00038de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c3f1  00000000  00000000  0003a3d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002347f  00000000  00000000  000667c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011de7c  00000000  00000000  00089c44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a7ac0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000796c  00000000  00000000  001a7b04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  001af470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000354 	.word	0x20000354
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800babc 	.word	0x0800babc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000358 	.word	0x20000358
 8000214:	0800babc 	.word	0x0800babc

08000218 <__aeabi_ldivmod>:
 8000218:	b97b      	cbnz	r3, 800023a <__aeabi_ldivmod+0x22>
 800021a:	b972      	cbnz	r2, 800023a <__aeabi_ldivmod+0x22>
 800021c:	2900      	cmp	r1, #0
 800021e:	bfbe      	ittt	lt
 8000220:	2000      	movlt	r0, #0
 8000222:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000226:	e006      	blt.n	8000236 <__aeabi_ldivmod+0x1e>
 8000228:	bf08      	it	eq
 800022a:	2800      	cmpeq	r0, #0
 800022c:	bf1c      	itt	ne
 800022e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000232:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000236:	f000 b9b5 	b.w	80005a4 <__aeabi_idiv0>
 800023a:	f1ad 0c08 	sub.w	ip, sp, #8
 800023e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000242:	2900      	cmp	r1, #0
 8000244:	db09      	blt.n	800025a <__aeabi_ldivmod+0x42>
 8000246:	2b00      	cmp	r3, #0
 8000248:	db1a      	blt.n	8000280 <__aeabi_ldivmod+0x68>
 800024a:	f000 f84d 	bl	80002e8 <__udivmoddi4>
 800024e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000252:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000256:	b004      	add	sp, #16
 8000258:	4770      	bx	lr
 800025a:	4240      	negs	r0, r0
 800025c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000260:	2b00      	cmp	r3, #0
 8000262:	db1b      	blt.n	800029c <__aeabi_ldivmod+0x84>
 8000264:	f000 f840 	bl	80002e8 <__udivmoddi4>
 8000268:	f8dd e004 	ldr.w	lr, [sp, #4]
 800026c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000270:	b004      	add	sp, #16
 8000272:	4240      	negs	r0, r0
 8000274:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000278:	4252      	negs	r2, r2
 800027a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027e:	4770      	bx	lr
 8000280:	4252      	negs	r2, r2
 8000282:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000286:	f000 f82f 	bl	80002e8 <__udivmoddi4>
 800028a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000292:	b004      	add	sp, #16
 8000294:	4240      	negs	r0, r0
 8000296:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029a:	4770      	bx	lr
 800029c:	4252      	negs	r2, r2
 800029e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a2:	f000 f821 	bl	80002e8 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4252      	negs	r2, r2
 80002b2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_uldivmod>:
 80002b8:	b953      	cbnz	r3, 80002d0 <__aeabi_uldivmod+0x18>
 80002ba:	b94a      	cbnz	r2, 80002d0 <__aeabi_uldivmod+0x18>
 80002bc:	2900      	cmp	r1, #0
 80002be:	bf08      	it	eq
 80002c0:	2800      	cmpeq	r0, #0
 80002c2:	bf1c      	itt	ne
 80002c4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002cc:	f000 b96a 	b.w	80005a4 <__aeabi_idiv0>
 80002d0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d8:	f000 f806 	bl	80002e8 <__udivmoddi4>
 80002dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002e4:	b004      	add	sp, #16
 80002e6:	4770      	bx	lr

080002e8 <__udivmoddi4>:
 80002e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002ec:	9d08      	ldr	r5, [sp, #32]
 80002ee:	460c      	mov	r4, r1
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d14e      	bne.n	8000392 <__udivmoddi4+0xaa>
 80002f4:	4694      	mov	ip, r2
 80002f6:	458c      	cmp	ip, r1
 80002f8:	4686      	mov	lr, r0
 80002fa:	fab2 f282 	clz	r2, r2
 80002fe:	d962      	bls.n	80003c6 <__udivmoddi4+0xde>
 8000300:	b14a      	cbz	r2, 8000316 <__udivmoddi4+0x2e>
 8000302:	f1c2 0320 	rsb	r3, r2, #32
 8000306:	4091      	lsls	r1, r2
 8000308:	fa20 f303 	lsr.w	r3, r0, r3
 800030c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000310:	4319      	orrs	r1, r3
 8000312:	fa00 fe02 	lsl.w	lr, r0, r2
 8000316:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800031a:	fa1f f68c 	uxth.w	r6, ip
 800031e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000322:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000326:	fb07 1114 	mls	r1, r7, r4, r1
 800032a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800032e:	fb04 f106 	mul.w	r1, r4, r6
 8000332:	4299      	cmp	r1, r3
 8000334:	d90a      	bls.n	800034c <__udivmoddi4+0x64>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800033e:	f080 8112 	bcs.w	8000566 <__udivmoddi4+0x27e>
 8000342:	4299      	cmp	r1, r3
 8000344:	f240 810f 	bls.w	8000566 <__udivmoddi4+0x27e>
 8000348:	3c02      	subs	r4, #2
 800034a:	4463      	add	r3, ip
 800034c:	1a59      	subs	r1, r3, r1
 800034e:	fa1f f38e 	uxth.w	r3, lr
 8000352:	fbb1 f0f7 	udiv	r0, r1, r7
 8000356:	fb07 1110 	mls	r1, r7, r0, r1
 800035a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800035e:	fb00 f606 	mul.w	r6, r0, r6
 8000362:	429e      	cmp	r6, r3
 8000364:	d90a      	bls.n	800037c <__udivmoddi4+0x94>
 8000366:	eb1c 0303 	adds.w	r3, ip, r3
 800036a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 800036e:	f080 80fc 	bcs.w	800056a <__udivmoddi4+0x282>
 8000372:	429e      	cmp	r6, r3
 8000374:	f240 80f9 	bls.w	800056a <__udivmoddi4+0x282>
 8000378:	4463      	add	r3, ip
 800037a:	3802      	subs	r0, #2
 800037c:	1b9b      	subs	r3, r3, r6
 800037e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000382:	2100      	movs	r1, #0
 8000384:	b11d      	cbz	r5, 800038e <__udivmoddi4+0xa6>
 8000386:	40d3      	lsrs	r3, r2
 8000388:	2200      	movs	r2, #0
 800038a:	e9c5 3200 	strd	r3, r2, [r5]
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	428b      	cmp	r3, r1
 8000394:	d905      	bls.n	80003a2 <__udivmoddi4+0xba>
 8000396:	b10d      	cbz	r5, 800039c <__udivmoddi4+0xb4>
 8000398:	e9c5 0100 	strd	r0, r1, [r5]
 800039c:	2100      	movs	r1, #0
 800039e:	4608      	mov	r0, r1
 80003a0:	e7f5      	b.n	800038e <__udivmoddi4+0xa6>
 80003a2:	fab3 f183 	clz	r1, r3
 80003a6:	2900      	cmp	r1, #0
 80003a8:	d146      	bne.n	8000438 <__udivmoddi4+0x150>
 80003aa:	42a3      	cmp	r3, r4
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xcc>
 80003ae:	4290      	cmp	r0, r2
 80003b0:	f0c0 80f0 	bcc.w	8000594 <__udivmoddi4+0x2ac>
 80003b4:	1a86      	subs	r6, r0, r2
 80003b6:	eb64 0303 	sbc.w	r3, r4, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	2d00      	cmp	r5, #0
 80003be:	d0e6      	beq.n	800038e <__udivmoddi4+0xa6>
 80003c0:	e9c5 6300 	strd	r6, r3, [r5]
 80003c4:	e7e3      	b.n	800038e <__udivmoddi4+0xa6>
 80003c6:	2a00      	cmp	r2, #0
 80003c8:	f040 8090 	bne.w	80004ec <__udivmoddi4+0x204>
 80003cc:	eba1 040c 	sub.w	r4, r1, ip
 80003d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003d4:	fa1f f78c 	uxth.w	r7, ip
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb4 f6f8 	udiv	r6, r4, r8
 80003de:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003e2:	fb08 4416 	mls	r4, r8, r6, r4
 80003e6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ea:	fb07 f006 	mul.w	r0, r7, r6
 80003ee:	4298      	cmp	r0, r3
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x11c>
 80003f2:	eb1c 0303 	adds.w	r3, ip, r3
 80003f6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x11a>
 80003fc:	4298      	cmp	r0, r3
 80003fe:	f200 80cd 	bhi.w	800059c <__udivmoddi4+0x2b4>
 8000402:	4626      	mov	r6, r4
 8000404:	1a1c      	subs	r4, r3, r0
 8000406:	fa1f f38e 	uxth.w	r3, lr
 800040a:	fbb4 f0f8 	udiv	r0, r4, r8
 800040e:	fb08 4410 	mls	r4, r8, r0, r4
 8000412:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000416:	fb00 f707 	mul.w	r7, r0, r7
 800041a:	429f      	cmp	r7, r3
 800041c:	d908      	bls.n	8000430 <__udivmoddi4+0x148>
 800041e:	eb1c 0303 	adds.w	r3, ip, r3
 8000422:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000426:	d202      	bcs.n	800042e <__udivmoddi4+0x146>
 8000428:	429f      	cmp	r7, r3
 800042a:	f200 80b0 	bhi.w	800058e <__udivmoddi4+0x2a6>
 800042e:	4620      	mov	r0, r4
 8000430:	1bdb      	subs	r3, r3, r7
 8000432:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000436:	e7a5      	b.n	8000384 <__udivmoddi4+0x9c>
 8000438:	f1c1 0620 	rsb	r6, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 f706 	lsr.w	r7, r2, r6
 8000442:	431f      	orrs	r7, r3
 8000444:	fa20 fc06 	lsr.w	ip, r0, r6
 8000448:	fa04 f301 	lsl.w	r3, r4, r1
 800044c:	ea43 030c 	orr.w	r3, r3, ip
 8000450:	40f4      	lsrs	r4, r6
 8000452:	fa00 f801 	lsl.w	r8, r0, r1
 8000456:	0c38      	lsrs	r0, r7, #16
 8000458:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800045c:	fbb4 fef0 	udiv	lr, r4, r0
 8000460:	fa1f fc87 	uxth.w	ip, r7
 8000464:	fb00 441e 	mls	r4, r0, lr, r4
 8000468:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046c:	fb0e f90c 	mul.w	r9, lr, ip
 8000470:	45a1      	cmp	r9, r4
 8000472:	fa02 f201 	lsl.w	r2, r2, r1
 8000476:	d90a      	bls.n	800048e <__udivmoddi4+0x1a6>
 8000478:	193c      	adds	r4, r7, r4
 800047a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800047e:	f080 8084 	bcs.w	800058a <__udivmoddi4+0x2a2>
 8000482:	45a1      	cmp	r9, r4
 8000484:	f240 8081 	bls.w	800058a <__udivmoddi4+0x2a2>
 8000488:	f1ae 0e02 	sub.w	lr, lr, #2
 800048c:	443c      	add	r4, r7
 800048e:	eba4 0409 	sub.w	r4, r4, r9
 8000492:	fa1f f983 	uxth.w	r9, r3
 8000496:	fbb4 f3f0 	udiv	r3, r4, r0
 800049a:	fb00 4413 	mls	r4, r0, r3, r4
 800049e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d907      	bls.n	80004ba <__udivmoddi4+0x1d2>
 80004aa:	193c      	adds	r4, r7, r4
 80004ac:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004b0:	d267      	bcs.n	8000582 <__udivmoddi4+0x29a>
 80004b2:	45a4      	cmp	ip, r4
 80004b4:	d965      	bls.n	8000582 <__udivmoddi4+0x29a>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	443c      	add	r4, r7
 80004ba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004be:	fba0 9302 	umull	r9, r3, r0, r2
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	429c      	cmp	r4, r3
 80004c8:	46ce      	mov	lr, r9
 80004ca:	469c      	mov	ip, r3
 80004cc:	d351      	bcc.n	8000572 <__udivmoddi4+0x28a>
 80004ce:	d04e      	beq.n	800056e <__udivmoddi4+0x286>
 80004d0:	b155      	cbz	r5, 80004e8 <__udivmoddi4+0x200>
 80004d2:	ebb8 030e 	subs.w	r3, r8, lr
 80004d6:	eb64 040c 	sbc.w	r4, r4, ip
 80004da:	fa04 f606 	lsl.w	r6, r4, r6
 80004de:	40cb      	lsrs	r3, r1
 80004e0:	431e      	orrs	r6, r3
 80004e2:	40cc      	lsrs	r4, r1
 80004e4:	e9c5 6400 	strd	r6, r4, [r5]
 80004e8:	2100      	movs	r1, #0
 80004ea:	e750      	b.n	800038e <__udivmoddi4+0xa6>
 80004ec:	f1c2 0320 	rsb	r3, r2, #32
 80004f0:	fa20 f103 	lsr.w	r1, r0, r3
 80004f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f8:	fa24 f303 	lsr.w	r3, r4, r3
 80004fc:	4094      	lsls	r4, r2
 80004fe:	430c      	orrs	r4, r1
 8000500:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000504:	fa00 fe02 	lsl.w	lr, r0, r2
 8000508:	fa1f f78c 	uxth.w	r7, ip
 800050c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000510:	fb08 3110 	mls	r1, r8, r0, r3
 8000514:	0c23      	lsrs	r3, r4, #16
 8000516:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800051a:	fb00 f107 	mul.w	r1, r0, r7
 800051e:	4299      	cmp	r1, r3
 8000520:	d908      	bls.n	8000534 <__udivmoddi4+0x24c>
 8000522:	eb1c 0303 	adds.w	r3, ip, r3
 8000526:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800052a:	d22c      	bcs.n	8000586 <__udivmoddi4+0x29e>
 800052c:	4299      	cmp	r1, r3
 800052e:	d92a      	bls.n	8000586 <__udivmoddi4+0x29e>
 8000530:	3802      	subs	r0, #2
 8000532:	4463      	add	r3, ip
 8000534:	1a5b      	subs	r3, r3, r1
 8000536:	b2a4      	uxth	r4, r4
 8000538:	fbb3 f1f8 	udiv	r1, r3, r8
 800053c:	fb08 3311 	mls	r3, r8, r1, r3
 8000540:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000544:	fb01 f307 	mul.w	r3, r1, r7
 8000548:	42a3      	cmp	r3, r4
 800054a:	d908      	bls.n	800055e <__udivmoddi4+0x276>
 800054c:	eb1c 0404 	adds.w	r4, ip, r4
 8000550:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000554:	d213      	bcs.n	800057e <__udivmoddi4+0x296>
 8000556:	42a3      	cmp	r3, r4
 8000558:	d911      	bls.n	800057e <__udivmoddi4+0x296>
 800055a:	3902      	subs	r1, #2
 800055c:	4464      	add	r4, ip
 800055e:	1ae4      	subs	r4, r4, r3
 8000560:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000564:	e739      	b.n	80003da <__udivmoddi4+0xf2>
 8000566:	4604      	mov	r4, r0
 8000568:	e6f0      	b.n	800034c <__udivmoddi4+0x64>
 800056a:	4608      	mov	r0, r1
 800056c:	e706      	b.n	800037c <__udivmoddi4+0x94>
 800056e:	45c8      	cmp	r8, r9
 8000570:	d2ae      	bcs.n	80004d0 <__udivmoddi4+0x1e8>
 8000572:	ebb9 0e02 	subs.w	lr, r9, r2
 8000576:	eb63 0c07 	sbc.w	ip, r3, r7
 800057a:	3801      	subs	r0, #1
 800057c:	e7a8      	b.n	80004d0 <__udivmoddi4+0x1e8>
 800057e:	4631      	mov	r1, r6
 8000580:	e7ed      	b.n	800055e <__udivmoddi4+0x276>
 8000582:	4603      	mov	r3, r0
 8000584:	e799      	b.n	80004ba <__udivmoddi4+0x1d2>
 8000586:	4630      	mov	r0, r6
 8000588:	e7d4      	b.n	8000534 <__udivmoddi4+0x24c>
 800058a:	46d6      	mov	lr, sl
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1a6>
 800058e:	4463      	add	r3, ip
 8000590:	3802      	subs	r0, #2
 8000592:	e74d      	b.n	8000430 <__udivmoddi4+0x148>
 8000594:	4606      	mov	r6, r0
 8000596:	4623      	mov	r3, r4
 8000598:	4608      	mov	r0, r1
 800059a:	e70f      	b.n	80003bc <__udivmoddi4+0xd4>
 800059c:	3e02      	subs	r6, #2
 800059e:	4463      	add	r3, ip
 80005a0:	e730      	b.n	8000404 <__udivmoddi4+0x11c>
 80005a2:	bf00      	nop

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <Coms_IncIdx>:
#ifdef HAS_USB_COMMS
#include "usbd_cdc_if.h"
#endif
#include "usart.h"

static void Coms_IncIdx(uint8_t *idx) {
 80005a8:	b480      	push	{r7}
 80005aa:	b083      	sub	sp, #12
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
	(*idx)++;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	3301      	adds	r3, #1
 80005b6:	b2da      	uxtb	r2, r3
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	701a      	strb	r2, [r3, #0]
	if(*idx >= FIFO_SIZE) (*idx) = 0;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2b07      	cmp	r3, #7
 80005c2:	d902      	bls.n	80005ca <Coms_IncIdx+0x22>
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2200      	movs	r2, #0
 80005c8:	701a      	strb	r2, [r3, #0]
}
 80005ca:	bf00      	nop
 80005cc:	370c      	adds	r7, #12
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr

080005d6 <ComsHandler_PacketToBuf>:

static void ComsHandler_PacketToBuf(DecodedPacket_t *packet, StringBuffer_t *buffer) {
 80005d6:	b480      	push	{r7}
 80005d8:	b085      	sub	sp, #20
 80005da:	af00      	add	r7, sp, #0
 80005dc:	6078      	str	r0, [r7, #4]
 80005de:	6039      	str	r1, [r7, #0]

	if(packet->invalid) return;
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	7adb      	ldrb	r3, [r3, #11]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d14c      	bne.n	8000682 <ComsHandler_PacketToBuf+0xac>
	buffer->length = 5 + packet->length;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	7a9b      	ldrb	r3, [r3, #10]
 80005ec:	3305      	adds	r3, #5
 80005ee:	b2da      	uxtb	r2, r3
 80005f0:	683b      	ldr	r3, [r7, #0]
 80005f2:	701a      	strb	r2, [r3, #0]

	buffer->data[0] = START_BYTE;
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	22aa      	movs	r2, #170	@ 0xaa
 80005f8:	705a      	strb	r2, [r3, #1]
	buffer->data[1] = packet->length;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	7a9a      	ldrb	r2, [r3, #10]
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	709a      	strb	r2, [r3, #2]
	buffer->data[2] = (packet->command & 0xFF00) >> 8;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	881b      	ldrh	r3, [r3, #0]
 8000606:	0a1b      	lsrs	r3, r3, #8
 8000608:	b29b      	uxth	r3, r3
 800060a:	b2da      	uxtb	r2, r3
 800060c:	683b      	ldr	r3, [r7, #0]
 800060e:	70da      	strb	r2, [r3, #3]
	buffer->data[3] = packet->command & 0x00FF;
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	881b      	ldrh	r3, [r3, #0]
 8000614:	b2da      	uxtb	r2, r3
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	711a      	strb	r2, [r3, #4]

	for(uint8_t i = 4; i < (buffer->length - 1); i++) {
 800061a:	2304      	movs	r3, #4
 800061c:	73fb      	strb	r3, [r7, #15]
 800061e:	e00c      	b.n	800063a <ComsHandler_PacketToBuf+0x64>
		buffer->data[i] = packet->data[i-4];
 8000620:	7bfb      	ldrb	r3, [r7, #15]
 8000622:	1f1a      	subs	r2, r3, #4
 8000624:	7bfb      	ldrb	r3, [r7, #15]
 8000626:	6879      	ldr	r1, [r7, #4]
 8000628:	440a      	add	r2, r1
 800062a:	7891      	ldrb	r1, [r2, #2]
 800062c:	683a      	ldr	r2, [r7, #0]
 800062e:	4413      	add	r3, r2
 8000630:	460a      	mov	r2, r1
 8000632:	705a      	strb	r2, [r3, #1]
	for(uint8_t i = 4; i < (buffer->length - 1); i++) {
 8000634:	7bfb      	ldrb	r3, [r7, #15]
 8000636:	3301      	adds	r3, #1
 8000638:	73fb      	strb	r3, [r7, #15]
 800063a:	7bfa      	ldrb	r2, [r7, #15]
 800063c:	683b      	ldr	r3, [r7, #0]
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	3b01      	subs	r3, #1
 8000642:	429a      	cmp	r2, r3
 8000644:	dbec      	blt.n	8000620 <ComsHandler_PacketToBuf+0x4a>
	}

	uint8_t checksum = buffer->data[0];
 8000646:	683b      	ldr	r3, [r7, #0]
 8000648:	785b      	ldrb	r3, [r3, #1]
 800064a:	73bb      	strb	r3, [r7, #14]
	for(uint8_t i = 1; i < (buffer->length - 1); i++) {
 800064c:	2301      	movs	r3, #1
 800064e:	737b      	strb	r3, [r7, #13]
 8000650:	e009      	b.n	8000666 <ComsHandler_PacketToBuf+0x90>
		checksum ^= buffer->data[i];
 8000652:	7b7b      	ldrb	r3, [r7, #13]
 8000654:	683a      	ldr	r2, [r7, #0]
 8000656:	4413      	add	r3, r2
 8000658:	785a      	ldrb	r2, [r3, #1]
 800065a:	7bbb      	ldrb	r3, [r7, #14]
 800065c:	4053      	eors	r3, r2
 800065e:	73bb      	strb	r3, [r7, #14]
	for(uint8_t i = 1; i < (buffer->length - 1); i++) {
 8000660:	7b7b      	ldrb	r3, [r7, #13]
 8000662:	3301      	adds	r3, #1
 8000664:	737b      	strb	r3, [r7, #13]
 8000666:	7b7a      	ldrb	r2, [r7, #13]
 8000668:	683b      	ldr	r3, [r7, #0]
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	3b01      	subs	r3, #1
 800066e:	429a      	cmp	r2, r3
 8000670:	dbef      	blt.n	8000652 <ComsHandler_PacketToBuf+0x7c>
	}

	buffer->data[buffer->length - 1] = checksum;
 8000672:	683b      	ldr	r3, [r7, #0]
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	3b01      	subs	r3, #1
 8000678:	683a      	ldr	r2, [r7, #0]
 800067a:	4413      	add	r3, r2
 800067c:	7bba      	ldrb	r2, [r7, #14]
 800067e:	705a      	strb	r2, [r3, #1]
 8000680:	e000      	b.n	8000684 <ComsHandler_PacketToBuf+0xae>
	if(packet->invalid) return;
 8000682:	bf00      	nop
}
 8000684:	3714      	adds	r7, #20
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr

0800068e <ComsHandler_BufToPacket>:

static void ComsHandler_BufToPacket(DecodedPacket_t *packet, void *buf) {
 800068e:	b580      	push	{r7, lr}
 8000690:	b086      	sub	sp, #24
 8000692:	af00      	add	r7, sp, #0
 8000694:	6078      	str	r0, [r7, #4]
 8000696:	6039      	str	r1, [r7, #0]

	StringBuffer_t *buffer = (StringBuffer_t *)buf;
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	60fb      	str	r3, [r7, #12]

	uint8_t length = 0;
 800069c:	2300      	movs	r3, #0
 800069e:	75fb      	strb	r3, [r7, #23]

	memset(packet->data, 0, MAX_DATA_SIZE);
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	3302      	adds	r3, #2
 80006a4:	2208      	movs	r2, #8
 80006a6:	2100      	movs	r1, #0
 80006a8:	4618      	mov	r0, r3
 80006aa:	f00b f9cd 	bl	800ba48 <memset>

	packet->invalid = false;
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	2200      	movs	r2, #0
 80006b2:	72da      	strb	r2, [r3, #11]

    if (buffer->data[0] != START_BYTE) {
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	785b      	ldrb	r3, [r3, #1]
 80006b8:	2baa      	cmp	r3, #170	@ 0xaa
 80006ba:	d002      	beq.n	80006c2 <ComsHandler_BufToPacket+0x34>
    	packet->invalid = true; // Invalid start byte, discard packet
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2201      	movs	r2, #1
 80006c0:	72da      	strb	r2, [r3, #11]
    }

    packet->length = buffer->data[1];
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	789a      	ldrb	r2, [r3, #2]
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	729a      	strb	r2, [r3, #10]
    if (buffer->data[1] > MAX_DATA_SIZE) {
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	789b      	ldrb	r3, [r3, #2]
 80006ce:	2b08      	cmp	r3, #8
 80006d0:	d905      	bls.n	80006de <ComsHandler_BufToPacket+0x50>
		packet->invalid = true;
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	2201      	movs	r2, #1
 80006d6:	72da      	strb	r2, [r3, #11]
		packet->length = 0;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	2200      	movs	r2, #0
 80006dc:	729a      	strb	r2, [r3, #10]
	}

    for(uint8_t i = (MAX_BUF_SIZE - 1); i > 1 ; i--) {
 80006de:	230c      	movs	r3, #12
 80006e0:	75bb      	strb	r3, [r7, #22]
 80006e2:	e00b      	b.n	80006fc <ComsHandler_BufToPacket+0x6e>
    	if(buffer->data[i] != 0) {
 80006e4:	7dbb      	ldrb	r3, [r7, #22]
 80006e6:	68fa      	ldr	r2, [r7, #12]
 80006e8:	4413      	add	r3, r2
 80006ea:	785b      	ldrb	r3, [r3, #1]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d002      	beq.n	80006f6 <ComsHandler_BufToPacket+0x68>
    		length = i;
 80006f0:	7dbb      	ldrb	r3, [r7, #22]
 80006f2:	75fb      	strb	r3, [r7, #23]
    		break;
 80006f4:	e005      	b.n	8000702 <ComsHandler_BufToPacket+0x74>
    for(uint8_t i = (MAX_BUF_SIZE - 1); i > 1 ; i--) {
 80006f6:	7dbb      	ldrb	r3, [r7, #22]
 80006f8:	3b01      	subs	r3, #1
 80006fa:	75bb      	strb	r3, [r7, #22]
 80006fc:	7dbb      	ldrb	r3, [r7, #22]
 80006fe:	2b01      	cmp	r3, #1
 8000700:	d8f0      	bhi.n	80006e4 <ComsHandler_BufToPacket+0x56>
    	}
    }

    uint8_t checksum = buffer->data[0];
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	785b      	ldrb	r3, [r3, #1]
 8000706:	757b      	strb	r3, [r7, #21]
    for(uint8_t i = 1; i < length; i++) {
 8000708:	2301      	movs	r3, #1
 800070a:	753b      	strb	r3, [r7, #20]
 800070c:	e009      	b.n	8000722 <ComsHandler_BufToPacket+0x94>
		checksum ^= buffer->data[i];
 800070e:	7d3b      	ldrb	r3, [r7, #20]
 8000710:	68fa      	ldr	r2, [r7, #12]
 8000712:	4413      	add	r3, r2
 8000714:	785a      	ldrb	r2, [r3, #1]
 8000716:	7d7b      	ldrb	r3, [r7, #21]
 8000718:	4053      	eors	r3, r2
 800071a:	757b      	strb	r3, [r7, #21]
    for(uint8_t i = 1; i < length; i++) {
 800071c:	7d3b      	ldrb	r3, [r7, #20]
 800071e:	3301      	adds	r3, #1
 8000720:	753b      	strb	r3, [r7, #20]
 8000722:	7d3a      	ldrb	r2, [r7, #20]
 8000724:	7dfb      	ldrb	r3, [r7, #23]
 8000726:	429a      	cmp	r2, r3
 8000728:	d3f1      	bcc.n	800070e <ComsHandler_BufToPacket+0x80>
	}

	if(checksum != buffer->data[length]) {
 800072a:	7dfb      	ldrb	r3, [r7, #23]
 800072c:	68fa      	ldr	r2, [r7, #12]
 800072e:	4413      	add	r3, r2
 8000730:	785b      	ldrb	r3, [r3, #1]
 8000732:	7d7a      	ldrb	r2, [r7, #21]
 8000734:	429a      	cmp	r2, r3
 8000736:	d002      	beq.n	800073e <ComsHandler_BufToPacket+0xb0>
		packet->invalid = true;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	2201      	movs	r2, #1
 800073c:	72da      	strb	r2, [r3, #11]
	}

    // Populate the command structure
    packet->command = (buffer->data[2] << 8) | buffer->data[3];
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	78db      	ldrb	r3, [r3, #3]
 8000742:	021b      	lsls	r3, r3, #8
 8000744:	b21a      	sxth	r2, r3
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	791b      	ldrb	r3, [r3, #4]
 800074a:	b21b      	sxth	r3, r3
 800074c:	4313      	orrs	r3, r2
 800074e:	b21b      	sxth	r3, r3
 8000750:	b29a      	uxth	r2, r3
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	801a      	strh	r2, [r3, #0]

    if(packet->length != 0) {
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	7a9b      	ldrb	r3, [r3, #10]
 800075a:	2b00      	cmp	r3, #0
 800075c:	d014      	beq.n	8000788 <ComsHandler_BufToPacket+0xfa>
    	for(uint8_t i = 0; i < packet->length; i++) {
 800075e:	2300      	movs	r3, #0
 8000760:	74fb      	strb	r3, [r7, #19]
 8000762:	e00c      	b.n	800077e <ComsHandler_BufToPacket+0xf0>
    		packet->data[i] = buffer->data[4+i];
 8000764:	7cfb      	ldrb	r3, [r7, #19]
 8000766:	1d1a      	adds	r2, r3, #4
 8000768:	7cfb      	ldrb	r3, [r7, #19]
 800076a:	68f9      	ldr	r1, [r7, #12]
 800076c:	440a      	add	r2, r1
 800076e:	7851      	ldrb	r1, [r2, #1]
 8000770:	687a      	ldr	r2, [r7, #4]
 8000772:	4413      	add	r3, r2
 8000774:	460a      	mov	r2, r1
 8000776:	709a      	strb	r2, [r3, #2]
    	for(uint8_t i = 0; i < packet->length; i++) {
 8000778:	7cfb      	ldrb	r3, [r7, #19]
 800077a:	3301      	adds	r3, #1
 800077c:	74fb      	strb	r3, [r7, #19]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	7a9b      	ldrb	r3, [r3, #10]
 8000782:	7cfa      	ldrb	r2, [r7, #19]
 8000784:	429a      	cmp	r2, r3
 8000786:	d3ed      	bcc.n	8000764 <ComsHandler_BufToPacket+0xd6>
    	}
    }
}
 8000788:	bf00      	nop
 800078a:	3718      	adds	r7, #24
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}

08000790 <UART_Send>:

// UART Send Function
static HAL_StatusTypeDef UART_Send(void *config, DecodedPacket_t *packet)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b088      	sub	sp, #32
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	6039      	str	r1, [r7, #0]
    UART_HandleTypeDef *huart = (UART_HandleTypeDef *)config;
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	61fb      	str	r3, [r7, #28]

    StringBuffer_t buf;
    memset(buf.data, 0, MAX_BUF_SIZE);
 800079e:	f107 030c 	add.w	r3, r7, #12
 80007a2:	3301      	adds	r3, #1
 80007a4:	220d      	movs	r2, #13
 80007a6:	2100      	movs	r1, #0
 80007a8:	4618      	mov	r0, r3
 80007aa:	f00b f94d 	bl	800ba48 <memset>
    ComsHandler_PacketToBuf(packet, &buf);
 80007ae:	f107 030c 	add.w	r3, r7, #12
 80007b2:	4619      	mov	r1, r3
 80007b4:	6838      	ldr	r0, [r7, #0]
 80007b6:	f7ff ff0e 	bl	80005d6 <ComsHandler_PacketToBuf>

    return HAL_UART_Transmit(huart, buf.data, buf.length, HAL_MAX_DELAY);
 80007ba:	7b3b      	ldrb	r3, [r7, #12]
 80007bc:	461a      	mov	r2, r3
 80007be:	f107 030c 	add.w	r3, r7, #12
 80007c2:	1c59      	adds	r1, r3, #1
 80007c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007c8:	69f8      	ldr	r0, [r7, #28]
 80007ca:	f009 fc9a 	bl	800a102 <HAL_UART_Transmit>
 80007ce:	4603      	mov	r3, r0
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	3720      	adds	r7, #32
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}

080007d8 <UART_SetupReceive>:

// UART Receive Function
//All data will be recieved in interrupt callback. this function will place the data in the appropriate buffer

static HAL_StatusTypeDef UART_SetupReceive(void *inst)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b084      	sub	sp, #16
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
	ComsInterface_t *instance = (ComsInterface_t *)inst;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	60fb      	str	r3, [r7, #12]
    UART_HandleTypeDef *huart = (UART_HandleTypeDef *)instance->config;
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80007ea:	60bb      	str	r3, [r7, #8]

    memset(instance->rxBuf[instance->rxIdx].data, 0, MAX_BUF_SIZE);
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	461a      	mov	r2, r3
 80007f2:	4613      	mov	r3, r2
 80007f4:	00db      	lsls	r3, r3, #3
 80007f6:	1a9b      	subs	r3, r3, r2
 80007f8:	005b      	lsls	r3, r3, #1
 80007fa:	3360      	adds	r3, #96	@ 0x60
 80007fc:	68fa      	ldr	r2, [r7, #12]
 80007fe:	4413      	add	r3, r2
 8000800:	3305      	adds	r3, #5
 8000802:	220d      	movs	r2, #13
 8000804:	2100      	movs	r1, #0
 8000806:	4618      	mov	r0, r3
 8000808:	f00b f91e 	bl	800ba48 <memset>
    HAL_UARTEx_ReceiveToIdle_DMA(huart, instance->rxBuf[instance->rxIdx].data, MAX_BUF_SIZE);
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	461a      	mov	r2, r3
 8000812:	4613      	mov	r3, r2
 8000814:	00db      	lsls	r3, r3, #3
 8000816:	1a9b      	subs	r3, r3, r2
 8000818:	005b      	lsls	r3, r3, #1
 800081a:	3360      	adds	r3, #96	@ 0x60
 800081c:	68fa      	ldr	r2, [r7, #12]
 800081e:	4413      	add	r3, r2
 8000820:	3305      	adds	r3, #5
 8000822:	220d      	movs	r2, #13
 8000824:	4619      	mov	r1, r3
 8000826:	68b8      	ldr	r0, [r7, #8]
 8000828:	f00b f86c 	bl	800b904 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(DMA_UART_HANDLE, DMA_IT_HT);
 800082c:	4b06      	ldr	r3, [pc, #24]	@ (8000848 <UART_SetupReceive+0x70>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	681a      	ldr	r2, [r3, #0]
 8000832:	4b05      	ldr	r3, [pc, #20]	@ (8000848 <UART_SetupReceive+0x70>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	f022 0204 	bic.w	r2, r2, #4
 800083a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800083c:	2300      	movs	r3, #0
}
 800083e:	4618      	mov	r0, r3
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	200007dc 	.word	0x200007dc

0800084c <UART_Receive>:

static HAL_StatusTypeDef UART_Receive(void *inst, uint8_t *data, uint16_t length)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b086      	sub	sp, #24
 8000850:	af00      	add	r7, sp, #0
 8000852:	60f8      	str	r0, [r7, #12]
 8000854:	60b9      	str	r1, [r7, #8]
 8000856:	4613      	mov	r3, r2
 8000858:	80fb      	strh	r3, [r7, #6]
	ComsInterface_t *instance = (ComsInterface_t *)inst;
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	617b      	str	r3, [r7, #20]
    //UART_HandleTypeDef *huart = (UART_HandleTypeDef *)instance->config;

    instance->rxBuf[instance->rxIdx].length = length;
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	4619      	mov	r1, r3
 8000864:	88fb      	ldrh	r3, [r7, #6]
 8000866:	b2d8      	uxtb	r0, r3
 8000868:	697a      	ldr	r2, [r7, #20]
 800086a:	460b      	mov	r3, r1
 800086c:	00db      	lsls	r3, r3, #3
 800086e:	1a5b      	subs	r3, r3, r1
 8000870:	005b      	lsls	r3, r3, #1
 8000872:	4413      	add	r3, r2
 8000874:	3364      	adds	r3, #100	@ 0x64
 8000876:	4602      	mov	r2, r0
 8000878:	701a      	strb	r2, [r3, #0]

    Coms_IncIdx(&instance->rxIdx);
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	4618      	mov	r0, r3
 800087e:	f7ff fe93 	bl	80005a8 <Coms_IncIdx>

    UART_SetupReceive(inst);
 8000882:	68f8      	ldr	r0, [r7, #12]
 8000884:	f7ff ffa8 	bl	80007d8 <UART_SetupReceive>
    //__HAL_DMA_DISABLE_IT(hdma_usart1_rx, DMA_IT_HT);

    return HAL_OK;
 8000888:	2300      	movs	r3, #0
}
 800088a:	4618      	mov	r0, r3
 800088c:	3718      	adds	r7, #24
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}

08000892 <CAN_Send>:
}
#endif

// CAN Send Function
static HAL_StatusTypeDef CAN_Send(void *config, DecodedPacket_t *packet)
{
 8000892:	b480      	push	{r7}
 8000894:	b083      	sub	sp, #12
 8000896:	af00      	add	r7, sp, #0
 8000898:	6078      	str	r0, [r7, #4]
 800089a:	6039      	str	r1, [r7, #0]

    // Only include data bytes 5 to N-1
    return HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &txHeader, &data[4]);
#endif

	return HAL_OK;
 800089c:	2300      	movs	r3, #0
}
 800089e:	4618      	mov	r0, r3
 80008a0:	370c      	adds	r7, #12
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr

080008aa <CAN_Receive>:

// CAN Receive Function
//going to be handled in an interrupt as with the all receive functions
static HAL_StatusTypeDef CAN_Receive(void *config, uint8_t *data, uint16_t length)
{
 80008aa:	b480      	push	{r7}
 80008ac:	b085      	sub	sp, #20
 80008ae:	af00      	add	r7, sp, #0
 80008b0:	60f8      	str	r0, [r7, #12]
 80008b2:	60b9      	str	r1, [r7, #8]
 80008b4:	4613      	mov	r3, r2
 80008b6:	80fb      	strh	r3, [r7, #6]
    data[3] = rxHeader.Identifier & 0xFF;       // Header byte 2
    for (uint8_t i = 0; i < dlc; i++) {
        data[4 + i] = canData[i];
    }
#endif
    return HAL_OK;
 80008b8:	2300      	movs	r3, #0
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	3714      	adds	r7, #20
 80008be:	46bd      	mov	sp, r7
 80008c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c4:	4770      	bx	lr
	...

080008c8 <Comm_Init>:

// Initialize Communication Instance
void Comm_Init(ComsInterface_t *instance, CommType type, void *config)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	60f8      	str	r0, [r7, #12]
 80008d0:	460b      	mov	r3, r1
 80008d2:	607a      	str	r2, [r7, #4]
 80008d4:	72fb      	strb	r3, [r7, #11]
    instance->type = type;
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	7afa      	ldrb	r2, [r7, #11]
 80008da:	f883 20d4 	strb.w	r2, [r3, #212]	@ 0xd4
    instance->config = config;
 80008de:	68fb      	ldr	r3, [r7, #12]
 80008e0:	687a      	ldr	r2, [r7, #4]
 80008e2:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    instance->decodeIdx = 0;
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	2200      	movs	r2, #0
 80008ea:	705a      	strb	r2, [r3, #1]
    instance->rxIdx = 0;
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	2200      	movs	r2, #0
 80008f0:	701a      	strb	r2, [r3, #0]
    instance->processIdx = 0;
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	2200      	movs	r2, #0
 80008f6:	709a      	strb	r2, [r3, #2]

    for(uint8_t i = 0; i < FIFO_SIZE; i++) {
 80008f8:	2300      	movs	r3, #0
 80008fa:	75fb      	strb	r3, [r7, #23]
 80008fc:	e00c      	b.n	8000918 <Comm_Init+0x50>
    	instance->rxPacket[i].invalid = true;
 80008fe:	7dfa      	ldrb	r2, [r7, #23]
 8000900:	68f9      	ldr	r1, [r7, #12]
 8000902:	4613      	mov	r3, r2
 8000904:	005b      	lsls	r3, r3, #1
 8000906:	4413      	add	r3, r2
 8000908:	009b      	lsls	r3, r3, #2
 800090a:	440b      	add	r3, r1
 800090c:	330f      	adds	r3, #15
 800090e:	2201      	movs	r2, #1
 8000910:	701a      	strb	r2, [r3, #0]
    for(uint8_t i = 0; i < FIFO_SIZE; i++) {
 8000912:	7dfb      	ldrb	r3, [r7, #23]
 8000914:	3301      	adds	r3, #1
 8000916:	75fb      	strb	r3, [r7, #23]
 8000918:	7dfb      	ldrb	r3, [r7, #23]
 800091a:	2b07      	cmp	r3, #7
 800091c:	d9ef      	bls.n	80008fe <Comm_Init+0x36>
    }

    if (type == COMM_UART) {
 800091e:	7afb      	ldrb	r3, [r7, #11]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d10f      	bne.n	8000944 <Comm_Init+0x7c>
        instance->interface.Send = UART_Send;
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	4a0f      	ldr	r2, [pc, #60]	@ (8000964 <Comm_Init+0x9c>)
 8000928:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        instance->interface.Receive = UART_Receive;
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	4a0e      	ldr	r2, [pc, #56]	@ (8000968 <Comm_Init+0xa0>)
 8000930:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
        instance->interface.ConvertToPacket = ComsHandler_BufToPacket;
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	4a0d      	ldr	r2, [pc, #52]	@ (800096c <Comm_Init+0xa4>)
 8000938:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
        UART_SetupReceive(instance);
 800093c:	68f8      	ldr	r0, [r7, #12]
 800093e:	f7ff ff4b 	bl	80007d8 <UART_SetupReceive>
#endif
    else if (type == COMM_CAN) {
        instance->interface.Send = CAN_Send;
        instance->interface.Receive = CAN_Receive;
    }
}
 8000942:	e00a      	b.n	800095a <Comm_Init+0x92>
    else if (type == COMM_CAN) {
 8000944:	7afb      	ldrb	r3, [r7, #11]
 8000946:	2b01      	cmp	r3, #1
 8000948:	d107      	bne.n	800095a <Comm_Init+0x92>
        instance->interface.Send = CAN_Send;
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	4a08      	ldr	r2, [pc, #32]	@ (8000970 <Comm_Init+0xa8>)
 800094e:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        instance->interface.Receive = CAN_Receive;
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	4a07      	ldr	r2, [pc, #28]	@ (8000974 <Comm_Init+0xac>)
 8000956:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
}
 800095a:	bf00      	nop
 800095c:	3718      	adds	r7, #24
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	08000791 	.word	0x08000791
 8000968:	0800084d 	.word	0x0800084d
 800096c:	0800068f 	.word	0x0800068f
 8000970:	08000893 	.word	0x08000893
 8000974:	080008ab 	.word	0x080008ab

08000978 <Comm_Send>:

// Wrapper for Sending Data
HAL_StatusTypeDef Comm_Send(ComsInterface_t *instance, DecodedPacket_t *packet)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
 8000980:	6039      	str	r1, [r7, #0]
	if(packet->invalid) return HAL_ERROR;
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	7adb      	ldrb	r3, [r3, #11]
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <Comm_Send+0x16>
 800098a:	2301      	movs	r3, #1
 800098c:	e009      	b.n	80009a2 <Comm_Send+0x2a>

    return instance->interface.Send(instance->config, packet);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000994:	687a      	ldr	r2, [r7, #4]
 8000996:	f8d2 20e4 	ldr.w	r2, [r2, #228]	@ 0xe4
 800099a:	6839      	ldr	r1, [r7, #0]
 800099c:	4610      	mov	r0, r2
 800099e:	4798      	blx	r3
 80009a0:	4603      	mov	r3, r0
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	3708      	adds	r7, #8
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}

080009aa <Comm_Receive>:

// Wrapper for Receiving Data
HAL_StatusTypeDef Comm_Receive(ComsInterface_t *instance, uint8_t *data, uint16_t length)
{
 80009aa:	b580      	push	{r7, lr}
 80009ac:	b084      	sub	sp, #16
 80009ae:	af00      	add	r7, sp, #0
 80009b0:	60f8      	str	r0, [r7, #12]
 80009b2:	60b9      	str	r1, [r7, #8]
 80009b4:	4613      	mov	r3, r2
 80009b6:	80fb      	strh	r3, [r7, #6]
    return instance->interface.Receive(instance, data, length);
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80009be:	88fa      	ldrh	r2, [r7, #6]
 80009c0:	68b9      	ldr	r1, [r7, #8]
 80009c2:	68f8      	ldr	r0, [r7, #12]
 80009c4:	4798      	blx	r3
 80009c6:	4603      	mov	r3, r0
}
 80009c8:	4618      	mov	r0, r3
 80009ca:	3710      	adds	r7, #16
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}

080009d0 <Comm_Process>:

void Comm_Process(ComsInterface_t *instance) {
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]

	while (instance->decodeIdx != instance->rxIdx) {
 80009d8:	e01e      	b.n	8000a18 <Comm_Process+0x48>
		instance->interface.ConvertToPacket(&instance->rxPacket[instance->decodeIdx], &instance->rxBuf[instance->decodeIdx]);
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	785b      	ldrb	r3, [r3, #1]
 80009e4:	4619      	mov	r1, r3
 80009e6:	460b      	mov	r3, r1
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	440b      	add	r3, r1
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	6879      	ldr	r1, [r7, #4]
 80009f0:	440b      	add	r3, r1
 80009f2:	1d18      	adds	r0, r3, #4
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	785b      	ldrb	r3, [r3, #1]
 80009f8:	4619      	mov	r1, r3
 80009fa:	460b      	mov	r3, r1
 80009fc:	00db      	lsls	r3, r3, #3
 80009fe:	1a5b      	subs	r3, r3, r1
 8000a00:	005b      	lsls	r3, r3, #1
 8000a02:	3360      	adds	r3, #96	@ 0x60
 8000a04:	6879      	ldr	r1, [r7, #4]
 8000a06:	440b      	add	r3, r1
 8000a08:	3304      	adds	r3, #4
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	4790      	blx	r2
		Coms_IncIdx(&instance->decodeIdx);
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	3301      	adds	r3, #1
 8000a12:	4618      	mov	r0, r3
 8000a14:	f7ff fdc8 	bl	80005a8 <Coms_IncIdx>
	while (instance->decodeIdx != instance->rxIdx) {
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	785a      	ldrb	r2, [r3, #1]
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	429a      	cmp	r2, r3
 8000a22:	d1da      	bne.n	80009da <Comm_Process+0xa>
	}
}
 8000a24:	bf00      	nop
 8000a26:	bf00      	nop
 8000a28:	3708      	adds	r7, #8
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}

08000a2e <Comm_GetPacket>:

DecodedPacket_t Comm_GetPacket(ComsInterface_t *instance) {
 8000a2e:	b590      	push	{r4, r7, lr}
 8000a30:	b087      	sub	sp, #28
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	6078      	str	r0, [r7, #4]
 8000a36:	6039      	str	r1, [r7, #0]
	DecodedPacket_t invalidPacket = {
 8000a38:	f107 0308 	add.w	r3, r7, #8
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	609a      	str	r2, [r3, #8]
 8000a44:	2301      	movs	r3, #1
 8000a46:	74fb      	strb	r3, [r7, #19]
			.invalid = true
	};
	if(instance->decodeIdx == instance->processIdx) {
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	785a      	ldrb	r2, [r3, #1]
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	789b      	ldrb	r3, [r3, #2]
 8000a50:	429a      	cmp	r2, r3
 8000a52:	d108      	bne.n	8000a66 <Comm_GetPacket+0x38>
		return invalidPacket;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	461c      	mov	r4, r3
 8000a58:	f107 0308 	add.w	r3, r7, #8
 8000a5c:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000a5e:	6020      	str	r0, [r4, #0]
 8000a60:	6061      	str	r1, [r4, #4]
 8000a62:	60a2      	str	r2, [r4, #8]
 8000a64:	e015      	b.n	8000a92 <Comm_GetPacket+0x64>
	}
	uint8_t idx = instance->processIdx;
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	789b      	ldrb	r3, [r3, #2]
 8000a6a:	75fb      	strb	r3, [r7, #23]

	Coms_IncIdx(&instance->processIdx);
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	3302      	adds	r3, #2
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff fd99 	bl	80005a8 <Coms_IncIdx>

	return instance->rxPacket[idx];
 8000a76:	7dfa      	ldrb	r2, [r7, #23]
 8000a78:	6878      	ldr	r0, [r7, #4]
 8000a7a:	6839      	ldr	r1, [r7, #0]
 8000a7c:	4613      	mov	r3, r2
 8000a7e:	005b      	lsls	r3, r3, #1
 8000a80:	4413      	add	r3, r2
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	440b      	add	r3, r1
 8000a86:	4604      	mov	r4, r0
 8000a88:	3304      	adds	r3, #4
 8000a8a:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000a8c:	6020      	str	r0, [r4, #0]
 8000a8e:	6061      	str	r1, [r4, #4]
 8000a90:	60a2      	str	r2, [r4, #8]
}
 8000a92:	6878      	ldr	r0, [r7, #4]
 8000a94:	371c      	adds	r7, #28
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd90      	pop	{r4, r7, pc}

08000a9a <IMU_WriteRegister>:

#include "IMU.h"
#include <stdio.h> // For debugging with printf

// Internal helper function: Write a register
static HAL_StatusTypeDef IMU_WriteRegister(IMU_HandleTypeDef *imu, uint8_t reg, uint8_t value) {
 8000a9a:	b580      	push	{r7, lr}
 8000a9c:	b084      	sub	sp, #16
 8000a9e:	af00      	add	r7, sp, #0
 8000aa0:	6078      	str	r0, [r7, #4]
 8000aa2:	460b      	mov	r3, r1
 8000aa4:	70fb      	strb	r3, [r7, #3]
 8000aa6:	4613      	mov	r3, r2
 8000aa8:	70bb      	strb	r3, [r7, #2]
    uint8_t data[2] = { reg, value };
 8000aaa:	78fb      	ldrb	r3, [r7, #3]
 8000aac:	733b      	strb	r3, [r7, #12]
 8000aae:	78bb      	ldrb	r3, [r7, #2]
 8000ab0:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(imu->cs_port, imu->cs_pin, GPIO_PIN_RESET);
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	6858      	ldr	r0, [r3, #4]
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	891b      	ldrh	r3, [r3, #8]
 8000aba:	2200      	movs	r2, #0
 8000abc:	4619      	mov	r1, r3
 8000abe:	f005 fbb7 	bl	8006230 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_Transmit(imu->hspi, data, 2, HAL_MAX_DELAY);
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	6818      	ldr	r0, [r3, #0]
 8000ac6:	f107 010c 	add.w	r1, r7, #12
 8000aca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ace:	2202      	movs	r2, #2
 8000ad0:	f006 fcb5 	bl	800743e <HAL_SPI_Transmit>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(imu->cs_port, imu->cs_pin, GPIO_PIN_SET);
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	6858      	ldr	r0, [r3, #4]
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	891b      	ldrh	r3, [r3, #8]
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	f005 fba4 	bl	8006230 <HAL_GPIO_WritePin>

    return status;
 8000ae8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	3710      	adds	r7, #16
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}

08000af2 <IMU_BurstRead>:

// Internal helper function: Burst read
static HAL_StatusTypeDef IMU_BurstRead(IMU_HandleTypeDef *imu, uint8_t reg, uint8_t *buffer, uint8_t length) {
 8000af2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000af6:	b08f      	sub	sp, #60	@ 0x3c
 8000af8:	af02      	add	r7, sp, #8
 8000afa:	6178      	str	r0, [r7, #20]
 8000afc:	60fa      	str	r2, [r7, #12]
 8000afe:	461a      	mov	r2, r3
 8000b00:	460b      	mov	r3, r1
 8000b02:	74fb      	strb	r3, [r7, #19]
 8000b04:	4613      	mov	r3, r2
 8000b06:	74bb      	strb	r3, [r7, #18]
 8000b08:	466b      	mov	r3, sp
 8000b0a:	461e      	mov	r6, r3

    uint8_t tx_data[length+1];
 8000b0c:	7cbb      	ldrb	r3, [r7, #18]
 8000b0e:	1c59      	adds	r1, r3, #1
 8000b10:	1e4b      	subs	r3, r1, #1
 8000b12:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b14:	460a      	mov	r2, r1
 8000b16:	2300      	movs	r3, #0
 8000b18:	603a      	str	r2, [r7, #0]
 8000b1a:	607b      	str	r3, [r7, #4]
 8000b1c:	f04f 0200 	mov.w	r2, #0
 8000b20:	f04f 0300 	mov.w	r3, #0
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	00c3      	lsls	r3, r0, #3
 8000b28:	6838      	ldr	r0, [r7, #0]
 8000b2a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000b2e:	6838      	ldr	r0, [r7, #0]
 8000b30:	00c2      	lsls	r2, r0, #3
 8000b32:	460a      	mov	r2, r1
 8000b34:	2300      	movs	r3, #0
 8000b36:	4692      	mov	sl, r2
 8000b38:	469b      	mov	fp, r3
 8000b3a:	f04f 0200 	mov.w	r2, #0
 8000b3e:	f04f 0300 	mov.w	r3, #0
 8000b42:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000b46:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000b4a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000b4e:	460b      	mov	r3, r1
 8000b50:	3307      	adds	r3, #7
 8000b52:	08db      	lsrs	r3, r3, #3
 8000b54:	00db      	lsls	r3, r3, #3
 8000b56:	ebad 0d03 	sub.w	sp, sp, r3
 8000b5a:	ab02      	add	r3, sp, #8
 8000b5c:	3300      	adds	r3, #0
 8000b5e:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t rx_data[length+1];
 8000b60:	7cbb      	ldrb	r3, [r7, #18]
 8000b62:	1c59      	adds	r1, r3, #1
 8000b64:	1e4b      	subs	r3, r1, #1
 8000b66:	623b      	str	r3, [r7, #32]
 8000b68:	460a      	mov	r2, r1
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	4690      	mov	r8, r2
 8000b6e:	4699      	mov	r9, r3
 8000b70:	f04f 0200 	mov.w	r2, #0
 8000b74:	f04f 0300 	mov.w	r3, #0
 8000b78:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000b7c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000b80:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000b84:	460a      	mov	r2, r1
 8000b86:	2300      	movs	r3, #0
 8000b88:	4614      	mov	r4, r2
 8000b8a:	461d      	mov	r5, r3
 8000b8c:	f04f 0200 	mov.w	r2, #0
 8000b90:	f04f 0300 	mov.w	r3, #0
 8000b94:	00eb      	lsls	r3, r5, #3
 8000b96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000b9a:	00e2      	lsls	r2, r4, #3
 8000b9c:	460b      	mov	r3, r1
 8000b9e:	3307      	adds	r3, #7
 8000ba0:	08db      	lsrs	r3, r3, #3
 8000ba2:	00db      	lsls	r3, r3, #3
 8000ba4:	ebad 0d03 	sub.w	sp, sp, r3
 8000ba8:	ab02      	add	r3, sp, #8
 8000baa:	3300      	adds	r3, #0
 8000bac:	61fb      	str	r3, [r7, #28]
    tx_data[0] = reg | IMU_READ_BIT;
 8000bae:	7cfb      	ldrb	r3, [r7, #19]
 8000bb0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000bb4:	b2da      	uxtb	r2, r3
 8000bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bb8:	701a      	strb	r2, [r3, #0]

    for(uint8_t i = 1; i <= length; i++) {
 8000bba:	2301      	movs	r3, #1
 8000bbc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000bc0:	e00f      	b.n	8000be2 <IMU_BurstRead+0xf0>
    	tx_data[i] = (tx_data[i-1]+1);
 8000bc2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000bc6:	3b01      	subs	r3, #1
 8000bc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000bca:	5cd2      	ldrb	r2, [r2, r3]
 8000bcc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000bd0:	3201      	adds	r2, #1
 8000bd2:	b2d1      	uxtb	r1, r2
 8000bd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000bd6:	54d1      	strb	r1, [r2, r3]
    for(uint8_t i = 1; i <= length; i++) {
 8000bd8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000bdc:	3301      	adds	r3, #1
 8000bde:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000be2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000be6:	7cbb      	ldrb	r3, [r7, #18]
 8000be8:	429a      	cmp	r2, r3
 8000bea:	d9ea      	bls.n	8000bc2 <IMU_BurstRead+0xd0>
    }

    HAL_GPIO_WritePin(imu->cs_port, imu->cs_pin, GPIO_PIN_RESET);
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	6858      	ldr	r0, [r3, #4]
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	891b      	ldrh	r3, [r3, #8]
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	f005 fb1a 	bl	8006230 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(imu->hspi, tx_data, rx_data, length + 1, HAL_MAX_DELAY);
 8000bfc:	697b      	ldr	r3, [r7, #20]
 8000bfe:	6818      	ldr	r0, [r3, #0]
 8000c00:	7cbb      	ldrb	r3, [r7, #18]
 8000c02:	b29b      	uxth	r3, r3
 8000c04:	3301      	adds	r3, #1
 8000c06:	b29b      	uxth	r3, r3
 8000c08:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000c0c:	9200      	str	r2, [sp, #0]
 8000c0e:	69fa      	ldr	r2, [r7, #28]
 8000c10:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000c12:	f006 fd8a 	bl	800772a <HAL_SPI_TransmitReceive>
 8000c16:	4603      	mov	r3, r0
 8000c18:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(imu->cs_port, imu->cs_pin, GPIO_PIN_SET);
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	6858      	ldr	r0, [r3, #4]
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	891b      	ldrh	r3, [r3, #8]
 8000c22:	2201      	movs	r2, #1
 8000c24:	4619      	mov	r1, r3
 8000c26:	f005 fb03 	bl	8006230 <HAL_GPIO_WritePin>

    for(uint8_t i = 1; i <= length; i++) {
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000c30:	e00e      	b.n	8000c50 <IMU_BurstRead+0x15e>
    	*(buffer+(i-1)) = rx_data[i];
 8000c32:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8000c36:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000c3a:	3b01      	subs	r3, #1
 8000c3c:	68f9      	ldr	r1, [r7, #12]
 8000c3e:	440b      	add	r3, r1
 8000c40:	69f9      	ldr	r1, [r7, #28]
 8000c42:	5c8a      	ldrb	r2, [r1, r2]
 8000c44:	701a      	strb	r2, [r3, #0]
    for(uint8_t i = 1; i <= length; i++) {
 8000c46:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000c4a:	3301      	adds	r3, #1
 8000c4c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000c50:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8000c54:	7cbb      	ldrb	r3, [r7, #18]
 8000c56:	429a      	cmp	r2, r3
 8000c58:	d9eb      	bls.n	8000c32 <IMU_BurstRead+0x140>
	}


    return status;
 8000c5a:	7efb      	ldrb	r3, [r7, #27]
 8000c5c:	46b5      	mov	sp, r6
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	3734      	adds	r7, #52	@ 0x34
 8000c62:	46bd      	mov	sp, r7
 8000c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000c68 <IMU_Init>:

// Initialize the IMU
HAL_StatusTypeDef IMU_Init(IMU_HandleTypeDef *imu) {
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
    uint8_t who_am_i = 0;
 8000c70:	2300      	movs	r3, #0
 8000c72:	73fb      	strb	r3, [r7, #15]
//
//    for(uint8_t i = 0; i < 14; i++) {
//    	data_buffer[i] = 0;
//    }

    if (IMU_WriteRegister(imu, 0x76, 0x00) != HAL_OK) { //userbank 0 select
 8000c74:	2200      	movs	r2, #0
 8000c76:	2176      	movs	r1, #118	@ 0x76
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f7ff ff0e 	bl	8000a9a <IMU_WriteRegister>
	 //   return HAL_ERROR;
	}
	HAL_Delay(1);
 8000c7e:	2001      	movs	r0, #1
 8000c80:	f002 fe0e 	bl	80038a0 <HAL_Delay>

    if (IMU_WriteRegister(imu, IMU_DEVICE_CONFIG_REG, IMU_DEVICE_CONFIG_RESET) != HAL_OK) {
 8000c84:	2201      	movs	r2, #1
 8000c86:	2111      	movs	r1, #17
 8000c88:	6878      	ldr	r0, [r7, #4]
 8000c8a:	f7ff ff06 	bl	8000a9a <IMU_WriteRegister>
    	//   return HAL_ERROR;
	}

    HAL_Delay(5);
 8000c8e:	2005      	movs	r0, #5
 8000c90:	f002 fe06 	bl	80038a0 <HAL_Delay>

    if (IMU_BurstRead(imu, IMU_WHO_AM_I_REG, &who_am_i, 1) != HAL_OK || who_am_i != IMU_WHO_AM_I_EXPECTED) {
 8000c94:	f107 020f 	add.w	r2, r7, #15
 8000c98:	2301      	movs	r3, #1
 8000c9a:	2175      	movs	r1, #117	@ 0x75
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f7ff ff28 	bl	8000af2 <IMU_BurstRead>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
        //return HAL_ERROR;
    }
    HAL_Delay(1);
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	f002 fdfa 	bl	80038a0 <HAL_Delay>

    if (IMU_WriteRegister(imu, IMU_PWR_MGMT_0, IMU_ENABLE_ACCEL_GYRO) != HAL_OK) {
 8000cac:	220f      	movs	r2, #15
 8000cae:	214e      	movs	r1, #78	@ 0x4e
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f7ff fef2 	bl	8000a9a <IMU_WriteRegister>
     //   return HAL_ERROR;
    }
    HAL_Delay(1);
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	f002 fdf2 	bl	80038a0 <HAL_Delay>

    if (IMU_WriteRegister(imu, IMU_GYRO_CONFIG_REG, IMU_GYRO_CONFIG_DATA) != HAL_OK) {
 8000cbc:	2248      	movs	r2, #72	@ 0x48
 8000cbe:	214f      	movs	r1, #79	@ 0x4f
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f7ff feea 	bl	8000a9a <IMU_WriteRegister>
     //   return HAL_ERROR;
    }
    HAL_Delay(1);
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	f002 fdea 	bl	80038a0 <HAL_Delay>

    if (IMU_WriteRegister(imu, IMU_ACCEL_CONFIG_REG, IMU_ACCEL_CONFIG_DATA) != HAL_OK) {
 8000ccc:	2248      	movs	r2, #72	@ 0x48
 8000cce:	2150      	movs	r1, #80	@ 0x50
 8000cd0:	6878      	ldr	r0, [r7, #4]
 8000cd2:	f7ff fee2 	bl	8000a9a <IMU_WriteRegister>
     //   return HAL_ERROR;
    }
    HAL_Delay(1);
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	f002 fde2 	bl	80038a0 <HAL_Delay>

    if (IMU_WriteRegister(imu, IMU_INT_CONFIG0_REG, IMU_INT_CONFIG0_DATA) != HAL_OK) {
 8000cdc:	2220      	movs	r2, #32
 8000cde:	2163      	movs	r1, #99	@ 0x63
 8000ce0:	6878      	ldr	r0, [r7, #4]
 8000ce2:	f7ff feda 	bl	8000a9a <IMU_WriteRegister>
	 //   return HAL_ERROR;
	}
    HAL_Delay(1);
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	f002 fdda 	bl	80038a0 <HAL_Delay>

    if (IMU_WriteRegister(imu, IMU_INT_SOURCE_REG, IMU_INT_ENABLE_DATA_RDY) != HAL_OK) {
 8000cec:	2208      	movs	r2, #8
 8000cee:	2165      	movs	r1, #101	@ 0x65
 8000cf0:	6878      	ldr	r0, [r7, #4]
 8000cf2:	f7ff fed2 	bl	8000a9a <IMU_WriteRegister>
       // return HAL_ERROR;
    }
    HAL_Delay(1);
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	f002 fdd2 	bl	80038a0 <HAL_Delay>

    if (IMU_WriteRegister(imu, IMU_INT_CONFIG_REG, IMU_INT_ACTIVE_HIGH) != HAL_OK) {
 8000cfc:	2207      	movs	r2, #7
 8000cfe:	2114      	movs	r1, #20
 8000d00:	6878      	ldr	r0, [r7, #4]
 8000d02:	f7ff feca 	bl	8000a9a <IMU_WriteRegister>
        //return HAL_ERROR;
    }
    HAL_Delay(1);
 8000d06:	2001      	movs	r0, #1
 8000d08:	f002 fdca 	bl	80038a0 <HAL_Delay>


    return HAL_OK;
 8000d0c:	2300      	movs	r3, #0
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3710      	adds	r7, #16
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}

08000d16 <IMU_ReadAll>:

    return HAL_OK;
}

// Read all data (accelerometer, gyroscope, and temperature)
HAL_StatusTypeDef IMU_ReadAll(IMU_HandleTypeDef *imu) {
 8000d16:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000d1a:	b087      	sub	sp, #28
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
 8000d20:	466b      	mov	r3, sp
 8000d22:	461e      	mov	r6, r3
	uint8_t length = 14;
 8000d24:	230e      	movs	r3, #14
 8000d26:	75fb      	strb	r3, [r7, #23]
    uint8_t raw_data[length];
 8000d28:	7df9      	ldrb	r1, [r7, #23]
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	3b01      	subs	r3, #1
 8000d2e:	613b      	str	r3, [r7, #16]
 8000d30:	b2cb      	uxtb	r3, r1
 8000d32:	2200      	movs	r2, #0
 8000d34:	4698      	mov	r8, r3
 8000d36:	4691      	mov	r9, r2
 8000d38:	f04f 0200 	mov.w	r2, #0
 8000d3c:	f04f 0300 	mov.w	r3, #0
 8000d40:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000d44:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000d48:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000d4c:	b2cb      	uxtb	r3, r1
 8000d4e:	2200      	movs	r2, #0
 8000d50:	461c      	mov	r4, r3
 8000d52:	4615      	mov	r5, r2
 8000d54:	f04f 0200 	mov.w	r2, #0
 8000d58:	f04f 0300 	mov.w	r3, #0
 8000d5c:	00eb      	lsls	r3, r5, #3
 8000d5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000d62:	00e2      	lsls	r2, r4, #3
 8000d64:	460b      	mov	r3, r1
 8000d66:	3307      	adds	r3, #7
 8000d68:	08db      	lsrs	r3, r3, #3
 8000d6a:	00db      	lsls	r3, r3, #3
 8000d6c:	ebad 0d03 	sub.w	sp, sp, r3
 8000d70:	466b      	mov	r3, sp
 8000d72:	3300      	adds	r3, #0
 8000d74:	60fb      	str	r3, [r7, #12]
    uint8_t intStatus = 0;
 8000d76:	2300      	movs	r3, #0
 8000d78:	72fb      	strb	r3, [r7, #11]
    if (IMU_BurstRead(imu, IMU_TEMP_OUT_H, raw_data, length) != HAL_OK) {
 8000d7a:	7dfb      	ldrb	r3, [r7, #23]
 8000d7c:	68fa      	ldr	r2, [r7, #12]
 8000d7e:	211d      	movs	r1, #29
 8000d80:	6878      	ldr	r0, [r7, #4]
 8000d82:	f7ff feb6 	bl	8000af2 <IMU_BurstRead>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <IMU_ReadAll+0x7a>
        return HAL_ERROR;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	e059      	b.n	8000e44 <IMU_ReadAll+0x12e>
    }

    imu->accel[0] = (raw_data[2] << 8) | raw_data[3];
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	789b      	ldrb	r3, [r3, #2]
 8000d94:	021b      	lsls	r3, r3, #8
 8000d96:	b21a      	sxth	r2, r3
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	78db      	ldrb	r3, [r3, #3]
 8000d9c:	b21b      	sxth	r3, r3
 8000d9e:	4313      	orrs	r3, r2
 8000da0:	b21a      	sxth	r2, r3
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	825a      	strh	r2, [r3, #18]
    imu->accel[1] = (raw_data[4] << 8) | raw_data[5];
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	791b      	ldrb	r3, [r3, #4]
 8000daa:	021b      	lsls	r3, r3, #8
 8000dac:	b21a      	sxth	r2, r3
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	795b      	ldrb	r3, [r3, #5]
 8000db2:	b21b      	sxth	r3, r3
 8000db4:	4313      	orrs	r3, r2
 8000db6:	b21a      	sxth	r2, r3
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	829a      	strh	r2, [r3, #20]
    imu->accel[2] = (raw_data[6] << 8) | raw_data[7];
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	799b      	ldrb	r3, [r3, #6]
 8000dc0:	021b      	lsls	r3, r3, #8
 8000dc2:	b21a      	sxth	r2, r3
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	79db      	ldrb	r3, [r3, #7]
 8000dc8:	b21b      	sxth	r3, r3
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	b21a      	sxth	r2, r3
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	82da      	strh	r2, [r3, #22]

    imu->temperature = (raw_data[0] << 8) | raw_data[1];
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	021b      	lsls	r3, r3, #8
 8000dd8:	b21a      	sxth	r2, r3
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	785b      	ldrb	r3, [r3, #1]
 8000dde:	b21b      	sxth	r3, r3
 8000de0:	4313      	orrs	r3, r2
 8000de2:	b21a      	sxth	r2, r3
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	83da      	strh	r2, [r3, #30]

    imu->gyro[0] = (raw_data[8] << 8) | raw_data[9];
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	7a1b      	ldrb	r3, [r3, #8]
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	b21a      	sxth	r2, r3
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	7a5b      	ldrb	r3, [r3, #9]
 8000df4:	b21b      	sxth	r3, r3
 8000df6:	4313      	orrs	r3, r2
 8000df8:	b21a      	sxth	r2, r3
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	831a      	strh	r2, [r3, #24]
    imu->gyro[1] = (raw_data[10] << 8) | raw_data[11];
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	7a9b      	ldrb	r3, [r3, #10]
 8000e02:	021b      	lsls	r3, r3, #8
 8000e04:	b21a      	sxth	r2, r3
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	7adb      	ldrb	r3, [r3, #11]
 8000e0a:	b21b      	sxth	r3, r3
 8000e0c:	4313      	orrs	r3, r2
 8000e0e:	b21a      	sxth	r2, r3
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	835a      	strh	r2, [r3, #26]
    imu->gyro[2] = (raw_data[12] << 8) | raw_data[13];
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	7b1b      	ldrb	r3, [r3, #12]
 8000e18:	021b      	lsls	r3, r3, #8
 8000e1a:	b21a      	sxth	r2, r3
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	7b5b      	ldrb	r3, [r3, #13]
 8000e20:	b21b      	sxth	r3, r3
 8000e22:	4313      	orrs	r3, r2
 8000e24:	b21a      	sxth	r2, r3
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	839a      	strh	r2, [r3, #28]

    if (IMU_BurstRead(imu, IMU_INT_STATUS_REG, &intStatus, 1) != HAL_OK) {
 8000e2a:	f107 020b 	add.w	r2, r7, #11
 8000e2e:	2301      	movs	r3, #1
 8000e30:	212d      	movs	r1, #45	@ 0x2d
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f7ff fe5d 	bl	8000af2 <IMU_BurstRead>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <IMU_ReadAll+0x12c>
		return HAL_ERROR;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e000      	b.n	8000e44 <IMU_ReadAll+0x12e>
	}

    return HAL_OK;
 8000e42:	2300      	movs	r3, #0
 8000e44:	46b5      	mov	sp, r6
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	371c      	adds	r7, #28
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000e50 <IMU_InterruptHandler>:

// Interrupt handler
void IMU_InterruptHandler(IMU_HandleTypeDef *imu, uint16_t GPIO_pin) {
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	460b      	mov	r3, r1
 8000e5a:	807b      	strh	r3, [r7, #2]
    if (GPIO_pin != imu->int_pin) return;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	8a1b      	ldrh	r3, [r3, #16]
 8000e60:	887a      	ldrh	r2, [r7, #2]
 8000e62:	429a      	cmp	r2, r3
 8000e64:	d103      	bne.n	8000e6e <IMU_InterruptHandler+0x1e>

    if (IMU_ReadAll(imu) == HAL_OK) {
 8000e66:	6878      	ldr	r0, [r7, #4]
 8000e68:	f7ff ff55 	bl	8000d16 <IMU_ReadAll>
 8000e6c:	e000      	b.n	8000e70 <IMU_InterruptHandler+0x20>
    if (GPIO_pin != imu->int_pin) return;
 8000e6e:	bf00      	nop
        // Data successfully read
    } else {
        // Handle read error
    }
}
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
	...

08000e78 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b08c      	sub	sp, #48	@ 0x30
 8000e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000e7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e82:	2200      	movs	r2, #0
 8000e84:	601a      	str	r2, [r3, #0]
 8000e86:	605a      	str	r2, [r3, #4]
 8000e88:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e8a:	1d3b      	adds	r3, r7, #4
 8000e8c:	2220      	movs	r2, #32
 8000e8e:	2100      	movs	r1, #0
 8000e90:	4618      	mov	r0, r3
 8000e92:	f00a fdd9 	bl	800ba48 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e96:	4b32      	ldr	r3, [pc, #200]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000e98:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000e9c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000e9e:	4b30      	ldr	r3, [pc, #192]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000ea0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000ea4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ea6:	4b2e      	ldr	r3, [pc, #184]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000eac:	4b2c      	ldr	r3, [pc, #176]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000eb2:	4b2b      	ldr	r3, [pc, #172]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000eb8:	4b29      	ldr	r3, [pc, #164]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ebe:	4b28      	ldr	r3, [pc, #160]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000ec0:	2204      	movs	r2, #4
 8000ec2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ec4:	4b26      	ldr	r3, [pc, #152]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000eca:	4b25      	ldr	r3, [pc, #148]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000ed0:	4b23      	ldr	r3, [pc, #140]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ed6:	4b22      	ldr	r3, [pc, #136]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ede:	4b20      	ldr	r3, [pc, #128]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ee4:	4b1e      	ldr	r3, [pc, #120]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000eea:	4b1d      	ldr	r3, [pc, #116]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ef2:	4b1b      	ldr	r3, [pc, #108]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000ef8:	4b19      	ldr	r3, [pc, #100]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f00:	4817      	ldr	r0, [pc, #92]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000f02:	f002 fec5 	bl	8003c90 <HAL_ADC_Init>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000f0c:	f000 fd61 	bl	80019d2 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f10:	2300      	movs	r3, #0
 8000f12:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4811      	ldr	r0, [pc, #68]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000f1c:	f003 fcda 	bl	80048d4 <HAL_ADCEx_MultiModeConfigChannel>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000f26:	f000 fd54 	bl	80019d2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f64 <MX_ADC1_Init+0xec>)
 8000f2c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f2e:	2306      	movs	r3, #6
 8000f30:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f32:	2300      	movs	r3, #0
 8000f34:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f36:	237f      	movs	r3, #127	@ 0x7f
 8000f38:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f3a:	2304      	movs	r3, #4
 8000f3c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	4619      	mov	r1, r3
 8000f46:	4806      	ldr	r0, [pc, #24]	@ (8000f60 <MX_ADC1_Init+0xe8>)
 8000f48:	f003 f85e 	bl	8004008 <HAL_ADC_ConfigChannel>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000f52:	f000 fd3e 	bl	80019d2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f56:	bf00      	nop
 8000f58:	3730      	adds	r7, #48	@ 0x30
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	20000370 	.word	0x20000370
 8000f64:	10c00010 	.word	0x10c00010

08000f68 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b08c      	sub	sp, #48	@ 0x30
 8000f6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
 8000f76:	605a      	str	r2, [r3, #4]
 8000f78:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f7a:	1d3b      	adds	r3, r7, #4
 8000f7c:	2220      	movs	r2, #32
 8000f7e:	2100      	movs	r1, #0
 8000f80:	4618      	mov	r0, r3
 8000f82:	f00a fd61 	bl	800ba48 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000f86:	4b31      	ldr	r3, [pc, #196]	@ (800104c <MX_ADC3_Init+0xe4>)
 8000f88:	4a31      	ldr	r2, [pc, #196]	@ (8001050 <MX_ADC3_Init+0xe8>)
 8000f8a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f8c:	4b2f      	ldr	r3, [pc, #188]	@ (800104c <MX_ADC3_Init+0xe4>)
 8000f8e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000f92:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000f94:	4b2d      	ldr	r3, [pc, #180]	@ (800104c <MX_ADC3_Init+0xe4>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f9a:	4b2c      	ldr	r3, [pc, #176]	@ (800104c <MX_ADC3_Init+0xe4>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8000fa0:	4b2a      	ldr	r3, [pc, #168]	@ (800104c <MX_ADC3_Init+0xe4>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fa6:	4b29      	ldr	r3, [pc, #164]	@ (800104c <MX_ADC3_Init+0xe4>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fac:	4b27      	ldr	r3, [pc, #156]	@ (800104c <MX_ADC3_Init+0xe4>)
 8000fae:	2204      	movs	r2, #4
 8000fb0:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000fb2:	4b26      	ldr	r3, [pc, #152]	@ (800104c <MX_ADC3_Init+0xe4>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000fb8:	4b24      	ldr	r3, [pc, #144]	@ (800104c <MX_ADC3_Init+0xe4>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 1;
 8000fbe:	4b23      	ldr	r3, [pc, #140]	@ (800104c <MX_ADC3_Init+0xe4>)
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000fc4:	4b21      	ldr	r3, [pc, #132]	@ (800104c <MX_ADC3_Init+0xe4>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fcc:	4b1f      	ldr	r3, [pc, #124]	@ (800104c <MX_ADC3_Init+0xe4>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fd2:	4b1e      	ldr	r3, [pc, #120]	@ (800104c <MX_ADC3_Init+0xe4>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000fd8:	4b1c      	ldr	r3, [pc, #112]	@ (800104c <MX_ADC3_Init+0xe4>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000fe0:	4b1a      	ldr	r3, [pc, #104]	@ (800104c <MX_ADC3_Init+0xe4>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 8000fe6:	4b19      	ldr	r3, [pc, #100]	@ (800104c <MX_ADC3_Init+0xe4>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000fee:	4817      	ldr	r0, [pc, #92]	@ (800104c <MX_ADC3_Init+0xe4>)
 8000ff0:	f002 fe4e 	bl	8003c90 <HAL_ADC_Init>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_ADC3_Init+0x96>
  {
    Error_Handler();
 8000ffa:	f000 fcea 	bl	80019d2 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ffe:	2300      	movs	r3, #0
 8001000:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001002:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001006:	4619      	mov	r1, r3
 8001008:	4810      	ldr	r0, [pc, #64]	@ (800104c <MX_ADC3_Init+0xe4>)
 800100a:	f003 fc63 	bl	80048d4 <HAL_ADCEx_MultiModeConfigChannel>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_ADC3_Init+0xb0>
  {
    Error_Handler();
 8001014:	f000 fcdd 	bl	80019d2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001018:	4b0e      	ldr	r3, [pc, #56]	@ (8001054 <MX_ADC3_Init+0xec>)
 800101a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800101c:	2306      	movs	r3, #6
 800101e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001020:	2300      	movs	r3, #0
 8001022:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001024:	237f      	movs	r3, #127	@ 0x7f
 8001026:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001028:	2304      	movs	r3, #4
 800102a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800102c:	2300      	movs	r3, #0
 800102e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001030:	1d3b      	adds	r3, r7, #4
 8001032:	4619      	mov	r1, r3
 8001034:	4805      	ldr	r0, [pc, #20]	@ (800104c <MX_ADC3_Init+0xe4>)
 8001036:	f002 ffe7 	bl	8004008 <HAL_ADC_ConfigChannel>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_ADC3_Init+0xdc>
  {
    Error_Handler();
 8001040:	f000 fcc7 	bl	80019d2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001044:	bf00      	nop
 8001046:	3730      	adds	r7, #48	@ 0x30
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	200003dc 	.word	0x200003dc
 8001050:	50000400 	.word	0x50000400
 8001054:	1d500080 	.word	0x1d500080

08001058 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b0a2      	sub	sp, #136	@ 0x88
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001060:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]
 800106e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001070:	f107 0320 	add.w	r3, r7, #32
 8001074:	2254      	movs	r2, #84	@ 0x54
 8001076:	2100      	movs	r1, #0
 8001078:	4618      	mov	r0, r3
 800107a:	f00a fce5 	bl	800ba48 <memset>
  if(adcHandle->Instance==ADC1)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001086:	d14e      	bne.n	8001126 <HAL_ADC_MspInit+0xce>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001088:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800108c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800108e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001092:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001094:	f107 0320 	add.w	r3, r7, #32
 8001098:	4618      	mov	r0, r3
 800109a:	f005 fed7 	bl	8006e4c <HAL_RCCEx_PeriphCLKConfig>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80010a4:	f000 fc95 	bl	80019d2 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80010a8:	4b4a      	ldr	r3, [pc, #296]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 80010aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ac:	4a49      	ldr	r2, [pc, #292]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 80010ae:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80010b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010b4:	4b47      	ldr	r3, [pc, #284]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 80010b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80010bc:	61fb      	str	r3, [r7, #28]
 80010be:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c0:	4b44      	ldr	r3, [pc, #272]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 80010c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c4:	4a43      	ldr	r2, [pc, #268]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 80010c6:	f043 0301 	orr.w	r3, r3, #1
 80010ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010cc:	4b41      	ldr	r3, [pc, #260]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 80010ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d0:	f003 0301 	and.w	r3, r3, #1
 80010d4:	61bb      	str	r3, [r7, #24]
 80010d6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010d8:	4b3e      	ldr	r3, [pc, #248]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 80010da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010dc:	4a3d      	ldr	r2, [pc, #244]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 80010de:	f043 0302 	orr.w	r3, r3, #2
 80010e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010e4:	4b3b      	ldr	r3, [pc, #236]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 80010e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010e8:	f003 0302 	and.w	r3, r3, #2
 80010ec:	617b      	str	r3, [r7, #20]
 80010ee:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN4
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = BOARD_TEMP_Pin;
 80010f0:	2308      	movs	r3, #8
 80010f2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010f4:	2303      	movs	r3, #3
 80010f6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f8:	2300      	movs	r3, #0
 80010fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(BOARD_TEMP_GPIO_Port, &GPIO_InitStruct);
 80010fc:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001100:	4619      	mov	r1, r3
 8001102:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001106:	f004 fef9 	bl	8005efc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMC_CURRSENSE_Pin;
 800110a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800110e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001110:	2303      	movs	r3, #3
 8001112:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(RMC_CURRSENSE_GPIO_Port, &GPIO_InitStruct);
 8001118:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800111c:	4619      	mov	r1, r3
 800111e:	482e      	ldr	r0, [pc, #184]	@ (80011d8 <HAL_ADC_MspInit+0x180>)
 8001120:	f004 feec 	bl	8005efc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8001124:	e051      	b.n	80011ca <HAL_ADC_MspInit+0x172>
  else if(adcHandle->Instance==ADC3)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a2c      	ldr	r2, [pc, #176]	@ (80011dc <HAL_ADC_MspInit+0x184>)
 800112c:	4293      	cmp	r3, r2
 800112e:	d14c      	bne.n	80011ca <HAL_ADC_MspInit+0x172>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001130:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001134:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001136:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800113a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800113c:	f107 0320 	add.w	r3, r7, #32
 8001140:	4618      	mov	r0, r3
 8001142:	f005 fe83 	bl	8006e4c <HAL_RCCEx_PeriphCLKConfig>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <HAL_ADC_MspInit+0xf8>
      Error_Handler();
 800114c:	f000 fc41 	bl	80019d2 <Error_Handler>
    __HAL_RCC_ADC345_CLK_ENABLE();
 8001150:	4b20      	ldr	r3, [pc, #128]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 8001152:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001154:	4a1f      	ldr	r2, [pc, #124]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 8001156:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800115a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800115c:	4b1d      	ldr	r3, [pc, #116]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 800115e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001160:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001164:	613b      	str	r3, [r7, #16]
 8001166:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001168:	4b1a      	ldr	r3, [pc, #104]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 800116a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800116c:	4a19      	ldr	r2, [pc, #100]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 800116e:	f043 0310 	orr.w	r3, r3, #16
 8001172:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001174:	4b17      	ldr	r3, [pc, #92]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 8001176:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001178:	f003 0310 	and.w	r3, r3, #16
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001180:	4b14      	ldr	r3, [pc, #80]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 8001182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001184:	4a13      	ldr	r2, [pc, #76]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 8001186:	f043 0308 	orr.w	r3, r3, #8
 800118a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800118c:	4b11      	ldr	r3, [pc, #68]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 800118e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001190:	f003 0308 	and.w	r3, r3, #8
 8001194:	60bb      	str	r3, [r7, #8]
 8001196:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = LMC_CURRSENSE_Pin;
 8001198:	2380      	movs	r3, #128	@ 0x80
 800119a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800119c:	2303      	movs	r3, #3
 800119e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(LMC_CURRSENSE_GPIO_Port, &GPIO_InitStruct);
 80011a4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80011a8:	4619      	mov	r1, r3
 80011aa:	480d      	ldr	r0, [pc, #52]	@ (80011e0 <HAL_ADC_MspInit+0x188>)
 80011ac:	f004 fea6 	bl	8005efc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VBAT_SW_DIAG_Pin;
 80011b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011b4:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011b6:	2303      	movs	r3, #3
 80011b8:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(VBAT_SW_DIAG_GPIO_Port, &GPIO_InitStruct);
 80011be:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80011c2:	4619      	mov	r1, r3
 80011c4:	4807      	ldr	r0, [pc, #28]	@ (80011e4 <HAL_ADC_MspInit+0x18c>)
 80011c6:	f004 fe99 	bl	8005efc <HAL_GPIO_Init>
}
 80011ca:	bf00      	nop
 80011cc:	3788      	adds	r7, #136	@ 0x88
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40021000 	.word	0x40021000
 80011d8:	48000400 	.word	0x48000400
 80011dc:	50000400 	.word	0x50000400
 80011e0:	48001000 	.word	0x48001000
 80011e4:	48000c00 	.word	0x48000c00

080011e8 <SendResponse>:
	{0x0165, Handle_GetMotorPosition}
};

// Function to initialize the Command Handler

static void SendResponse(ComsInterface_t *interface) {
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	Comm_Send(interface, &response);
 80011f0:	4903      	ldr	r1, [pc, #12]	@ (8001200 <SendResponse+0x18>)
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f7ff fbc0 	bl	8000978 <Comm_Send>
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20000448 	.word	0x20000448

08001204 <SetResponse>:

static void SetResponse(uint16_t command, uint8_t length, uint8_t *data) {
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	603a      	str	r2, [r7, #0]
 800120e:	80fb      	strh	r3, [r7, #6]
 8001210:	460b      	mov	r3, r1
 8001212:	717b      	strb	r3, [r7, #5]
	response.invalid = false;
 8001214:	4b0a      	ldr	r3, [pc, #40]	@ (8001240 <SetResponse+0x3c>)
 8001216:	2200      	movs	r2, #0
 8001218:	72da      	strb	r2, [r3, #11]
	response.command = command;
 800121a:	4a09      	ldr	r2, [pc, #36]	@ (8001240 <SetResponse+0x3c>)
 800121c:	88fb      	ldrh	r3, [r7, #6]
 800121e:	8013      	strh	r3, [r2, #0]
	response.length = sizeof(*data);
 8001220:	4b07      	ldr	r3, [pc, #28]	@ (8001240 <SetResponse+0x3c>)
 8001222:	2201      	movs	r2, #1
 8001224:	729a      	strb	r2, [r3, #10]
	memset(response.data, 0, MAX_DATA_SIZE);
 8001226:	2208      	movs	r2, #8
 8001228:	2100      	movs	r1, #0
 800122a:	4806      	ldr	r0, [pc, #24]	@ (8001244 <SetResponse+0x40>)
 800122c:	f00a fc0c 	bl	800ba48 <memset>
	memcpy(response.data, data, sizeof(*data));
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	781a      	ldrb	r2, [r3, #0]
 8001234:	4b02      	ldr	r3, [pc, #8]	@ (8001240 <SetResponse+0x3c>)
 8001236:	709a      	strb	r2, [r3, #2]
}
 8001238:	bf00      	nop
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000448 	.word	0x20000448
 8001244:	2000044a 	.word	0x2000044a

08001248 <makeInt16_t>:

static int16_t makeInt16_t(uint8_t *val1, uint8_t *val2) {
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
	return (*val1 << 8) | *val2;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	021b      	lsls	r3, r3, #8
 8001258:	b21a      	sxth	r2, r3
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	b21b      	sxth	r3, r3
 8001260:	4313      	orrs	r3, r2
 8001262:	b21b      	sxth	r3, r3
}
 8001264:	4618      	mov	r0, r3
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <CommandHandler_ProcessCommand>:
void CommandHandler_Init(void) {
    // Initialize any peripherals or variables related to command handling
    // Example: GPIO, Timers, etc.
}
// Function to process a received command
void CommandHandler_ProcessCommand(ComsInterface_t *interface, RobotSystem *robot) {
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	6039      	str	r1, [r7, #0]
    // Check for NULL pointer
	DecodedPacket_t packet = Comm_GetPacket(interface);
 800127a:	f107 0308 	add.w	r3, r7, #8
 800127e:	6879      	ldr	r1, [r7, #4]
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff fbd4 	bl	8000a2e <Comm_GetPacket>

	if(packet.invalid) {
 8001286:	7cfb      	ldrb	r3, [r7, #19]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d008      	beq.n	800129e <CommandHandler_ProcessCommand+0x2e>
		SetResponse(COMMAND_INVALID, 0, NULL);
 800128c:	2200      	movs	r2, #0
 800128e:	2100      	movs	r1, #0
 8001290:	20fe      	movs	r0, #254	@ 0xfe
 8001292:	f7ff ffb7 	bl	8001204 <SetResponse>
		SendResponse(interface);
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff ffa6 	bl	80011e8 <SendResponse>
		return;
 800129c:	e01d      	b.n	80012da <CommandHandler_ProcessCommand+0x6a>
	}

	for (int i = 0; i < sizeof(commandTable) / sizeof(CommandTableEntry_t); i++) {
 800129e:	2300      	movs	r3, #0
 80012a0:	617b      	str	r3, [r7, #20]
 80012a2:	e017      	b.n	80012d4 <CommandHandler_ProcessCommand+0x64>
		if (commandTable[i].commandID == packet.command) {
 80012a4:	4a0e      	ldr	r2, [pc, #56]	@ (80012e0 <CommandHandler_ProcessCommand+0x70>)
 80012a6:	697b      	ldr	r3, [r7, #20]
 80012a8:	f832 2033 	ldrh.w	r2, [r2, r3, lsl #3]
 80012ac:	893b      	ldrh	r3, [r7, #8]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d10d      	bne.n	80012ce <CommandHandler_ProcessCommand+0x5e>
			commandTable[i].handler(&packet, robot);
 80012b2:	4a0b      	ldr	r2, [pc, #44]	@ (80012e0 <CommandHandler_ProcessCommand+0x70>)
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	00db      	lsls	r3, r3, #3
 80012b8:	4413      	add	r3, r2
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f107 0208 	add.w	r2, r7, #8
 80012c0:	6839      	ldr	r1, [r7, #0]
 80012c2:	4610      	mov	r0, r2
 80012c4:	4798      	blx	r3
			SendResponse(interface);
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f7ff ff8e 	bl	80011e8 <SendResponse>
			return;
 80012cc:	e005      	b.n	80012da <CommandHandler_ProcessCommand+0x6a>
	for (int i = 0; i < sizeof(commandTable) / sizeof(CommandTableEntry_t); i++) {
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	3301      	adds	r3, #1
 80012d2:	617b      	str	r3, [r7, #20]
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	2b02      	cmp	r3, #2
 80012d8:	d9e4      	bls.n	80012a4 <CommandHandler_ProcessCommand+0x34>
		}
	}
}
 80012da:	3718      	adds	r7, #24
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	20000000 	.word	0x20000000

080012e4 <Handle_SetMotorSpeed>:

void Handle_SetMotorSpeed(DecodedPacket_t *packet, RobotSystem *robot) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	6039      	str	r1, [r7, #0]

	if(packet->length != 4) return;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	7a9b      	ldrb	r3, [r3, #10]
 80012f2:	2b04      	cmp	r3, #4
 80012f4:	d121      	bne.n	800133a <Handle_SetMotorSpeed+0x56>

	int16_t leftSpeed = makeInt16_t(&packet->data[0], &packet->data[1]);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	1c9a      	adds	r2, r3, #2
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	3303      	adds	r3, #3
 80012fe:	4619      	mov	r1, r3
 8001300:	4610      	mov	r0, r2
 8001302:	f7ff ffa1 	bl	8001248 <makeInt16_t>
 8001306:	4603      	mov	r3, r0
 8001308:	81fb      	strh	r3, [r7, #14]
	int16_t rightSpeed = makeInt16_t(&packet->data[2], &packet->data[3]);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	1d1a      	adds	r2, r3, #4
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	3305      	adds	r3, #5
 8001312:	4619      	mov	r1, r3
 8001314:	4610      	mov	r0, r2
 8001316:	f7ff ff97 	bl	8001248 <makeInt16_t>
 800131a:	4603      	mov	r3, r0
 800131c:	81bb      	strh	r3, [r7, #12]

	RobotSystem_SetSpeed(robot, leftSpeed, rightSpeed);
 800131e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001322:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001326:	4619      	mov	r1, r3
 8001328:	6838      	ldr	r0, [r7, #0]
 800132a:	f001 fb39 	bl	80029a0 <RobotSystem_SetSpeed>

	SetResponse(COMMAND_OK, 0, NULL);
 800132e:	2200      	movs	r2, #0
 8001330:	2100      	movs	r1, #0
 8001332:	20ff      	movs	r0, #255	@ 0xff
 8001334:	f7ff ff66 	bl	8001204 <SetResponse>
 8001338:	e000      	b.n	800133c <Handle_SetMotorSpeed+0x58>
	if(packet->length != 4) return;
 800133a:	bf00      	nop

}
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <Handle_GetMotorPosition>:

void Handle_GetMotorPosition(DecodedPacket_t *packet, RobotSystem *robot) {
 8001342:	b480      	push	{r7}
 8001344:	b083      	sub	sp, #12
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
 800134a:	6039      	str	r1, [r7, #0]

}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr

08001358 <Handle_GetMotorSpeed>:

void Handle_GetMotorSpeed(DecodedPacket_t *packet, RobotSystem *robot) {
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]

}
 8001362:	bf00      	nop
 8001364:	370c      	adds	r7, #12
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
	...

08001370 <MX_DAC2_Init>:

DAC_HandleTypeDef hdac2;

/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b08c      	sub	sp, #48	@ 0x30
 8001374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001376:	463b      	mov	r3, r7
 8001378:	2230      	movs	r2, #48	@ 0x30
 800137a:	2100      	movs	r1, #0
 800137c:	4618      	mov	r0, r3
 800137e:	f00a fb63 	bl	800ba48 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8001382:	4b16      	ldr	r3, [pc, #88]	@ (80013dc <MX_DAC2_Init+0x6c>)
 8001384:	4a16      	ldr	r2, [pc, #88]	@ (80013e0 <MX_DAC2_Init+0x70>)
 8001386:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8001388:	4814      	ldr	r0, [pc, #80]	@ (80013dc <MX_DAC2_Init+0x6c>)
 800138a:	f003 fcba 	bl	8004d02 <HAL_DAC_Init>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8001394:	f000 fb1d 	bl	80019d2 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001398:	2302      	movs	r3, #2
 800139a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800139c:	2300      	movs	r3, #0
 800139e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80013a0:	2300      	movs	r3, #0
 80013a2:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80013a4:	2300      	movs	r3, #0
 80013a6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80013a8:	2300      	movs	r3, #0
 80013aa:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80013ac:	2300      	movs	r3, #0
 80013ae:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80013b0:	2300      	movs	r3, #0
 80013b2:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80013b4:	2301      	movs	r3, #1
 80013b6:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80013b8:	2300      	movs	r3, #0
 80013ba:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80013bc:	463b      	mov	r3, r7
 80013be:	2200      	movs	r2, #0
 80013c0:	4619      	mov	r1, r3
 80013c2:	4806      	ldr	r0, [pc, #24]	@ (80013dc <MX_DAC2_Init+0x6c>)
 80013c4:	f003 fd5a 	bl	8004e7c <HAL_DAC_ConfigChannel>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 80013ce:	f000 fb00 	bl	80019d2 <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 80013d2:	bf00      	nop
 80013d4:	3730      	adds	r7, #48	@ 0x30
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20000454 	.word	0x20000454
 80013e0:	50000c00 	.word	0x50000c00

080013e4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b08a      	sub	sp, #40	@ 0x28
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ec:	f107 0314 	add.w	r3, r7, #20
 80013f0:	2200      	movs	r2, #0
 80013f2:	601a      	str	r2, [r3, #0]
 80013f4:	605a      	str	r2, [r3, #4]
 80013f6:	609a      	str	r2, [r3, #8]
 80013f8:	60da      	str	r2, [r3, #12]
 80013fa:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC2)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a15      	ldr	r2, [pc, #84]	@ (8001458 <HAL_DAC_MspInit+0x74>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d124      	bne.n	8001450 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC2_MspInit 0 */

  /* USER CODE END DAC2_MspInit 0 */
    /* DAC2 clock enable */
    __HAL_RCC_DAC2_CLK_ENABLE();
 8001406:	4b15      	ldr	r3, [pc, #84]	@ (800145c <HAL_DAC_MspInit+0x78>)
 8001408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800140a:	4a14      	ldr	r2, [pc, #80]	@ (800145c <HAL_DAC_MspInit+0x78>)
 800140c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001410:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001412:	4b12      	ldr	r3, [pc, #72]	@ (800145c <HAL_DAC_MspInit+0x78>)
 8001414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800141a:	613b      	str	r3, [r7, #16]
 800141c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800141e:	4b0f      	ldr	r3, [pc, #60]	@ (800145c <HAL_DAC_MspInit+0x78>)
 8001420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001422:	4a0e      	ldr	r2, [pc, #56]	@ (800145c <HAL_DAC_MspInit+0x78>)
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800142a:	4b0c      	ldr	r3, [pc, #48]	@ (800145c <HAL_DAC_MspInit+0x78>)
 800142c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	68fb      	ldr	r3, [r7, #12]
    /**DAC2 GPIO Configuration
    PA6     ------> DAC2_OUT1
    */
    GPIO_InitStruct.Pin = WHEEL_MOTOR_CURRENT_LIMIT_Pin;
 8001436:	2340      	movs	r3, #64	@ 0x40
 8001438:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800143a:	2303      	movs	r3, #3
 800143c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143e:	2300      	movs	r3, #0
 8001440:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(WHEEL_MOTOR_CURRENT_LIMIT_GPIO_Port, &GPIO_InitStruct);
 8001442:	f107 0314 	add.w	r3, r7, #20
 8001446:	4619      	mov	r1, r3
 8001448:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800144c:	f004 fd56 	bl	8005efc <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 8001450:	bf00      	nop
 8001452:	3728      	adds	r7, #40	@ 0x28
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	50000c00 	.word	0x50000c00
 800145c:	40021000 	.word	0x40021000

08001460 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001466:	4b12      	ldr	r3, [pc, #72]	@ (80014b0 <MX_DMA_Init+0x50>)
 8001468:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800146a:	4a11      	ldr	r2, [pc, #68]	@ (80014b0 <MX_DMA_Init+0x50>)
 800146c:	f043 0304 	orr.w	r3, r3, #4
 8001470:	6493      	str	r3, [r2, #72]	@ 0x48
 8001472:	4b0f      	ldr	r3, [pc, #60]	@ (80014b0 <MX_DMA_Init+0x50>)
 8001474:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001476:	f003 0304 	and.w	r3, r3, #4
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800147e:	4b0c      	ldr	r3, [pc, #48]	@ (80014b0 <MX_DMA_Init+0x50>)
 8001480:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001482:	4a0b      	ldr	r2, [pc, #44]	@ (80014b0 <MX_DMA_Init+0x50>)
 8001484:	f043 0301 	orr.w	r3, r3, #1
 8001488:	6493      	str	r3, [r2, #72]	@ 0x48
 800148a:	4b09      	ldr	r3, [pc, #36]	@ (80014b0 <MX_DMA_Init+0x50>)
 800148c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800148e:	f003 0301 	and.w	r3, r3, #1
 8001492:	603b      	str	r3, [r7, #0]
 8001494:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001496:	2200      	movs	r2, #0
 8001498:	2100      	movs	r1, #0
 800149a:	200b      	movs	r0, #11
 800149c:	f003 fbfd 	bl	8004c9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80014a0:	200b      	movs	r0, #11
 80014a2:	f003 fc14 	bl	8004cce <HAL_NVIC_EnableIRQ>

}
 80014a6:	bf00      	nop
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40021000 	.word	0x40021000

080014b4 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80014b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 80014ba:	4a20      	ldr	r2, [pc, #128]	@ (800153c <MX_FDCAN1_Init+0x88>)
 80014bc:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80014be:	4b1e      	ldr	r3, [pc, #120]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80014c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80014ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80014d0:	4b19      	ldr	r3, [pc, #100]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80014d6:	4b18      	ldr	r3, [pc, #96]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 80014d8:	2200      	movs	r2, #0
 80014da:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80014dc:	4b16      	ldr	r3, [pc, #88]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 80014de:	2200      	movs	r2, #0
 80014e0:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 80014e2:	4b15      	ldr	r3, [pc, #84]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 80014e4:	2201      	movs	r2, #1
 80014e6:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80014e8:	4b13      	ldr	r3, [pc, #76]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 80014ea:	2201      	movs	r2, #1
 80014ec:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 8;
 80014ee:	4b12      	ldr	r3, [pc, #72]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 80014f0:	2208      	movs	r2, #8
 80014f2:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 80014f4:	4b10      	ldr	r3, [pc, #64]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 80014f6:	2208      	movs	r2, #8
 80014f8:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80014fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 80014fc:	2201      	movs	r2, #1
 80014fe:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001500:	4b0d      	ldr	r3, [pc, #52]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 8001502:	2201      	movs	r2, #1
 8001504:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001506:	4b0c      	ldr	r3, [pc, #48]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 8001508:	2201      	movs	r2, #1
 800150a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800150c:	4b0a      	ldr	r3, [pc, #40]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 800150e:	2201      	movs	r2, #1
 8001510:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8001512:	4b09      	ldr	r3, [pc, #36]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 8001514:	2200      	movs	r2, #0
 8001516:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001518:	4b07      	ldr	r3, [pc, #28]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 800151a:	2200      	movs	r2, #0
 800151c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800151e:	4b06      	ldr	r3, [pc, #24]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 8001520:	2200      	movs	r2, #0
 8001522:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001524:	4804      	ldr	r0, [pc, #16]	@ (8001538 <MX_FDCAN1_Init+0x84>)
 8001526:	f004 f995 	bl	8005854 <HAL_FDCAN_Init>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8001530:	f000 fa4f 	bl	80019d2 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001534:	bf00      	nop
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20000468 	.word	0x20000468
 800153c:	40006400 	.word	0x40006400

08001540 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b09e      	sub	sp, #120	@ 0x78
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001548:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
 8001550:	605a      	str	r2, [r3, #4]
 8001552:	609a      	str	r2, [r3, #8]
 8001554:	60da      	str	r2, [r3, #12]
 8001556:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001558:	f107 0310 	add.w	r3, r7, #16
 800155c:	2254      	movs	r2, #84	@ 0x54
 800155e:	2100      	movs	r1, #0
 8001560:	4618      	mov	r0, r3
 8001562:	f00a fa71 	bl	800ba48 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a23      	ldr	r2, [pc, #140]	@ (80015f8 <HAL_FDCAN_MspInit+0xb8>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d13f      	bne.n	80015f0 <HAL_FDCAN_MspInit+0xb0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001570:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001574:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001576:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800157a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800157c:	f107 0310 	add.w	r3, r7, #16
 8001580:	4618      	mov	r0, r3
 8001582:	f005 fc63 	bl	8006e4c <HAL_RCCEx_PeriphCLKConfig>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 800158c:	f000 fa21 	bl	80019d2 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001590:	4b1a      	ldr	r3, [pc, #104]	@ (80015fc <HAL_FDCAN_MspInit+0xbc>)
 8001592:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001594:	4a19      	ldr	r2, [pc, #100]	@ (80015fc <HAL_FDCAN_MspInit+0xbc>)
 8001596:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800159a:	6593      	str	r3, [r2, #88]	@ 0x58
 800159c:	4b17      	ldr	r3, [pc, #92]	@ (80015fc <HAL_FDCAN_MspInit+0xbc>)
 800159e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015a4:	60fb      	str	r3, [r7, #12]
 80015a6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015a8:	4b14      	ldr	r3, [pc, #80]	@ (80015fc <HAL_FDCAN_MspInit+0xbc>)
 80015aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ac:	4a13      	ldr	r2, [pc, #76]	@ (80015fc <HAL_FDCAN_MspInit+0xbc>)
 80015ae:	f043 0308 	orr.w	r3, r3, #8
 80015b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015b4:	4b11      	ldr	r3, [pc, #68]	@ (80015fc <HAL_FDCAN_MspInit+0xbc>)
 80015b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b8:	f003 0308 	and.w	r3, r3, #8
 80015bc:	60bb      	str	r3, [r7, #8]
 80015be:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80015c0:	2303      	movs	r3, #3
 80015c2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c4:	2302      	movs	r3, #2
 80015c6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015cc:	2300      	movs	r3, #0
 80015ce:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80015d0:	2309      	movs	r3, #9
 80015d2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015d4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80015d8:	4619      	mov	r1, r3
 80015da:	4809      	ldr	r0, [pc, #36]	@ (8001600 <HAL_FDCAN_MspInit+0xc0>)
 80015dc:	f004 fc8e 	bl	8005efc <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80015e0:	2200      	movs	r2, #0
 80015e2:	2100      	movs	r1, #0
 80015e4:	2015      	movs	r0, #21
 80015e6:	f003 fb58 	bl	8004c9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80015ea:	2015      	movs	r0, #21
 80015ec:	f003 fb6f 	bl	8004cce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 80015f0:	bf00      	nop
 80015f2:	3778      	adds	r7, #120	@ 0x78
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	40006400 	.word	0x40006400
 80015fc:	40021000 	.word	0x40021000
 8001600:	48000c00 	.word	0x48000c00

08001604 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b08c      	sub	sp, #48	@ 0x30
 8001608:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800160a:	f107 031c 	add.w	r3, r7, #28
 800160e:	2200      	movs	r2, #0
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	605a      	str	r2, [r3, #4]
 8001614:	609a      	str	r2, [r3, #8]
 8001616:	60da      	str	r2, [r3, #12]
 8001618:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800161a:	4b7a      	ldr	r3, [pc, #488]	@ (8001804 <MX_GPIO_Init+0x200>)
 800161c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161e:	4a79      	ldr	r2, [pc, #484]	@ (8001804 <MX_GPIO_Init+0x200>)
 8001620:	f043 0304 	orr.w	r3, r3, #4
 8001624:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001626:	4b77      	ldr	r3, [pc, #476]	@ (8001804 <MX_GPIO_Init+0x200>)
 8001628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800162a:	f003 0304 	and.w	r3, r3, #4
 800162e:	61bb      	str	r3, [r7, #24]
 8001630:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001632:	4b74      	ldr	r3, [pc, #464]	@ (8001804 <MX_GPIO_Init+0x200>)
 8001634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001636:	4a73      	ldr	r2, [pc, #460]	@ (8001804 <MX_GPIO_Init+0x200>)
 8001638:	f043 0320 	orr.w	r3, r3, #32
 800163c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800163e:	4b71      	ldr	r3, [pc, #452]	@ (8001804 <MX_GPIO_Init+0x200>)
 8001640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001642:	f003 0320 	and.w	r3, r3, #32
 8001646:	617b      	str	r3, [r7, #20]
 8001648:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800164a:	4b6e      	ldr	r3, [pc, #440]	@ (8001804 <MX_GPIO_Init+0x200>)
 800164c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164e:	4a6d      	ldr	r2, [pc, #436]	@ (8001804 <MX_GPIO_Init+0x200>)
 8001650:	f043 0301 	orr.w	r3, r3, #1
 8001654:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001656:	4b6b      	ldr	r3, [pc, #428]	@ (8001804 <MX_GPIO_Init+0x200>)
 8001658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	613b      	str	r3, [r7, #16]
 8001660:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001662:	4b68      	ldr	r3, [pc, #416]	@ (8001804 <MX_GPIO_Init+0x200>)
 8001664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001666:	4a67      	ldr	r2, [pc, #412]	@ (8001804 <MX_GPIO_Init+0x200>)
 8001668:	f043 0302 	orr.w	r3, r3, #2
 800166c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800166e:	4b65      	ldr	r3, [pc, #404]	@ (8001804 <MX_GPIO_Init+0x200>)
 8001670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001672:	f003 0302 	and.w	r3, r3, #2
 8001676:	60fb      	str	r3, [r7, #12]
 8001678:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800167a:	4b62      	ldr	r3, [pc, #392]	@ (8001804 <MX_GPIO_Init+0x200>)
 800167c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800167e:	4a61      	ldr	r2, [pc, #388]	@ (8001804 <MX_GPIO_Init+0x200>)
 8001680:	f043 0310 	orr.w	r3, r3, #16
 8001684:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001686:	4b5f      	ldr	r3, [pc, #380]	@ (8001804 <MX_GPIO_Init+0x200>)
 8001688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800168a:	f003 0310 	and.w	r3, r3, #16
 800168e:	60bb      	str	r3, [r7, #8]
 8001690:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001692:	4b5c      	ldr	r3, [pc, #368]	@ (8001804 <MX_GPIO_Init+0x200>)
 8001694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001696:	4a5b      	ldr	r2, [pc, #364]	@ (8001804 <MX_GPIO_Init+0x200>)
 8001698:	f043 0308 	orr.w	r3, r3, #8
 800169c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800169e:	4b59      	ldr	r3, [pc, #356]	@ (8001804 <MX_GPIO_Init+0x200>)
 80016a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a2:	f003 0308 	and.w	r3, r3, #8
 80016a6:	607b      	str	r3, [r7, #4]
 80016a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80016aa:	4b56      	ldr	r3, [pc, #344]	@ (8001804 <MX_GPIO_Init+0x200>)
 80016ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ae:	4a55      	ldr	r2, [pc, #340]	@ (8001804 <MX_GPIO_Init+0x200>)
 80016b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016b6:	4b53      	ldr	r3, [pc, #332]	@ (8001804 <MX_GPIO_Init+0x200>)
 80016b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016be:	603b      	str	r3, [r7, #0]
 80016c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, nAUX2_EN_Pin|LED_A_INT_Pin, GPIO_PIN_RESET);
 80016c2:	2200      	movs	r2, #0
 80016c4:	f44f 5181 	mov.w	r1, #4128	@ 0x1020
 80016c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016cc:	f004 fdb0 	bl	8006230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, nDEBUG_LED2_Pin|nDEBUG_LED1_Pin, GPIO_PIN_RESET);
 80016d0:	2200      	movs	r2, #0
 80016d2:	f44f 4190 	mov.w	r1, #18432	@ 0x4800
 80016d6:	484c      	ldr	r0, [pc, #304]	@ (8001808 <MX_GPIO_Init+0x204>)
 80016d8:	f004 fdaa 	bl	8006230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AUX2_OUTPUT_GPIO_Port, AUX2_OUTPUT_Pin, GPIO_PIN_RESET);
 80016dc:	2200      	movs	r2, #0
 80016de:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016e2:	484a      	ldr	r0, [pc, #296]	@ (800180c <MX_GPIO_Init+0x208>)
 80016e4:	f004 fda4 	bl	8006230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(nCS_MCM_GYRO_SPI_GPIO_Port, nCS_MCM_GYRO_SPI_Pin, GPIO_PIN_SET);
 80016e8:	2201      	movs	r2, #1
 80016ea:	2102      	movs	r1, #2
 80016ec:	4848      	ldr	r0, [pc, #288]	@ (8001810 <MX_GPIO_Init+0x20c>)
 80016ee:	f004 fd9f 	bl	8006230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, MCM_KILL_Pin|nCAN_STBY_Pin, GPIO_PIN_RESET);
 80016f2:	2200      	movs	r2, #0
 80016f4:	f44f 7120 	mov.w	r1, #640	@ 0x280
 80016f8:	4845      	ldr	r0, [pc, #276]	@ (8001810 <MX_GPIO_Init+0x20c>)
 80016fa:	f004 fd99 	bl	8006230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(nWHEEL_MOTOR_SHDN_GPIO_Port, nWHEEL_MOTOR_SHDN_Pin, GPIO_PIN_SET);
 80016fe:	2201      	movs	r2, #1
 8001700:	2102      	movs	r1, #2
 8001702:	4844      	ldr	r0, [pc, #272]	@ (8001814 <MX_GPIO_Init+0x210>)
 8001704:	f004 fd94 	bl	8006230 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = nAUX2_EN_Pin|LED_A_INT_Pin;
 8001708:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 800170c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800170e:	2301      	movs	r3, #1
 8001710:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001712:	2300      	movs	r3, #0
 8001714:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001716:	2300      	movs	r3, #0
 8001718:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800171a:	f107 031c 	add.w	r3, r7, #28
 800171e:	4619      	mov	r1, r3
 8001720:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001724:	f004 fbea 	bl	8005efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = nDEBUG_LED2_Pin|nDEBUG_LED1_Pin;
 8001728:	f44f 4390 	mov.w	r3, #18432	@ 0x4800
 800172c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800172e:	2301      	movs	r3, #1
 8001730:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	2300      	movs	r3, #0
 8001734:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001736:	2300      	movs	r3, #0
 8001738:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800173a:	f107 031c 	add.w	r3, r7, #28
 800173e:	4619      	mov	r1, r3
 8001740:	4831      	ldr	r0, [pc, #196]	@ (8001808 <MX_GPIO_Init+0x204>)
 8001742:	f004 fbdb 	bl	8005efc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = nRMC_CURRFAULT_Pin;
 8001746:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800174a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800174c:	2300      	movs	r3, #0
 800174e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001750:	2300      	movs	r3, #0
 8001752:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(nRMC_CURRFAULT_GPIO_Port, &GPIO_InitStruct);
 8001754:	f107 031c 	add.w	r3, r7, #28
 8001758:	4619      	mov	r1, r3
 800175a:	482f      	ldr	r0, [pc, #188]	@ (8001818 <MX_GPIO_Init+0x214>)
 800175c:	f004 fbce 	bl	8005efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = V_3V3_DIAG_Pin|V_5V_DIAG_Pin|nLMC_CURRFAULT_Pin;
 8001760:	f44f 7341 	mov.w	r3, #772	@ 0x304
 8001764:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001766:	2300      	movs	r3, #0
 8001768:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	2300      	movs	r3, #0
 800176c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800176e:	f107 031c 	add.w	r3, r7, #28
 8001772:	4619      	mov	r1, r3
 8001774:	4825      	ldr	r0, [pc, #148]	@ (800180c <MX_GPIO_Init+0x208>)
 8001776:	f004 fbc1 	bl	8005efc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AUX2_OUTPUT_Pin;
 800177a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800177e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001780:	2301      	movs	r3, #1
 8001782:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001788:	2300      	movs	r3, #0
 800178a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUX2_OUTPUT_GPIO_Port, &GPIO_InitStruct);
 800178c:	f107 031c 	add.w	r3, r7, #28
 8001790:	4619      	mov	r1, r3
 8001792:	481e      	ldr	r0, [pc, #120]	@ (800180c <MX_GPIO_Init+0x208>)
 8001794:	f004 fbb2 	bl	8005efc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACC_INT_Pin;
 8001798:	2301      	movs	r3, #1
 800179a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800179c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80017a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ACC_INT_GPIO_Port, &GPIO_InitStruct);
 80017a6:	f107 031c 	add.w	r3, r7, #28
 80017aa:	4619      	mov	r1, r3
 80017ac:	4818      	ldr	r0, [pc, #96]	@ (8001810 <MX_GPIO_Init+0x20c>)
 80017ae:	f004 fba5 	bl	8005efc <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = nCS_MCM_GYRO_SPI_Pin|MCM_KILL_Pin|nCAN_STBY_Pin;
 80017b2:	f240 2382 	movw	r3, #642	@ 0x282
 80017b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b8:	2301      	movs	r3, #1
 80017ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c0:	2300      	movs	r3, #0
 80017c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017c4:	f107 031c 	add.w	r3, r7, #28
 80017c8:	4619      	mov	r1, r3
 80017ca:	4811      	ldr	r0, [pc, #68]	@ (8001810 <MX_GPIO_Init+0x20c>)
 80017cc:	f004 fb96 	bl	8005efc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = nWHEEL_MOTOR_SHDN_Pin;
 80017d0:	2302      	movs	r3, #2
 80017d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d4:	2301      	movs	r3, #1
 80017d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d8:	2300      	movs	r3, #0
 80017da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017dc:	2300      	movs	r3, #0
 80017de:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(nWHEEL_MOTOR_SHDN_GPIO_Port, &GPIO_InitStruct);
 80017e0:	f107 031c 	add.w	r3, r7, #28
 80017e4:	4619      	mov	r1, r3
 80017e6:	480b      	ldr	r0, [pc, #44]	@ (8001814 <MX_GPIO_Init+0x210>)
 80017e8:	f004 fb88 	bl	8005efc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 80017ec:	2200      	movs	r2, #0
 80017ee:	2101      	movs	r1, #1
 80017f0:	2006      	movs	r0, #6
 80017f2:	f003 fa52 	bl	8004c9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80017f6:	2006      	movs	r0, #6
 80017f8:	f003 fa69 	bl	8004cce <HAL_NVIC_EnableIRQ>

}
 80017fc:	bf00      	nop
 80017fe:	3730      	adds	r7, #48	@ 0x30
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	40021000 	.word	0x40021000
 8001808:	48001400 	.word	0x48001400
 800180c:	48000c00 	.word	0x48000c00
 8001810:	48001800 	.word	0x48001800
 8001814:	48001000 	.word	0x48001000
 8001818:	48000400 	.word	0x48000400

0800181c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800181c:	b590      	push	{r4, r7, lr}
 800181e:	b0df      	sub	sp, #380	@ 0x17c
 8001820:	af5e      	add	r7, sp, #376	@ 0x178
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001822:	f001 ffcc 	bl	80037be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001826:	f000 f84d 	bl	80018c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800182a:	f7ff feeb 	bl	8001604 <MX_GPIO_Init>
  MX_DMA_Init();
 800182e:	f7ff fe17 	bl	8001460 <MX_DMA_Init>
  MX_ADC3_Init();
 8001832:	f7ff fb99 	bl	8000f68 <MX_ADC3_Init>
  MX_DAC2_Init();
 8001836:	f7ff fd9b 	bl	8001370 <MX_DAC2_Init>
  MX_USART2_UART_Init();
 800183a:	f001 febb 	bl	80035b4 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800183e:	f001 f969 	bl	8002b14 <MX_SPI1_Init>
  MX_ADC1_Init();
 8001842:	f7ff fb19 	bl	8000e78 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001846:	f001 fa85 	bl	8002d54 <MX_TIM1_Init>
  MX_TIM8_Init();
 800184a:	f001 fc59 	bl	8003100 <MX_TIM8_Init>
  MX_TIM2_Init();
 800184e:	f001 fb49 	bl	8002ee4 <MX_TIM2_Init>
  MX_TIM5_Init();
 8001852:	f001 fbcd 	bl	8002ff0 <MX_TIM5_Init>
  MX_FDCAN1_Init();
 8001856:	f7ff fe2d 	bl	80014b4 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

  IMU_Init(&imu);
 800185a:	4814      	ldr	r0, [pc, #80]	@ (80018ac <main+0x90>)
 800185c:	f7ff fa04 	bl	8000c68 <IMU_Init>
  RobotSystem_Init(&robot, leftWheel, rightWheel);
 8001860:	4c13      	ldr	r4, [pc, #76]	@ (80018b0 <main+0x94>)
 8001862:	4a14      	ldr	r2, [pc, #80]	@ (80018b4 <main+0x98>)
 8001864:	ab2e      	add	r3, sp, #184	@ 0xb8
 8001866:	4611      	mov	r1, r2
 8001868:	22c0      	movs	r2, #192	@ 0xc0
 800186a:	4618      	mov	r0, r3
 800186c:	f00a f918 	bl	800baa0 <memcpy>
 8001870:	4668      	mov	r0, sp
 8001872:	f104 0308 	add.w	r3, r4, #8
 8001876:	22b8      	movs	r2, #184	@ 0xb8
 8001878:	4619      	mov	r1, r3
 800187a:	f00a f911 	bl	800baa0 <memcpy>
 800187e:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001882:	480d      	ldr	r0, [pc, #52]	@ (80018b8 <main+0x9c>)
 8001884:	f001 f852 	bl	800292c <RobotSystem_Init>
  Comm_Init(&serial, COMM_UART, &huart2);
 8001888:	4a0c      	ldr	r2, [pc, #48]	@ (80018bc <main+0xa0>)
 800188a:	2100      	movs	r1, #0
 800188c:	480c      	ldr	r0, [pc, #48]	@ (80018c0 <main+0xa4>)
 800188e:	f7ff f81b 	bl	80008c8 <Comm_Init>


  while (1)
  {

	  Comm_Process(&serial);
 8001892:	480b      	ldr	r0, [pc, #44]	@ (80018c0 <main+0xa4>)
 8001894:	f7ff f89c 	bl	80009d0 <Comm_Process>
	  RobotSystem_Calculate(&robot);
 8001898:	4807      	ldr	r0, [pc, #28]	@ (80018b8 <main+0x9c>)
 800189a:	f001 f8a7 	bl	80029ec <RobotSystem_Calculate>

	  CommandHandler_ProcessCommand(&serial, &robot);
 800189e:	4906      	ldr	r1, [pc, #24]	@ (80018b8 <main+0x9c>)
 80018a0:	4807      	ldr	r0, [pc, #28]	@ (80018c0 <main+0xa4>)
 80018a2:	f7ff fce5 	bl	8001270 <CommandHandler_ProcessCommand>
	  Comm_Process(&serial);
 80018a6:	bf00      	nop
 80018a8:	e7f3      	b.n	8001892 <main+0x76>
 80018aa:	bf00      	nop
 80018ac:	20000018 	.word	0x20000018
 80018b0:	200001c8 	.word	0x200001c8
 80018b4:	20000288 	.word	0x20000288
 80018b8:	20000038 	.word	0x20000038
 80018bc:	20000748 	.word	0x20000748
 80018c0:	200004cc 	.word	0x200004cc

080018c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b094      	sub	sp, #80	@ 0x50
 80018c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018ca:	f107 0318 	add.w	r3, r7, #24
 80018ce:	2238      	movs	r2, #56	@ 0x38
 80018d0:	2100      	movs	r1, #0
 80018d2:	4618      	mov	r0, r3
 80018d4:	f00a f8b8 	bl	800ba48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018d8:	1d3b      	adds	r3, r7, #4
 80018da:	2200      	movs	r2, #0
 80018dc:	601a      	str	r2, [r3, #0]
 80018de:	605a      	str	r2, [r3, #4]
 80018e0:	609a      	str	r2, [r3, #8]
 80018e2:	60da      	str	r2, [r3, #12]
 80018e4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80018e6:	2000      	movs	r0, #0
 80018e8:	f004 fcd2 	bl	8006290 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018ec:	2302      	movs	r3, #2
 80018ee:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018f4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018f6:	2340      	movs	r3, #64	@ 0x40
 80018f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018fa:	2302      	movs	r3, #2
 80018fc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018fe:	2302      	movs	r3, #2
 8001900:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001902:	2304      	movs	r3, #4
 8001904:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001906:	2355      	movs	r3, #85	@ 0x55
 8001908:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800190a:	2302      	movs	r3, #2
 800190c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800190e:	2302      	movs	r3, #2
 8001910:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001912:	2302      	movs	r3, #2
 8001914:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001916:	f107 0318 	add.w	r3, r7, #24
 800191a:	4618      	mov	r0, r3
 800191c:	f004 fd6c 	bl	80063f8 <HAL_RCC_OscConfig>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001926:	f000 f854 	bl	80019d2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800192a:	230f      	movs	r3, #15
 800192c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800192e:	2303      	movs	r3, #3
 8001930:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001932:	2300      	movs	r3, #0
 8001934:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001936:	2300      	movs	r3, #0
 8001938:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800193a:	2300      	movs	r3, #0
 800193c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800193e:	1d3b      	adds	r3, r7, #4
 8001940:	2104      	movs	r1, #4
 8001942:	4618      	mov	r0, r3
 8001944:	f005 f86a 	bl	8006a1c <HAL_RCC_ClockConfig>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800194e:	f000 f840 	bl	80019d2 <Error_Handler>
  }
}
 8001952:	bf00      	nop
 8001954:	3750      	adds	r7, #80	@ 0x50
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
	...

0800195c <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
	RobotSystem_InterruptHandler(&robot, htim);
 8001964:	6879      	ldr	r1, [r7, #4]
 8001966:	4803      	ldr	r0, [pc, #12]	@ (8001974 <HAL_TIM_IC_CaptureCallback+0x18>)
 8001968:	f001 f851 	bl	8002a0e <RobotSystem_InterruptHandler>
}
 800196c:	bf00      	nop
 800196e:	3708      	adds	r7, #8
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20000038 	.word	0x20000038

08001978 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	80fb      	strh	r3, [r7, #6]
	IMU_InterruptHandler(&imu, GPIO_Pin);
 8001982:	88fb      	ldrh	r3, [r7, #6]
 8001984:	4619      	mov	r1, r3
 8001986:	4803      	ldr	r0, [pc, #12]	@ (8001994 <HAL_GPIO_EXTI_Callback+0x1c>)
 8001988:	f7ff fa62 	bl	8000e50 <IMU_InterruptHandler>

}
 800198c:	bf00      	nop
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	20000018 	.word	0x20000018

08001998 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	460b      	mov	r3, r1
 80019a2:	807b      	strh	r3, [r7, #2]
	Comm_Receive(&serial, 0, size);
 80019a4:	887b      	ldrh	r3, [r7, #2]
 80019a6:	461a      	mov	r2, r3
 80019a8:	2100      	movs	r1, #0
 80019aa:	4803      	ldr	r0, [pc, #12]	@ (80019b8 <HAL_UARTEx_RxEventCallback+0x20>)
 80019ac:	f7fe fffd 	bl	80009aa <Comm_Receive>
}
 80019b0:	bf00      	nop
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	200004cc 	.word	0x200004cc

080019bc <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
//    {
//      /* Notification Error */
//      Error_Handler();
//    }
//  }
}
 80019c6:	bf00      	nop
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019d2:	b480      	push	{r7}
 80019d4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019d6:	b672      	cpsid	i
}
 80019d8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019da:	bf00      	nop
 80019dc:	e7fd      	b.n	80019da <Error_Handler+0x8>

080019de <Motor_Init>:
 */

#include "motor_control.h"

// Initialize a motor
void Motor_Init(Motor *motor) {
 80019de:	b580      	push	{r7, lr}
 80019e0:	b082      	sub	sp, #8
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
    // Example: Initialize GPIOs or timers for the motor
	motor->pid.hallCount = 0;
 80019e6:	6879      	ldr	r1, [r7, #4]
 80019e8:	f04f 0200 	mov.w	r2, #0
 80019ec:	f04f 0300 	mov.w	r3, #0
 80019f0:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	motor->pid.lastHallCount = 0;
 80019f4:	6879      	ldr	r1, [r7, #4]
 80019f6:	f04f 0200 	mov.w	r2, #0
 80019fa:	f04f 0300 	mov.w	r3, #0
 80019fe:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
	motor->pid.set_speed = 0;
 8001a02:	6879      	ldr	r1, [r7, #4]
 8001a04:	f04f 0200 	mov.w	r2, #0
 8001a08:	f04f 0300 	mov.w	r3, #0
 8001a0c:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78
	motor->pid.integral = 0;
 8001a10:	6879      	ldr	r1, [r7, #4]
 8001a12:	f04f 0200 	mov.w	r2, #0
 8001a16:	f04f 0300 	mov.w	r3, #0
 8001a1a:	e9c1 2322 	strd	r2, r3, [r1, #136]	@ 0x88
	motor->pid.previousError = 0;
 8001a1e:	6879      	ldr	r1, [r7, #4]
 8001a20:	f04f 0200 	mov.w	r2, #0
 8001a24:	f04f 0300 	mov.w	r3, #0
 8001a28:	e9c1 2326 	strd	r2, r3, [r1, #152]	@ 0x98
	motor->pid.previousFilter = 0;
 8001a2c:	6879      	ldr	r1, [r7, #4]
 8001a2e:	f04f 0200 	mov.w	r2, #0
 8001a32:	f04f 0300 	mov.w	r3, #0
 8001a36:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0
	motor->pid.lastUpdateTime = 0;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	motor->pid.lastPwmVal = 0;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2200      	movs	r2, #0
 8001a46:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
	motor->pid.lastHallTime = 0;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	671a      	str	r2, [r3, #112]	@ 0x70
	motor->pid.totalHallTime = 0;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	675a      	str	r2, [r3, #116]	@ 0x74
	motor->pid.pwmVal = 0;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
	motor->pid.filterGain = DER_FILTER_GAIN;
 8001a5e:	6879      	ldr	r1, [r7, #4]
 8001a60:	f04f 0250 	mov.w	r2, #80	@ 0x50
 8001a64:	f04f 0300 	mov.w	r3, #0
 8001a68:	e9c1 232a 	strd	r2, r3, [r1, #168]	@ 0xa8
	motor->pid.maxIntegral = MAX_INTEGRAL_VAL;
 8001a6c:	6879      	ldr	r1, [r7, #4]
 8001a6e:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8001a72:	f04f 0300 	mov.w	r3, #0
 8001a76:	e9c1 2324 	strd	r2, r3, [r1, #144]	@ 0x90


	HAL_TIM_IC_Start_IT(motor->HallTimer, motor->Hall1_Channel);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	881b      	ldrh	r3, [r3, #0]
 8001a82:	4619      	mov	r1, r3
 8001a84:	4610      	mov	r0, r2
 8001a86:	f006 fc9b 	bl	80083c0 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(motor->HallTimer, motor->Hall2_Channel);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	885b      	ldrh	r3, [r3, #2]
 8001a92:	4619      	mov	r1, r3
 8001a94:	4610      	mov	r0, r2
 8001a96:	f006 fc93 	bl	80083c0 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(motor->HallTimer, motor->Hall3_Channel);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	889b      	ldrh	r3, [r3, #4]
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	4610      	mov	r0, r2
 8001aa6:	f006 fc8b 	bl	80083c0 <HAL_TIM_IC_Start_IT>

	Motor_Stop(motor);
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f000 f96f 	bl	8001d8e <Motor_Stop>
	ReadHallSensors(motor);
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f000 feae 	bl	8002812 <ReadHallSensors>
}
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
	...

08001ac0 <Motor_SetSpeed>:

// Set the speed of a motor
void Motor_SetSpeed(Motor *motor, int64_t target_speed) {
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	60f8      	str	r0, [r7, #12]
 8001ac8:	e9c7 2300 	strd	r2, r3, [r7]

	if (target_speed == motor->target_speed) return;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8001ad2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ad6:	4299      	cmp	r1, r3
 8001ad8:	bf08      	it	eq
 8001ada:	4290      	cmpeq	r0, r2
 8001adc:	d044      	beq.n	8001b68 <Motor_SetSpeed+0xa8>

	if (target_speed > MAX_MOTOR_SPEED) target_speed = MAX_MOTOR_SPEED;
 8001ade:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ae2:	f641 7141 	movw	r1, #8001	@ 0x1f41
 8001ae6:	428a      	cmp	r2, r1
 8001ae8:	f173 0300 	sbcs.w	r3, r3, #0
 8001aec:	db05      	blt.n	8001afa <Motor_SetSpeed+0x3a>
 8001aee:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8001af2:	f04f 0300 	mov.w	r3, #0
 8001af6:	e9c7 2300 	strd	r2, r3, [r7]
	if (target_speed < -MAX_MOTOR_SPEED) target_speed = -MAX_MOTOR_SPEED;
 8001afa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001afe:	f512 5ffa 	cmn.w	r2, #8000	@ 0x1f40
 8001b02:	f173 33ff 	sbcs.w	r3, r3, #4294967295	@ 0xffffffff
 8001b06:	da04      	bge.n	8001b12 <Motor_SetSpeed+0x52>
 8001b08:	4a19      	ldr	r2, [pc, #100]	@ (8001b70 <Motor_SetSpeed+0xb0>)
 8001b0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b0e:	e9c7 2300 	strd	r2, r3, [r7]
	if (target_speed > -MIN_MOTOR_SPEED && target_speed < MIN_MOTOR_SPEED)
 8001b12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b16:	4917      	ldr	r1, [pc, #92]	@ (8001b74 <Motor_SetSpeed+0xb4>)
 8001b18:	428a      	cmp	r2, r1
 8001b1a:	f173 33ff 	sbcs.w	r3, r3, #4294967295	@ 0xffffffff
 8001b1e:	db0c      	blt.n	8001b3a <Motor_SetSpeed+0x7a>
 8001b20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b24:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 8001b28:	f173 0300 	sbcs.w	r3, r3, #0
 8001b2c:	da05      	bge.n	8001b3a <Motor_SetSpeed+0x7a>
			target_speed = 0;
 8001b2e:	f04f 0200 	mov.w	r2, #0
 8001b32:	f04f 0300 	mov.w	r3, #0
 8001b36:	e9c7 2300 	strd	r2, r3, [r7]

	motor->pid.integral = 0;
 8001b3a:	68f9      	ldr	r1, [r7, #12]
 8001b3c:	f04f 0200 	mov.w	r2, #0
 8001b40:	f04f 0300 	mov.w	r3, #0
 8001b44:	e9c1 2322 	strd	r2, r3, [r1, #136]	@ 0x88
	motor->pid.previousError = 0;
 8001b48:	68f9      	ldr	r1, [r7, #12]
 8001b4a:	f04f 0200 	mov.w	r2, #0
 8001b4e:	f04f 0300 	mov.w	r3, #0
 8001b52:	e9c1 2326 	strd	r2, r3, [r1, #152]	@ 0x98

	motor->target_speed = target_speed;
 8001b56:	68f9      	ldr	r1, [r7, #12]
 8001b58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b5c:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

	Motor_Calculate(motor);
 8001b60:	68f8      	ldr	r0, [r7, #12]
 8001b62:	f000 f935 	bl	8001dd0 <Motor_Calculate>
 8001b66:	e000      	b.n	8001b6a <Motor_SetSpeed+0xaa>
	if (target_speed == motor->target_speed) return;
 8001b68:	bf00      	nop
}
 8001b6a:	3710      	adds	r7, #16
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	ffffe0c0 	.word	0xffffe0c0
 8001b74:	fffffc19 	.word	0xfffffc19

08001b78 <Motor_SetPwm>:


void Motor_SetPwm(Motor *motor, int16_t duty_cycle) {
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	460b      	mov	r3, r1
 8001b82:	807b      	strh	r3, [r7, #2]

	if(duty_cycle > PWM_MAX_VAL) duty_cycle = PWM_MAX_VAL;
 8001b84:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b88:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b8c:	dd03      	ble.n	8001b96 <Motor_SetPwm+0x1e>
 8001b8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b92:	807b      	strh	r3, [r7, #2]
 8001b94:	e005      	b.n	8001ba2 <Motor_SetPwm+0x2a>
	else if(duty_cycle < 0) duty_cycle = 0;
 8001b96:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	da01      	bge.n	8001ba2 <Motor_SetPwm+0x2a>
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	807b      	strh	r3, [r7, #2]

	motor->pid.pwmVal = duty_cycle;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	887a      	ldrh	r2, [r7, #2]
 8001ba6:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80

	__HAL_TIM_SET_COMPARE(motor->Timer, motor->phaseChannel[PHASE_A_IDX], motor->pid.pwmVal);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d107      	bne.n	8001bc2 <Motor_SetPwm+0x4a>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	f9b3 2080 	ldrsh.w	r2, [r3, #128]	@ 0x80
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	635a      	str	r2, [r3, #52]	@ 0x34
 8001bc0:	e03b      	b.n	8001c3a <Motor_SetPwm+0xc2>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8001bc6:	2b04      	cmp	r3, #4
 8001bc8:	d108      	bne.n	8001bdc <Motor_SetPwm+0x64>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	6393      	str	r3, [r2, #56]	@ 0x38
 8001bda:	e02e      	b.n	8001c3a <Motor_SetPwm+0xc2>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8001be0:	2b08      	cmp	r3, #8
 8001be2:	d108      	bne.n	8001bf6 <Motor_SetPwm+0x7e>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001bf4:	e021      	b.n	8001c3a <Motor_SetPwm+0xc2>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8001bfa:	2b0c      	cmp	r3, #12
 8001bfc:	d108      	bne.n	8001c10 <Motor_SetPwm+0x98>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c0e:	e014      	b.n	8001c3a <Motor_SetPwm+0xc2>
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8001c14:	2b10      	cmp	r3, #16
 8001c16:	d108      	bne.n	8001c2a <Motor_SetPwm+0xb2>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	460b      	mov	r3, r1
 8001c26:	6493      	str	r3, [r2, #72]	@ 0x48
 8001c28:	e007      	b.n	8001c3a <Motor_SetPwm+0xc2>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	460b      	mov	r3, r1
 8001c38:	64d3      	str	r3, [r2, #76]	@ 0x4c
	__HAL_TIM_SET_COMPARE(motor->Timer, motor->phaseChannel[PHASE_B_IDX], motor->pid.pwmVal);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d107      	bne.n	8001c52 <Motor_SetPwm+0xda>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	f9b3 2080 	ldrsh.w	r2, [r3, #128]	@ 0x80
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001c50:	e03b      	b.n	8001cca <Motor_SetPwm+0x152>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001c56:	2b04      	cmp	r3, #4
 8001c58:	d108      	bne.n	8001c6c <Motor_SetPwm+0xf4>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	460b      	mov	r3, r1
 8001c68:	6393      	str	r3, [r2, #56]	@ 0x38
 8001c6a:	e02e      	b.n	8001cca <Motor_SetPwm+0x152>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001c70:	2b08      	cmp	r3, #8
 8001c72:	d108      	bne.n	8001c86 <Motor_SetPwm+0x10e>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	460b      	mov	r3, r1
 8001c82:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001c84:	e021      	b.n	8001cca <Motor_SetPwm+0x152>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001c8a:	2b0c      	cmp	r3, #12
 8001c8c:	d108      	bne.n	8001ca0 <Motor_SetPwm+0x128>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	460b      	mov	r3, r1
 8001c9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c9e:	e014      	b.n	8001cca <Motor_SetPwm+0x152>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001ca4:	2b10      	cmp	r3, #16
 8001ca6:	d108      	bne.n	8001cba <Motor_SetPwm+0x142>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	6493      	str	r3, [r2, #72]	@ 0x48
 8001cb8:	e007      	b.n	8001cca <Motor_SetPwm+0x152>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	460b      	mov	r3, r1
 8001cc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
	__HAL_TIM_SET_COMPARE(motor->Timer, motor->phaseChannel[PHASE_C_IDX], motor->pid.pwmVal);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d107      	bne.n	8001ce2 <Motor_SetPwm+0x16a>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	f9b3 2080 	ldrsh.w	r2, [r3, #128]	@ 0x80
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ce0:	e03b      	b.n	8001d5a <Motor_SetPwm+0x1e2>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8001ce6:	2b04      	cmp	r3, #4
 8001ce8:	d108      	bne.n	8001cfc <Motor_SetPwm+0x184>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	6393      	str	r3, [r2, #56]	@ 0x38
 8001cfa:	e02e      	b.n	8001d5a <Motor_SetPwm+0x1e2>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8001d00:	2b08      	cmp	r3, #8
 8001d02:	d108      	bne.n	8001d16 <Motor_SetPwm+0x19e>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	460b      	mov	r3, r1
 8001d12:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001d14:	e021      	b.n	8001d5a <Motor_SetPwm+0x1e2>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8001d1a:	2b0c      	cmp	r3, #12
 8001d1c:	d108      	bne.n	8001d30 <Motor_SetPwm+0x1b8>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	460b      	mov	r3, r1
 8001d2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d2e:	e014      	b.n	8001d5a <Motor_SetPwm+0x1e2>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8001d34:	2b10      	cmp	r3, #16
 8001d36:	d108      	bne.n	8001d4a <Motor_SetPwm+0x1d2>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	460b      	mov	r3, r1
 8001d46:	6493      	str	r3, [r2, #72]	@ 0x48
 8001d48:	e007      	b.n	8001d5a <Motor_SetPwm+0x1e2>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	460b      	mov	r3, r1
 8001d58:	64d3      	str	r3, [r2, #76]	@ 0x4c

	if(motor->pid.lastPwmVal == 0 && motor->pid.lastPwmVal != motor->pid.pwmVal)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	f9b3 3082 	ldrsh.w	r3, [r3, #130]	@ 0x82
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d10a      	bne.n	8001d7a <Motor_SetPwm+0x202>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	f9b3 2082 	ldrsh.w	r2, [r3, #130]	@ 0x82
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	@ 0x80
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d002      	beq.n	8001d7a <Motor_SetPwm+0x202>
		Motor_Update(motor);
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f000 fc31 	bl	80025dc <Motor_Update>
	motor->pid.lastPwmVal = motor->pid.pwmVal;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	f9b3 2080 	ldrsh.w	r2, [r3, #128]	@ 0x80
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82

}
 8001d86:	bf00      	nop
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <Motor_Stop>:

// Stop a motor
void Motor_Stop(Motor *motor) {
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b082      	sub	sp, #8
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
    // Set speed to zero to stop the motor
    Motor_SetSpeed(motor, 0);
 8001d96:	f04f 0200 	mov.w	r2, #0
 8001d9a:	f04f 0300 	mov.w	r3, #0
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f7ff fe8e 	bl	8001ac0 <Motor_SetSpeed>
    SetPhase(motor, PHASE_A_IDX, false, false);
 8001da4:	2300      	movs	r3, #0
 8001da6:	2200      	movs	r2, #0
 8001da8:	2100      	movs	r1, #0
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f000 fcdc 	bl	8002768 <SetPhase>
    SetPhase(motor, PHASE_B_IDX, false, false);
 8001db0:	2300      	movs	r3, #0
 8001db2:	2200      	movs	r2, #0
 8001db4:	2101      	movs	r1, #1
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	f000 fcd6 	bl	8002768 <SetPhase>
    SetPhase(motor, PHASE_C_IDX, false, false);
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	2102      	movs	r1, #2
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f000 fcd0 	bl	8002768 <SetPhase>
}
 8001dc8:	bf00      	nop
 8001dca:	3708      	adds	r7, #8
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}

08001dd0 <Motor_Calculate>:

void Motor_Calculate(Motor *motor) {
 8001dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001dd4:	b0d7      	sub	sp, #348	@ 0x15c
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	f8c7 012c 	str.w	r0, [r7, #300]	@ 0x12c
	uint32_t currentTime = HAL_GetTick(); // Get the current time in milliseconds
 8001ddc:	f001 fd54 	bl	8003888 <HAL_GetTick>
 8001de0:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c

	// Update PID every certain time cycle
	if ((currentTime - motor->pid.lastUpdateTime) >= PID_CALC_TIMING) {
 8001de4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001de8:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001dec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001df0:	1a9b      	subs	r3, r3, r2
 8001df2:	2b13      	cmp	r3, #19
 8001df4:	f240 83e7 	bls.w	80025c6 <Motor_Calculate+0x7f6>

		if(motor->pid.set_speed > motor->target_speed) {
 8001df8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001dfc:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 8001e00:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001e04:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8001e08:	4282      	cmp	r2, r0
 8001e0a:	418b      	sbcs	r3, r1
 8001e0c:	da78      	bge.n	8001f00 <Motor_Calculate+0x130>
			if(motor->pid.set_speed > 0 && motor->pid.set_speed - motor->acceleration < 0 && motor->target_speed < 0) {
 8001e0e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001e12:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 8001e16:	2a01      	cmp	r2, #1
 8001e18:	f173 0300 	sbcs.w	r3, r3, #0
 8001e1c:	db35      	blt.n	8001e8a <Motor_Calculate+0xba>
 8001e1e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001e22:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 8001e26:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001e2a:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8001e2e:	1a84      	subs	r4, r0, r2
 8001e30:	f8c7 40f0 	str.w	r4, [r7, #240]	@ 0xf0
 8001e34:	eb61 0303 	sbc.w	r3, r1, r3
 8001e38:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	da22      	bge.n	8001e8a <Motor_Calculate+0xba>
 8001e44:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001e48:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	da1c      	bge.n	8001e8a <Motor_Calculate+0xba>
				if(motor->current_speed > motor->pid.set_speed + motor->acceleration) {
 8001e50:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001e54:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 8001e58:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001e5c:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 8001e60:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001e64:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8001e68:	eb10 0802 	adds.w	r8, r0, r2
 8001e6c:	eb41 0903 	adc.w	r9, r1, r3
 8001e70:	45a0      	cmp	r8, r4
 8001e72:	eb79 0305 	sbcs.w	r3, r9, r5
 8001e76:	db3a      	blt.n	8001eee <Motor_Calculate+0x11e>
					//waiting for the system to slow down enough to change directions
				}
				else {
					motor->pid.set_speed = 0;
 8001e78:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 8001e7c:	f04f 0200 	mov.w	r2, #0
 8001e80:	f04f 0300 	mov.w	r3, #0
 8001e84:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78
				if(motor->current_speed > motor->pid.set_speed + motor->acceleration) {
 8001e88:	e031      	b.n	8001eee <Motor_Calculate+0x11e>
				}
			}
			else if(motor->pid.set_speed - motor->acceleration <= motor->target_speed) {
 8001e8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001e8e:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 8001e92:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001e96:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8001e9a:	ebb0 0a02 	subs.w	sl, r0, r2
 8001e9e:	eb61 0b03 	sbc.w	fp, r1, r3
 8001ea2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001ea6:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8001eaa:	4552      	cmp	r2, sl
 8001eac:	eb73 030b 	sbcs.w	r3, r3, fp
 8001eb0:	db08      	blt.n	8001ec4 <Motor_Calculate+0xf4>
				motor->pid.set_speed = motor->target_speed;
 8001eb2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001eb6:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 8001eba:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001ebe:	e9c3 011e 	strd	r0, r1, [r3, #120]	@ 0x78
 8001ec2:	e014      	b.n	8001eee <Motor_Calculate+0x11e>
			}
			else {
				motor->pid.set_speed -= motor->acceleration;
 8001ec4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001ec8:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 8001ecc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001ed0:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8001ed4:	1a84      	subs	r4, r0, r2
 8001ed6:	f8c7 40e8 	str.w	r4, [r7, #232]	@ 0xe8
 8001eda:	eb61 0303 	sbc.w	r3, r1, r3
 8001ede:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001ee2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001ee6:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8001eea:	e9c3 121e 	strd	r1, r2, [r3, #120]	@ 0x78
			}
			motor->pid.integral = 0;
 8001eee:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 8001ef2:	f04f 0200 	mov.w	r2, #0
 8001ef6:	f04f 0300 	mov.w	r3, #0
 8001efa:	e9c1 2322 	strd	r2, r3, [r1, #136]	@ 0x88
 8001efe:	e08d      	b.n	800201c <Motor_Calculate+0x24c>
		} else if(motor->pid.set_speed < motor->target_speed) {
 8001f00:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001f04:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 8001f08:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001f0c:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8001f10:	4290      	cmp	r0, r2
 8001f12:	eb71 0303 	sbcs.w	r3, r1, r3
 8001f16:	f280 8081 	bge.w	800201c <Motor_Calculate+0x24c>
			if(motor->pid.set_speed < 0 && motor->pid.set_speed + motor->acceleration > 0 && motor->target_speed > 0) {
 8001f1a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001f1e:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	da3a      	bge.n	8001f9c <Motor_Calculate+0x1cc>
 8001f26:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001f2a:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 8001f2e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001f32:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8001f36:	1884      	adds	r4, r0, r2
 8001f38:	eb41 0503 	adc.w	r5, r1, r3
 8001f3c:	2c01      	cmp	r4, #1
 8001f3e:	f175 0300 	sbcs.w	r3, r5, #0
 8001f42:	db2b      	blt.n	8001f9c <Motor_Calculate+0x1cc>
 8001f44:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001f48:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8001f4c:	2a01      	cmp	r2, #1
 8001f4e:	f173 0300 	sbcs.w	r3, r3, #0
 8001f52:	db23      	blt.n	8001f9c <Motor_Calculate+0x1cc>
				if(motor->current_speed < motor->pid.set_speed - motor->acceleration) {
 8001f54:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001f58:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 8001f5c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001f60:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 8001f64:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001f68:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8001f6c:	1a86      	subs	r6, r0, r2
 8001f6e:	f8c7 60e0 	str.w	r6, [r7, #224]	@ 0xe0
 8001f72:	eb61 0303 	sbc.w	r3, r1, r3
 8001f76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001f7a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8001f7e:	460b      	mov	r3, r1
 8001f80:	429c      	cmp	r4, r3
 8001f82:	4613      	mov	r3, r2
 8001f84:	eb75 0303 	sbcs.w	r3, r5, r3
 8001f88:	db40      	blt.n	800200c <Motor_Calculate+0x23c>
					//waiting for the system to slow down enough to change directions
				}
				else {
					motor->pid.set_speed = 0;
 8001f8a:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 8001f8e:	f04f 0200 	mov.w	r2, #0
 8001f92:	f04f 0300 	mov.w	r3, #0
 8001f96:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78
				if(motor->current_speed < motor->pid.set_speed - motor->acceleration) {
 8001f9a:	e037      	b.n	800200c <Motor_Calculate+0x23c>
				}
			}
			else if(motor->pid.set_speed + motor->acceleration >= motor->target_speed) {
 8001f9c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001fa0:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 8001fa4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001fa8:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8001fac:	1884      	adds	r4, r0, r2
 8001fae:	f8c7 40d8 	str.w	r4, [r7, #216]	@ 0xd8
 8001fb2:	eb41 0303 	adc.w	r3, r1, r3
 8001fb6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001fba:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001fbe:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8001fc2:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001fc6:	4621      	mov	r1, r4
 8001fc8:	4291      	cmp	r1, r2
 8001fca:	4629      	mov	r1, r5
 8001fcc:	4199      	sbcs	r1, r3
 8001fce:	db08      	blt.n	8001fe2 <Motor_Calculate+0x212>
				motor->pid.set_speed = motor->target_speed;
 8001fd0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001fd4:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 8001fd8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001fdc:	e9c3 011e 	strd	r0, r1, [r3, #120]	@ 0x78
 8001fe0:	e014      	b.n	800200c <Motor_Calculate+0x23c>
			}
			else {
				motor->pid.set_speed += motor->acceleration;
 8001fe2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001fe6:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 8001fea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001fee:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8001ff2:	1884      	adds	r4, r0, r2
 8001ff4:	f8c7 40d0 	str.w	r4, [r7, #208]	@ 0xd0
 8001ff8:	eb41 0303 	adc.w	r3, r1, r3
 8001ffc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002000:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002004:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8002008:	e9c3 121e 	strd	r1, r2, [r3, #120]	@ 0x78
			}
			motor->pid.integral = 0;
 800200c:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 8002010:	f04f 0200 	mov.w	r2, #0
 8002014:	f04f 0300 	mov.w	r3, #0
 8002018:	e9c1 2322 	strd	r2, r3, [r1, #136]	@ 0x88
		}

		//set motor direction based the sign of the set_speed variable
		if(motor->pid.set_speed < 0) {
 800201c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002020:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 8002024:	2b00      	cmp	r3, #0
 8002026:	da05      	bge.n	8002034 <Motor_Calculate+0x264>
			motor->direction = false;
 8002028:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800202c:	2300      	movs	r3, #0
 800202e:	f882 3045 	strb.w	r3, [r2, #69]	@ 0x45
 8002032:	e004      	b.n	800203e <Motor_Calculate+0x26e>
		}
		else
		{
			motor->direction = true;
 8002034:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8002038:	2301      	movs	r3, #1
 800203a:	f882 3045 	strb.w	r3, [r2, #69]	@ 0x45
		}

		// Calculate current speed
		motor->current_speed = (motor->pid.hallCount - motor->pid.lastHallCount)
 800203e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002042:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 8002046:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800204a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800204e:	1a84      	subs	r4, r0, r2
 8002050:	f8c7 40c8 	str.w	r4, [r7, #200]	@ 0xc8
 8002054:	eb61 0303 	sbc.w	r3, r1, r3
 8002058:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
				* ( 1000 * 1000 * 60 / ((int64_t)motor->pid.totalHallTime))/SPEED_CALC_HALL_TO_REV; // speed in counts per minute
 800205c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002060:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002062:	2200      	movs	r2, #0
 8002064:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002068:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800206c:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 8002070:	4822      	ldr	r0, [pc, #136]	@ (80020fc <Motor_Calculate+0x32c>)
 8002072:	f04f 0100 	mov.w	r1, #0
 8002076:	f7fe f8cf 	bl	8000218 <__aeabi_ldivmod>
 800207a:	4602      	mov	r2, r0
 800207c:	460b      	mov	r3, r1
 800207e:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8002082:	4629      	mov	r1, r5
 8002084:	fb02 f001 	mul.w	r0, r2, r1
 8002088:	4621      	mov	r1, r4
 800208a:	fb01 f103 	mul.w	r1, r1, r3
 800208e:	4401      	add	r1, r0
 8002090:	4620      	mov	r0, r4
 8002092:	fba0 2302 	umull	r2, r3, r0, r2
 8002096:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800209a:	4613      	mov	r3, r2
 800209c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80020a0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80020a4:	18cb      	adds	r3, r1, r3
 80020a6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80020aa:	f04f 0207 	mov.w	r2, #7
 80020ae:	f04f 0300 	mov.w	r3, #0
 80020b2:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 80020b6:	f7fe f8af 	bl	8000218 <__aeabi_ldivmod>
 80020ba:	4602      	mov	r2, r0
 80020bc:	460b      	mov	r3, r1
 80020be:	4610      	mov	r0, r2
 80020c0:	4619      	mov	r1, r3
		motor->current_speed = (motor->pid.hallCount - motor->pid.lastHallCount)
 80020c2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80020c6:	e9c3 0114 	strd	r0, r1, [r3, #80]	@ 0x50

		motor->pid.totalHallTime = 0;
 80020ca:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80020ce:	2300      	movs	r3, #0
 80020d0:	6753      	str	r3, [r2, #116]	@ 0x74
		motor->pid.lastHallCount = motor->pid.hallCount;
 80020d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80020d6:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 80020da:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80020de:	e9c3 011a 	strd	r0, r1, [r3, #104]	@ 0x68

		//do no calculations if speed is set to 0
		if(motor->pid.set_speed == 0) {
 80020e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80020e6:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 80020ea:	4313      	orrs	r3, r2
 80020ec:	d108      	bne.n	8002100 <Motor_Calculate+0x330>
			Motor_SetPwm(motor,0);
 80020ee:	2100      	movs	r1, #0
 80020f0:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 80020f4:	f7ff fd40 	bl	8001b78 <Motor_SetPwm>
			return;
 80020f8:	e265      	b.n	80025c6 <Motor_Calculate+0x7f6>
 80020fa:	bf00      	nop
 80020fc:	03938700 	.word	0x03938700
		}

		// Calculate error
		int64_t error = (motor->pid.set_speed - motor->current_speed);
 8002100:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002104:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 8002108:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800210c:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8002110:	1a84      	subs	r4, r0, r2
 8002112:	653c      	str	r4, [r7, #80]	@ 0x50
 8002114:	eb61 0303 	sbc.w	r3, r1, r3
 8002118:	657b      	str	r3, [r7, #84]	@ 0x54
 800211a:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	@ 0x50
 800211e:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
		// PID calculations
		motor->pid.integral += error * PID_CALC_TIMING/1000; // Integral term, scaled for 50ms
 8002122:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002126:	e9d3 4522 	ldrd	r4, r5, [r3, #136]	@ 0x88
 800212a:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 800212e:	f04f 0232 	mov.w	r2, #50	@ 0x32
 8002132:	f04f 0300 	mov.w	r3, #0
 8002136:	f7fe f86f 	bl	8000218 <__aeabi_ldivmod>
 800213a:	4602      	mov	r2, r0
 800213c:	460b      	mov	r3, r1
 800213e:	18a1      	adds	r1, r4, r2
 8002140:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 8002144:	eb45 0303 	adc.w	r3, r5, r3
 8002148:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800214c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002150:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8002154:	e9c3 1222 	strd	r1, r2, [r3, #136]	@ 0x88

		//clamp integral term to avoid integral windup
		if(motor->pid.integral > motor->pid.maxIntegral) motor->pid.integral = motor->pid.maxIntegral;
 8002158:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800215c:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	@ 0x88
 8002160:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002164:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8002168:	4282      	cmp	r2, r0
 800216a:	418b      	sbcs	r3, r1
 800216c:	da07      	bge.n	800217e <Motor_Calculate+0x3ae>
 800216e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002172:	e9d3 0124 	ldrd	r0, r1, [r3, #144]	@ 0x90
 8002176:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800217a:	e9c3 0122 	strd	r0, r1, [r3, #136]	@ 0x88
		if(motor->pid.integral < -1*motor->pid.maxIntegral) motor->pid.integral = -1*motor->pid.maxIntegral;
 800217e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002182:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	@ 0x88
 8002186:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800218a:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 800218e:	2400      	movs	r4, #0
 8002190:	4255      	negs	r5, r2
 8002192:	f8c7 50b0 	str.w	r5, [r7, #176]	@ 0xb0
 8002196:	eb64 0303 	sbc.w	r3, r4, r3
 800219a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800219e:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 80021a2:	4623      	mov	r3, r4
 80021a4:	4298      	cmp	r0, r3
 80021a6:	462b      	mov	r3, r5
 80021a8:	eb71 0303 	sbcs.w	r3, r1, r3
 80021ac:	da11      	bge.n	80021d2 <Motor_Calculate+0x402>
 80021ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80021b2:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 80021b6:	2100      	movs	r1, #0
 80021b8:	4250      	negs	r0, r2
 80021ba:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
 80021be:	eb61 0303 	sbc.w	r3, r1, r3
 80021c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80021c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80021ca:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80021ce:	e9c3 1222 	strd	r1, r2, [r3, #136]	@ 0x88

		//use derivitave filter to calculate derivative term
		int64_t currentFilter = motor->pid.filterGain * motor->pid.previousFilter/100
 80021d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80021d6:	e9d3 012a 	ldrd	r0, r1, [r3, #168]	@ 0xa8
 80021da:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80021de:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 80021e2:	fb02 f501 	mul.w	r5, r2, r1
 80021e6:	fb00 f403 	mul.w	r4, r0, r3
 80021ea:	442c      	add	r4, r5
 80021ec:	fba0 2302 	umull	r2, r3, r0, r2
 80021f0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80021f4:	4613      	mov	r3, r2
 80021f6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80021fa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80021fe:	18e3      	adds	r3, r4, r3
 8002200:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002204:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8002208:	f04f 0300 	mov.w	r3, #0
 800220c:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 8002210:	f7fe f802 	bl	8000218 <__aeabi_ldivmod>
 8002214:	4602      	mov	r2, r0
 8002216:	460b      	mov	r3, r1
 8002218:	4614      	mov	r4, r2
 800221a:	461d      	mov	r5, r3
								+ (100-motor->pid.filterGain)*(error - motor->pid.previousError)/100;
 800221c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002220:	e9d3 232a 	ldrd	r2, r3, [r3, #168]	@ 0xa8
 8002224:	2100      	movs	r1, #0
 8002226:	f1d2 0064 	rsbs	r0, r2, #100	@ 0x64
 800222a:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
 800222e:	eb61 0303 	sbc.w	r3, r1, r3
 8002232:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002236:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800223a:	e9d3 0126 	ldrd	r0, r1, [r3, #152]	@ 0x98
 800223e:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8002242:	1a16      	subs	r6, r2, r0
 8002244:	f8c7 6098 	str.w	r6, [r7, #152]	@ 0x98
 8002248:	eb63 0301 	sbc.w	r3, r3, r1
 800224c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002250:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002254:	464b      	mov	r3, r9
 8002256:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	@ 0x98
 800225a:	4652      	mov	r2, sl
 800225c:	fb02 f203 	mul.w	r2, r2, r3
 8002260:	465b      	mov	r3, fp
 8002262:	4641      	mov	r1, r8
 8002264:	fb01 f303 	mul.w	r3, r1, r3
 8002268:	4413      	add	r3, r2
 800226a:	4642      	mov	r2, r8
 800226c:	4651      	mov	r1, sl
 800226e:	fba2 1201 	umull	r1, r2, r2, r1
 8002272:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 8002276:	460a      	mov	r2, r1
 8002278:	f8c7 2110 	str.w	r2, [r7, #272]	@ 0x110
 800227c:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002280:	4413      	add	r3, r2
 8002282:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002286:	f04f 0264 	mov.w	r2, #100	@ 0x64
 800228a:	f04f 0300 	mov.w	r3, #0
 800228e:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8002292:	f7fd ffc1 	bl	8000218 <__aeabi_ldivmod>
 8002296:	4602      	mov	r2, r0
 8002298:	460b      	mov	r3, r1
		int64_t currentFilter = motor->pid.filterGain * motor->pid.previousFilter/100
 800229a:	18a1      	adds	r1, r4, r2
 800229c:	64b9      	str	r1, [r7, #72]	@ 0x48
 800229e:	eb45 0303 	adc.w	r3, r5, r3
 80022a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80022a4:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 80022a8:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138

		int64_t derivative = (currentFilter) * 1000/PID_CALC_TIMING; // Derivative term
 80022ac:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
 80022b0:	4602      	mov	r2, r0
 80022b2:	460b      	mov	r3, r1
 80022b4:	1894      	adds	r4, r2, r2
 80022b6:	643c      	str	r4, [r7, #64]	@ 0x40
 80022b8:	415b      	adcs	r3, r3
 80022ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80022bc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80022c0:	1814      	adds	r4, r2, r0
 80022c2:	63bc      	str	r4, [r7, #56]	@ 0x38
 80022c4:	414b      	adcs	r3, r1
 80022c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80022c8:	f04f 0200 	mov.w	r2, #0
 80022cc:	f04f 0300 	mov.w	r3, #0
 80022d0:	e9d7 560e 	ldrd	r5, r6, [r7, #56]	@ 0x38
 80022d4:	4634      	mov	r4, r6
 80022d6:	00e3      	lsls	r3, r4, #3
 80022d8:	462c      	mov	r4, r5
 80022da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022de:	462c      	mov	r4, r5
 80022e0:	00e2      	lsls	r2, r4, #3
 80022e2:	4614      	mov	r4, r2
 80022e4:	461d      	mov	r5, r3
 80022e6:	4623      	mov	r3, r4
 80022e8:	181b      	adds	r3, r3, r0
 80022ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80022ec:	462b      	mov	r3, r5
 80022ee:	eb41 0303 	adc.w	r3, r1, r3
 80022f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80022f4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80022f8:	460b      	mov	r3, r1
 80022fa:	18db      	adds	r3, r3, r3
 80022fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80022fe:	4613      	mov	r3, r2
 8002300:	eb42 0303 	adc.w	r3, r2, r3
 8002304:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002306:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800230a:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130
		motor->pid.previousFilter = currentFilter;
 800230e:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 8002312:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8002316:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0
		motor->pid.previousError = error;
 800231a:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 800231e:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 8002322:	e9c1 2326 	strd	r2, r3, [r1, #152]	@ 0x98

		// Compute the new PWM value using the PID formula
		int64_t output = motor->pid.Kp * error + motor->pid.Ki * motor->pid.integral + motor->pid.Kd * derivative;
 8002326:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800232a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800232e:	17da      	asrs	r2, r3, #31
 8002330:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002334:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002338:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800233c:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002340:	462a      	mov	r2, r5
 8002342:	fb02 f203 	mul.w	r2, r2, r3
 8002346:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800234a:	4621      	mov	r1, r4
 800234c:	fb01 f303 	mul.w	r3, r1, r3
 8002350:	441a      	add	r2, r3
 8002352:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8002356:	4621      	mov	r1, r4
 8002358:	fba3 1301 	umull	r1, r3, r3, r1
 800235c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002360:	460b      	mov	r3, r1
 8002362:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002366:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800236a:	18d3      	adds	r3, r2, r3
 800236c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002370:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002374:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002378:	17da      	asrs	r2, r3, #31
 800237a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800237e:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002382:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002386:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 800238a:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 800238e:	4629      	mov	r1, r5
 8002390:	fb02 f001 	mul.w	r0, r2, r1
 8002394:	4621      	mov	r1, r4
 8002396:	fb01 f103 	mul.w	r1, r1, r3
 800239a:	4401      	add	r1, r0
 800239c:	4620      	mov	r0, r4
 800239e:	fba0 2302 	umull	r2, r3, r0, r2
 80023a2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80023a6:	4613      	mov	r3, r2
 80023a8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80023ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80023b0:	18cb      	adds	r3, r1, r3
 80023b2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80023b6:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 80023ba:	4623      	mov	r3, r4
 80023bc:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	@ 0x100
 80023c0:	4602      	mov	r2, r0
 80023c2:	189b      	adds	r3, r3, r2
 80023c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80023c8:	460b      	mov	r3, r1
 80023ca:	462a      	mov	r2, r5
 80023cc:	eb42 0303 	adc.w	r3, r2, r3
 80023d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80023d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80023d8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80023dc:	17da      	asrs	r2, r3, #31
 80023de:	67bb      	str	r3, [r7, #120]	@ 0x78
 80023e0:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80023e2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80023e6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80023ea:	462a      	mov	r2, r5
 80023ec:	fb02 f203 	mul.w	r2, r2, r3
 80023f0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80023f4:	4621      	mov	r1, r4
 80023f6:	fb01 f303 	mul.w	r3, r1, r3
 80023fa:	441a      	add	r2, r3
 80023fc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002400:	4621      	mov	r1, r4
 8002402:	fba3 1301 	umull	r1, r3, r3, r1
 8002406:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800240a:	460b      	mov	r3, r1
 800240c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002410:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002414:	18d3      	adds	r3, r2, r3
 8002416:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800241a:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 800241e:	4623      	mov	r3, r4
 8002420:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 8002424:	4602      	mov	r2, r0
 8002426:	189b      	adds	r3, r3, r2
 8002428:	623b      	str	r3, [r7, #32]
 800242a:	460b      	mov	r3, r1
 800242c:	462a      	mov	r2, r5
 800242e:	eb42 0303 	adc.w	r3, r2, r3
 8002432:	627b      	str	r3, [r7, #36]	@ 0x24
 8002434:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002438:	e9c7 3454 	strd	r3, r4, [r7, #336]	@ 0x150

		// Clamp the output to the valid PWM range
		if(motor->pid.set_speed > 0) {
 800243c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002440:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 8002444:	2a01      	cmp	r2, #1
 8002446:	f173 0300 	sbcs.w	r3, r3, #0
 800244a:	db16      	blt.n	800247a <Motor_Calculate+0x6aa>
			if (output > OUTPUT_MAX_VAL) output = OUTPUT_MAX_VAL;
 800244c:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 8002450:	495f      	ldr	r1, [pc, #380]	@ (80025d0 <Motor_Calculate+0x800>)
 8002452:	428a      	cmp	r2, r1
 8002454:	f173 0300 	sbcs.w	r3, r3, #0
 8002458:	db04      	blt.n	8002464 <Motor_Calculate+0x694>
 800245a:	4a5e      	ldr	r2, [pc, #376]	@ (80025d4 <Motor_Calculate+0x804>)
 800245c:	f04f 0300 	mov.w	r3, #0
 8002460:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
			if (output < 0) output = 0;
 8002464:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 8002468:	2b00      	cmp	r3, #0
 800246a:	da37      	bge.n	80024dc <Motor_Calculate+0x70c>
 800246c:	f04f 0200 	mov.w	r2, #0
 8002470:	f04f 0300 	mov.w	r3, #0
 8002474:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
 8002478:	e030      	b.n	80024dc <Motor_Calculate+0x70c>
		}
		else if(motor->pid.set_speed < 0) {
 800247a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800247e:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 8002482:	2b00      	cmp	r3, #0
 8002484:	da24      	bge.n	80024d0 <Motor_Calculate+0x700>
			if (output < -OUTPUT_MAX_VAL) output = -OUTPUT_MAX_VAL;
 8002486:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 800248a:	4953      	ldr	r1, [pc, #332]	@ (80025d8 <Motor_Calculate+0x808>)
 800248c:	428a      	cmp	r2, r1
 800248e:	f173 33ff 	sbcs.w	r3, r3, #4294967295	@ 0xffffffff
 8002492:	da04      	bge.n	800249e <Motor_Calculate+0x6ce>
 8002494:	4a50      	ldr	r2, [pc, #320]	@ (80025d8 <Motor_Calculate+0x808>)
 8002496:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800249a:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
			if (output > 0) output = 0;
 800249e:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 80024a2:	2a01      	cmp	r2, #1
 80024a4:	f173 0300 	sbcs.w	r3, r3, #0
 80024a8:	db05      	blt.n	80024b6 <Motor_Calculate+0x6e6>
 80024aa:	f04f 0200 	mov.w	r2, #0
 80024ae:	f04f 0300 	mov.w	r3, #0
 80024b2:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
			output*=-1;
 80024b6:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 80024ba:	2100      	movs	r1, #0
 80024bc:	4250      	negs	r0, r2
 80024be:	61b8      	str	r0, [r7, #24]
 80024c0:	eb61 0303 	sbc.w	r3, r1, r3
 80024c4:	61fb      	str	r3, [r7, #28]
 80024c6:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80024ca:	e9c7 3454 	strd	r3, r4, [r7, #336]	@ 0x150
 80024ce:	e005      	b.n	80024dc <Motor_Calculate+0x70c>
		}
		else {
			output = 0;
 80024d0:	f04f 0200 	mov.w	r2, #0
 80024d4:	f04f 0300 	mov.w	r3, #0
 80024d8:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
		}

		//shift the output itself to avoid the deadband range of the motor.
		//output is also divided by a factor to allow for more granular kp, ki, and kd values
		output = output/OUTPUT_TO_PWM_MULT + PWM_MIN_VAL;
 80024dc:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	@ 0x150
 80024e0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80024e4:	f04f 0300 	mov.w	r3, #0
 80024e8:	f7fd fe96 	bl	8000218 <__aeabi_ldivmod>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	f112 01af 	adds.w	r1, r2, #175	@ 0xaf
 80024f4:	6139      	str	r1, [r7, #16]
 80024f6:	f143 0300 	adc.w	r3, r3, #0
 80024fa:	617b      	str	r3, [r7, #20]
 80024fc:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002500:	e9c7 3454 	strd	r3, r4, [r7, #336]	@ 0x150
		if(output - motor->pid.pwmVal > PWM_MAX_CHANGE) output = motor->pid.pwmVal + PWM_MAX_CHANGE;
 8002504:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002508:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	@ 0x80
 800250c:	b21b      	sxth	r3, r3
 800250e:	17da      	asrs	r2, r3, #31
 8002510:	673b      	str	r3, [r7, #112]	@ 0x70
 8002512:	677a      	str	r2, [r7, #116]	@ 0x74
 8002514:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 8002518:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 800251c:	4621      	mov	r1, r4
 800251e:	1a51      	subs	r1, r2, r1
 8002520:	66b9      	str	r1, [r7, #104]	@ 0x68
 8002522:	4629      	mov	r1, r5
 8002524:	eb63 0301 	sbc.w	r3, r3, r1
 8002528:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800252a:	f240 3321 	movw	r3, #801	@ 0x321
 800252e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002532:	4602      	mov	r2, r0
 8002534:	429a      	cmp	r2, r3
 8002536:	460b      	mov	r3, r1
 8002538:	f173 0300 	sbcs.w	r3, r3, #0
 800253c:	db0c      	blt.n	8002558 <Motor_Calculate+0x788>
 800253e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002542:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	@ 0x80
 8002546:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 800254a:	17da      	asrs	r2, r3, #31
 800254c:	60bb      	str	r3, [r7, #8]
 800254e:	60fa      	str	r2, [r7, #12]
 8002550:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002554:	e9c7 3454 	strd	r3, r4, [r7, #336]	@ 0x150
		if(motor->pid.pwmVal - output > PWM_MAX_CHANGE) output = motor->pid.pwmVal - PWM_MAX_CHANGE;
 8002558:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800255c:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	@ 0x80
 8002560:	b21b      	sxth	r3, r3
 8002562:	17da      	asrs	r2, r3, #31
 8002564:	663b      	str	r3, [r7, #96]	@ 0x60
 8002566:	667a      	str	r2, [r7, #100]	@ 0x64
 8002568:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 800256c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002570:	4621      	mov	r1, r4
 8002572:	1a89      	subs	r1, r1, r2
 8002574:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002576:	4629      	mov	r1, r5
 8002578:	eb61 0303 	sbc.w	r3, r1, r3
 800257c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800257e:	f240 3321 	movw	r3, #801	@ 0x321
 8002582:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8002586:	4602      	mov	r2, r0
 8002588:	429a      	cmp	r2, r3
 800258a:	460b      	mov	r3, r1
 800258c:	f173 0300 	sbcs.w	r3, r3, #0
 8002590:	db0c      	blt.n	80025ac <Motor_Calculate+0x7dc>
 8002592:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002596:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	@ 0x80
 800259a:	f5a3 7348 	sub.w	r3, r3, #800	@ 0x320
 800259e:	17da      	asrs	r2, r3, #31
 80025a0:	603b      	str	r3, [r7, #0]
 80025a2:	607a      	str	r2, [r7, #4]
 80025a4:	e9d7 3400 	ldrd	r3, r4, [r7]
 80025a8:	e9c7 3454 	strd	r3, r4, [r7, #336]	@ 0x150
		// Apply the PWM value
		Motor_SetPwm(motor, (int16_t)output);
 80025ac:	f9b7 3150 	ldrsh.w	r3, [r7, #336]	@ 0x150
 80025b0:	4619      	mov	r1, r3
 80025b2:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 80025b6:	f7ff fadf 	bl	8001b78 <Motor_SetPwm>

		// Update the last update time
		motor->pid.lastUpdateTime = currentTime;
 80025ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80025be:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80025c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	}
}
 80025c6:	f507 77ae 	add.w	r7, r7, #348	@ 0x15c
 80025ca:	46bd      	mov	sp, r7
 80025cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80025d0:	000c96a9 	.word	0x000c96a9
 80025d4:	000c96a8 	.word	0x000c96a8
 80025d8:	fff36958 	.word	0xfff36958

080025dc <Motor_Update>:

// Update the motor state (optional, e.g., for monitoring or control logic)
void Motor_Update(Motor *motor) {
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]

	CalculateHallTiming(motor);
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f000 f944 	bl	8002872 <CalculateHallTiming>

	ReadHallSensors(motor);
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f000 f911 	bl	8002812 <ReadHallSensors>

	bool direction = motor->isDirInverted ? !motor->direction : motor->direction;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d00e      	beq.n	8002618 <Motor_Update+0x3c>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002600:	2b00      	cmp	r3, #0
 8002602:	bf14      	ite	ne
 8002604:	2301      	movne	r3, #1
 8002606:	2300      	moveq	r3, #0
 8002608:	b2db      	uxtb	r3, r3
 800260a:	f083 0301 	eor.w	r3, r3, #1
 800260e:	b2db      	uxtb	r3, r3
 8002610:	f003 0301 	and.w	r3, r3, #1
 8002614:	b2db      	uxtb	r3, r3
 8002616:	e007      	b.n	8002628 <Motor_Update+0x4c>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800261e:	2b00      	cmp	r3, #0
 8002620:	bf14      	ite	ne
 8002622:	2301      	movne	r3, #1
 8002624:	2300      	moveq	r3, #0
 8002626:	b2db      	uxtb	r3, r3
 8002628:	73fb      	strb	r3, [r7, #15]

	if(motor->hallState == motor->commutationOrder[0]) {
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8002636:	429a      	cmp	r2, r3
 8002638:	d106      	bne.n	8002648 <Motor_Update+0x6c>
		SetPhases(motor, PHASE_A_IDX, PHASE_C_IDX, direction);
 800263a:	7bfb      	ldrb	r3, [r7, #15]
 800263c:	2202      	movs	r2, #2
 800263e:	2100      	movs	r1, #0
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f000 f84f 	bl	80026e4 <SetPhases>
		SetPhases(motor, PHASE_B_IDX, PHASE_A_IDX, direction);
	}
	else if(motor->hallState == motor->commutationOrder[5]) {
		SetPhases(motor, PHASE_B_IDX, PHASE_C_IDX, direction);
	}
}
 8002646:	e049      	b.n	80026dc <Motor_Update+0x100>
	else if(motor->hallState == motor->commutationOrder[1]) {
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f893 3037 	ldrb.w	r3, [r3, #55]	@ 0x37
 8002654:	429a      	cmp	r2, r3
 8002656:	d106      	bne.n	8002666 <Motor_Update+0x8a>
		SetPhases(motor, PHASE_A_IDX, PHASE_B_IDX, direction);
 8002658:	7bfb      	ldrb	r3, [r7, #15]
 800265a:	2201      	movs	r2, #1
 800265c:	2100      	movs	r1, #0
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f000 f840 	bl	80026e4 <SetPhases>
}
 8002664:	e03a      	b.n	80026dc <Motor_Update+0x100>
	else if(motor->hallState == motor->commutationOrder[2]) {
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002672:	429a      	cmp	r2, r3
 8002674:	d106      	bne.n	8002684 <Motor_Update+0xa8>
		SetPhases(motor, PHASE_C_IDX, PHASE_B_IDX, direction);
 8002676:	7bfb      	ldrb	r3, [r7, #15]
 8002678:	2201      	movs	r2, #1
 800267a:	2102      	movs	r1, #2
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f000 f831 	bl	80026e4 <SetPhases>
}
 8002682:	e02b      	b.n	80026dc <Motor_Update+0x100>
	else if(motor->hallState == motor->commutationOrder[3]) {
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8002690:	429a      	cmp	r2, r3
 8002692:	d106      	bne.n	80026a2 <Motor_Update+0xc6>
		SetPhases(motor, PHASE_C_IDX, PHASE_A_IDX, direction);
 8002694:	7bfb      	ldrb	r3, [r7, #15]
 8002696:	2200      	movs	r2, #0
 8002698:	2102      	movs	r1, #2
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f000 f822 	bl	80026e4 <SetPhases>
}
 80026a0:	e01c      	b.n	80026dc <Motor_Update+0x100>
	else if(motor->hallState == motor->commutationOrder[4]) {
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d106      	bne.n	80026c0 <Motor_Update+0xe4>
		SetPhases(motor, PHASE_B_IDX, PHASE_A_IDX, direction);
 80026b2:	7bfb      	ldrb	r3, [r7, #15]
 80026b4:	2200      	movs	r2, #0
 80026b6:	2101      	movs	r1, #1
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	f000 f813 	bl	80026e4 <SetPhases>
}
 80026be:	e00d      	b.n	80026dc <Motor_Update+0x100>
	else if(motor->hallState == motor->commutationOrder[5]) {
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d105      	bne.n	80026dc <Motor_Update+0x100>
		SetPhases(motor, PHASE_B_IDX, PHASE_C_IDX, direction);
 80026d0:	7bfb      	ldrb	r3, [r7, #15]
 80026d2:	2202      	movs	r2, #2
 80026d4:	2101      	movs	r1, #1
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f000 f804 	bl	80026e4 <SetPhases>
}
 80026dc:	bf00      	nop
 80026de:	3710      	adds	r7, #16
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <SetPhases>:

void SetPhases(Motor *motor, uint8_t highPhase, uint8_t lowPhase, bool direction) {
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b084      	sub	sp, #16
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	4608      	mov	r0, r1
 80026ee:	4611      	mov	r1, r2
 80026f0:	461a      	mov	r2, r3
 80026f2:	4603      	mov	r3, r0
 80026f4:	70fb      	strb	r3, [r7, #3]
 80026f6:	460b      	mov	r3, r1
 80026f8:	70bb      	strb	r3, [r7, #2]
 80026fa:	4613      	mov	r3, r2
 80026fc:	707b      	strb	r3, [r7, #1]
	if(highPhase > PHASE_C_IDX || lowPhase > PHASE_C_IDX) return;
 80026fe:	78fb      	ldrb	r3, [r7, #3]
 8002700:	2b02      	cmp	r3, #2
 8002702:	d82b      	bhi.n	800275c <SetPhases+0x78>
 8002704:	78bb      	ldrb	r3, [r7, #2]
 8002706:	2b02      	cmp	r3, #2
 8002708:	d828      	bhi.n	800275c <SetPhases+0x78>
	if(highPhase == lowPhase) return;
 800270a:	78fa      	ldrb	r2, [r7, #3]
 800270c:	78bb      	ldrb	r3, [r7, #2]
 800270e:	429a      	cmp	r2, r3
 8002710:	d026      	beq.n	8002760 <SetPhases+0x7c>

	uint8_t extraPhase = PHASE_A_IDX + PHASE_B_IDX + PHASE_C_IDX - highPhase - lowPhase;
 8002712:	78fa      	ldrb	r2, [r7, #3]
 8002714:	78bb      	ldrb	r3, [r7, #2]
 8002716:	4413      	add	r3, r2
 8002718:	b2db      	uxtb	r3, r3
 800271a:	f1c3 0303 	rsb	r3, r3, #3
 800271e:	73fb      	strb	r3, [r7, #15]

	SetPhase(motor, extraPhase, false, false);
 8002720:	7bf9      	ldrb	r1, [r7, #15]
 8002722:	2300      	movs	r3, #0
 8002724:	2200      	movs	r2, #0
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 f81e 	bl	8002768 <SetPhase>

	SetPhase(motor, highPhase, true, direction);
 800272c:	787b      	ldrb	r3, [r7, #1]
 800272e:	78f9      	ldrb	r1, [r7, #3]
 8002730:	2201      	movs	r2, #1
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f000 f818 	bl	8002768 <SetPhase>
	SetPhase(motor, lowPhase, true, !direction);
 8002738:	787b      	ldrb	r3, [r7, #1]
 800273a:	2b00      	cmp	r3, #0
 800273c:	bf14      	ite	ne
 800273e:	2301      	movne	r3, #1
 8002740:	2300      	moveq	r3, #0
 8002742:	b2db      	uxtb	r3, r3
 8002744:	f083 0301 	eor.w	r3, r3, #1
 8002748:	b2db      	uxtb	r3, r3
 800274a:	f003 0301 	and.w	r3, r3, #1
 800274e:	b2db      	uxtb	r3, r3
 8002750:	78b9      	ldrb	r1, [r7, #2]
 8002752:	2201      	movs	r2, #1
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f000 f807 	bl	8002768 <SetPhase>
 800275a:	e002      	b.n	8002762 <SetPhases+0x7e>
	if(highPhase > PHASE_C_IDX || lowPhase > PHASE_C_IDX) return;
 800275c:	bf00      	nop
 800275e:	e000      	b.n	8002762 <SetPhases+0x7e>
	if(highPhase == lowPhase) return;
 8002760:	bf00      	nop

}
 8002762:	3710      	adds	r7, #16
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}

08002768 <SetPhase>:

void SetPhase(Motor *motor, uint8_t phase,  bool OnorOff, bool HighOrLow) {
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	4608      	mov	r0, r1
 8002772:	4611      	mov	r1, r2
 8002774:	461a      	mov	r2, r3
 8002776:	4603      	mov	r3, r0
 8002778:	70fb      	strb	r3, [r7, #3]
 800277a:	460b      	mov	r3, r1
 800277c:	70bb      	strb	r3, [r7, #2]
 800277e:	4613      	mov	r3, r2
 8002780:	707b      	strb	r3, [r7, #1]
	if(OnorOff) {
 8002782:	78bb      	ldrb	r3, [r7, #2]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d02c      	beq.n	80027e2 <SetPhase+0x7a>
		if(HighOrLow) {
 8002788:	787b      	ldrb	r3, [r7, #1]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d014      	beq.n	80027b8 <SetPhase+0x50>
			HAL_TIMEx_PWMN_Stop(motor->Timer, motor->phaseChannel[phase]);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8002792:	78fa      	ldrb	r2, [r7, #3]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	3218      	adds	r2, #24
 8002798:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800279c:	4619      	mov	r1, r3
 800279e:	f007 fa6d 	bl	8009c7c <HAL_TIMEx_PWMN_Stop>
			HAL_TIM_PWM_Start(motor->Timer, motor->phaseChannel[phase]);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80027a6:	78fa      	ldrb	r2, [r7, #3]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	3218      	adds	r2, #24
 80027ac:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80027b0:	4619      	mov	r1, r3
 80027b2:	f005 fbf5 	bl	8007fa0 <HAL_TIM_PWM_Start>
		}
	} else {
		HAL_TIM_PWM_Stop(motor->Timer, motor->phaseChannel[phase]);
		HAL_TIMEx_PWMN_Stop(motor->Timer, motor->phaseChannel[phase]);
	}
}
 80027b6:	e028      	b.n	800280a <SetPhase+0xa2>
			HAL_TIM_PWM_Stop(motor->Timer, motor->phaseChannel[phase]);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80027bc:	78fa      	ldrb	r2, [r7, #3]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	3218      	adds	r2, #24
 80027c2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80027c6:	4619      	mov	r1, r3
 80027c8:	f005 fcfc 	bl	80081c4 <HAL_TIM_PWM_Stop>
			HAL_TIMEx_PWMN_Start(motor->Timer, motor->phaseChannel[phase]);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80027d0:	78fa      	ldrb	r2, [r7, #3]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	3218      	adds	r2, #24
 80027d6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80027da:	4619      	mov	r1, r3
 80027dc:	f007 f98c 	bl	8009af8 <HAL_TIMEx_PWMN_Start>
}
 80027e0:	e013      	b.n	800280a <SetPhase+0xa2>
		HAL_TIM_PWM_Stop(motor->Timer, motor->phaseChannel[phase]);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80027e6:	78fa      	ldrb	r2, [r7, #3]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	3218      	adds	r2, #24
 80027ec:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80027f0:	4619      	mov	r1, r3
 80027f2:	f005 fce7 	bl	80081c4 <HAL_TIM_PWM_Stop>
		HAL_TIMEx_PWMN_Stop(motor->Timer, motor->phaseChannel[phase]);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80027fa:	78fa      	ldrb	r2, [r7, #3]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	3218      	adds	r2, #24
 8002800:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002804:	4619      	mov	r1, r3
 8002806:	f007 fa39 	bl	8009c7c <HAL_TIMEx_PWMN_Stop>
}
 800280a:	bf00      	nop
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <ReadHallSensors>:

void ReadHallSensors(Motor *motor) {
 8002812:	b590      	push	{r4, r7, lr}
 8002814:	b083      	sub	sp, #12
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
	motor->hallState = (HAL_GPIO_ReadPin(motor->Hall1_Port, motor->Hall1_Pin))
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	691a      	ldr	r2, [r3, #16]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	8a9b      	ldrh	r3, [r3, #20]
 8002822:	4619      	mov	r1, r3
 8002824:	4610      	mov	r0, r2
 8002826:	f003 fceb 	bl	8006200 <HAL_GPIO_ReadPin>
 800282a:	4603      	mov	r3, r0
 800282c:	b25c      	sxtb	r4, r3
					| (HAL_GPIO_ReadPin(motor->Hall2_Port, motor->Hall2_Pin)) << 1
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	699a      	ldr	r2, [r3, #24]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	8b9b      	ldrh	r3, [r3, #28]
 8002836:	4619      	mov	r1, r3
 8002838:	4610      	mov	r0, r2
 800283a:	f003 fce1 	bl	8006200 <HAL_GPIO_ReadPin>
 800283e:	4603      	mov	r3, r0
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	b25b      	sxtb	r3, r3
 8002844:	4323      	orrs	r3, r4
 8002846:	b25c      	sxtb	r4, r3
					| (HAL_GPIO_ReadPin(motor->Hall3_Port, motor->Hall3_Pin) << 2);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6a1a      	ldr	r2, [r3, #32]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002850:	4619      	mov	r1, r3
 8002852:	4610      	mov	r0, r2
 8002854:	f003 fcd4 	bl	8006200 <HAL_GPIO_ReadPin>
 8002858:	4603      	mov	r3, r0
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	b25b      	sxtb	r3, r3
 800285e:	4323      	orrs	r3, r4
 8002860:	b25b      	sxtb	r3, r3
 8002862:	b2da      	uxtb	r2, r3
	motor->hallState = (HAL_GPIO_ReadPin(motor->Hall1_Port, motor->Hall1_Pin))
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800286a:	bf00      	nop
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	bd90      	pop	{r4, r7, pc}

08002872 <CalculateHallTiming>:


void CalculateHallTiming(Motor *motor) {
 8002872:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002876:	b084      	sub	sp, #16
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
	uint32_t currentMicroTime = 0;
 800287c:	2300      	movs	r3, #0
 800287e:	60fb      	str	r3, [r7, #12]

	if(motor->HallTimer->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002884:	7f1b      	ldrb	r3, [r3, #28]
 8002886:	2b01      	cmp	r3, #1
 8002888:	d109      	bne.n	800289e <CalculateHallTiming+0x2c>
		currentMicroTime = HAL_TIM_ReadCapturedValue(motor->HallTimer, motor->Hall1_Channel);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	881b      	ldrh	r3, [r3, #0]
 8002892:	4619      	mov	r1, r3
 8002894:	4610      	mov	r0, r2
 8002896:	f006 faf9 	bl	8008e8c <HAL_TIM_ReadCapturedValue>
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	e01c      	b.n	80028d8 <CalculateHallTiming+0x66>
	} else if(motor->HallTimer->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a2:	7f1b      	ldrb	r3, [r3, #28]
 80028a4:	2b02      	cmp	r3, #2
 80028a6:	d109      	bne.n	80028bc <CalculateHallTiming+0x4a>
		currentMicroTime = HAL_TIM_ReadCapturedValue(motor->HallTimer, motor->Hall2_Channel);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	885b      	ldrh	r3, [r3, #2]
 80028b0:	4619      	mov	r1, r3
 80028b2:	4610      	mov	r0, r2
 80028b4:	f006 faea 	bl	8008e8c <HAL_TIM_ReadCapturedValue>
 80028b8:	60f8      	str	r0, [r7, #12]
 80028ba:	e00d      	b.n	80028d8 <CalculateHallTiming+0x66>
	} else if (motor->HallTimer->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028c0:	7f1b      	ldrb	r3, [r3, #28]
 80028c2:	2b04      	cmp	r3, #4
 80028c4:	d108      	bne.n	80028d8 <CalculateHallTiming+0x66>
		currentMicroTime = HAL_TIM_ReadCapturedValue(motor->HallTimer, motor->Hall3_Channel);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	889b      	ldrh	r3, [r3, #4]
 80028ce:	4619      	mov	r1, r3
 80028d0:	4610      	mov	r0, r2
 80028d2:	f006 fadb 	bl	8008e8c <HAL_TIM_ReadCapturedValue>
 80028d6:	60f8      	str	r0, [r7, #12]
	}

	motor->pid.totalHallTime += currentMicroTime - motor->pid.lastHallTime;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028e0:	68f9      	ldr	r1, [r7, #12]
 80028e2:	1acb      	subs	r3, r1, r3
 80028e4:	441a      	add	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	675a      	str	r2, [r3, #116]	@ 0x74

	motor->pid.lastHallTime = currentMicroTime;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	68fa      	ldr	r2, [r7, #12]
 80028ee:	671a      	str	r2, [r3, #112]	@ 0x70

	if(motor->direction) motor->pid.hallCount++;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d00a      	beq.n	8002910 <CalculateHallTiming+0x9e>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002900:	f112 0801 	adds.w	r8, r2, #1
 8002904:	f143 0900 	adc.w	r9, r3, #0
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	e9c3 8918 	strd	r8, r9, [r3, #96]	@ 0x60
	else motor->pid.hallCount--;
}
 800290e:	e008      	b.n	8002922 <CalculateHallTiming+0xb0>
	else motor->pid.hallCount--;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002916:	1e54      	subs	r4, r2, #1
 8002918:	f143 35ff 	adc.w	r5, r3, #4294967295	@ 0xffffffff
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	e9c3 4518 	strd	r4, r5, [r3, #96]	@ 0x60
}
 8002922:	bf00      	nop
 8002924:	3710      	adds	r7, #16
 8002926:	46bd      	mov	sp, r7
 8002928:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800292c <RobotSystem_Init>:
 */

#include "robot_system.h"

// Initialize the robot system with configurations for the left and right motors
void RobotSystem_Init(RobotSystem *robotSystem, Motor leftMotorConfig, Motor rightMotorConfig) {
 800292c:	b082      	sub	sp, #8
 800292e:	b580      	push	{r7, lr}
 8002930:	b082      	sub	sp, #8
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
 8002936:	f107 0110 	add.w	r1, r7, #16
 800293a:	e881 000c 	stmia.w	r1, {r2, r3}
    // Copy configurations into the robot system
    robotSystem->leftWheel = leftMotorConfig;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4618      	mov	r0, r3
 8002942:	f107 0310 	add.w	r3, r7, #16
 8002946:	22c0      	movs	r2, #192	@ 0xc0
 8002948:	4619      	mov	r1, r3
 800294a:	f009 f8a9 	bl	800baa0 <memcpy>
    robotSystem->rightWheel = rightMotorConfig;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	33c0      	adds	r3, #192	@ 0xc0
 8002952:	f107 01d0 	add.w	r1, r7, #208	@ 0xd0
 8002956:	22c0      	movs	r2, #192	@ 0xc0
 8002958:	4618      	mov	r0, r3
 800295a:	f009 f8a1 	bl	800baa0 <memcpy>

    HAL_DAC_Start(robotSystem->currentLimitDAC, robotSystem->currentLimitDACChannel);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f8b3 318c 	ldrh.w	r3, [r3, #396]	@ 0x18c
 800296a:	4619      	mov	r1, r3
 800296c:	4610      	mov	r0, r2
 800296e:	f002 f9eb 	bl	8004d48 <HAL_DAC_Start>

    RobotSystem_SetCurrentLimit(robotSystem, MAX_CURRENT_LIMIT);
 8002972:	210a      	movs	r1, #10
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f000 f891 	bl	8002a9c <RobotSystem_SetCurrentLimit>

    // Initialize the left and right motors
    Motor_Init(&robotSystem->leftWheel);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4618      	mov	r0, r3
 800297e:	f7ff f82e 	bl	80019de <Motor_Init>
    Motor_Init(&robotSystem->rightWheel);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	33c0      	adds	r3, #192	@ 0xc0
 8002986:	4618      	mov	r0, r3
 8002988:	f7ff f829 	bl	80019de <Motor_Init>

    RobotSystem_Enable(robotSystem);
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f000 f85b 	bl	8002a48 <RobotSystem_Enable>
}
 8002992:	bf00      	nop
 8002994:	3708      	adds	r7, #8
 8002996:	46bd      	mov	sp, r7
 8002998:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800299c:	b002      	add	sp, #8
 800299e:	4770      	bx	lr

080029a0 <RobotSystem_SetSpeed>:

// Set the speeds of the left and right motors
void RobotSystem_SetSpeed(RobotSystem *robotSystem, int16_t leftSpeed, int16_t rightSpeed) {
 80029a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80029a4:	b082      	sub	sp, #8
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
 80029aa:	460b      	mov	r3, r1
 80029ac:	807b      	strh	r3, [r7, #2]
 80029ae:	4613      	mov	r3, r2
 80029b0:	803b      	strh	r3, [r7, #0]
    Motor_SetSpeed(&robotSystem->leftWheel, leftSpeed);
 80029b2:	6879      	ldr	r1, [r7, #4]
 80029b4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80029b8:	17da      	asrs	r2, r3, #31
 80029ba:	4698      	mov	r8, r3
 80029bc:	4691      	mov	r9, r2
 80029be:	4642      	mov	r2, r8
 80029c0:	464b      	mov	r3, r9
 80029c2:	4608      	mov	r0, r1
 80029c4:	f7ff f87c 	bl	8001ac0 <Motor_SetSpeed>
    Motor_SetSpeed(&robotSystem->rightWheel, rightSpeed);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	f103 01c0 	add.w	r1, r3, #192	@ 0xc0
 80029ce:	f9b7 3000 	ldrsh.w	r3, [r7]
 80029d2:	17da      	asrs	r2, r3, #31
 80029d4:	461c      	mov	r4, r3
 80029d6:	4615      	mov	r5, r2
 80029d8:	4622      	mov	r2, r4
 80029da:	462b      	mov	r3, r5
 80029dc:	4608      	mov	r0, r1
 80029de:	f7ff f86f 	bl	8001ac0 <Motor_SetSpeed>
}
 80029e2:	bf00      	nop
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080029ec <RobotSystem_Calculate>:
void RobotSystem_Stop(RobotSystem *robotSystem) {
    Motor_Stop(&robotSystem->leftWheel);
    Motor_Stop(&robotSystem->rightWheel);
}

void RobotSystem_Calculate(RobotSystem *robotSystem) {
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
	Motor_Calculate(&robotSystem->leftWheel);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7ff f9ea 	bl	8001dd0 <Motor_Calculate>
	Motor_Calculate(&robotSystem->rightWheel);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	33c0      	adds	r3, #192	@ 0xc0
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7ff f9e5 	bl	8001dd0 <Motor_Calculate>
}
 8002a06:	bf00      	nop
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <RobotSystem_InterruptHandler>:

void RobotSystem_InterruptHandler(RobotSystem *robotSystem, TIM_HandleTypeDef *htim) {
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b082      	sub	sp, #8
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
 8002a16:	6039      	str	r1, [r7, #0]
	if (htim == robotSystem->leftWheel.HallTimer) {
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d103      	bne.n	8002a2a <RobotSystem_InterruptHandler+0x1c>
		Motor_Update(&robotSystem->leftWheel);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7ff fdd9 	bl	80025dc <Motor_Update>
	}

	if (htim == robotSystem->rightWheel.HallTimer) {
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002a30:	683a      	ldr	r2, [r7, #0]
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d104      	bne.n	8002a40 <RobotSystem_InterruptHandler+0x32>
		Motor_Update(&robotSystem->rightWheel);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	33c0      	adds	r3, #192	@ 0xc0
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7ff fdce 	bl	80025dc <Motor_Update>
	}
}
 8002a40:	bf00      	nop
 8002a42:	3708      	adds	r7, #8
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <RobotSystem_Enable>:

void RobotSystem_Enable (RobotSystem *robotSystem) {
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
	RobotSystem_SetEnablePin(robotSystem, true);
 8002a50:	2101      	movs	r1, #1
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f000 f804 	bl	8002a60 <RobotSystem_SetEnablePin>
}
 8002a58:	bf00      	nop
 8002a5a:	3708      	adds	r7, #8
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}

08002a60 <RobotSystem_SetEnablePin>:

void RobotSystem_Disable (RobotSystem *robotSystem) {
	RobotSystem_SetEnablePin(robotSystem, false);
}

void RobotSystem_SetEnablePin(RobotSystem *robotSystem, bool onOrOff) {
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	460b      	mov	r3, r1
 8002a6a:	70fb      	strb	r3, [r7, #3]
	bool setValue = true;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	73fb      	strb	r3, [r7, #15]
	if(onOrOff) setValue = true;
 8002a70:	78fb      	ldrb	r3, [r7, #3]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d002      	beq.n	8002a7c <RobotSystem_SetEnablePin+0x1c>
 8002a76:	2301      	movs	r3, #1
 8002a78:	73fb      	strb	r3, [r7, #15]
 8002a7a:	e001      	b.n	8002a80 <RobotSystem_SetEnablePin+0x20>
	else setValue = false;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(robotSystem->Enable_Port, robotSystem->Enable_Pin, setValue);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f8d3 0180 	ldr.w	r0, [r3, #384]	@ 0x180
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f8b3 3184 	ldrh.w	r3, [r3, #388]	@ 0x184
 8002a8c:	7bfa      	ldrb	r2, [r7, #15]
 8002a8e:	4619      	mov	r1, r3
 8002a90:	f003 fbce 	bl	8006230 <HAL_GPIO_WritePin>
}
 8002a94:	bf00      	nop
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <RobotSystem_SetCurrentLimit>:

void RobotSystem_SetCurrentLimit(RobotSystem *robotSystem, uint16_t currentLimit) {
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	807b      	strh	r3, [r7, #2]
	if(currentLimit > MAX_CURRENT_LIMIT) {
 8002aa8:	887b      	ldrh	r3, [r7, #2]
 8002aaa:	2b0a      	cmp	r3, #10
 8002aac:	d901      	bls.n	8002ab2 <RobotSystem_SetCurrentLimit+0x16>
		currentLimit = MAX_CURRENT_LIMIT;
 8002aae:	230a      	movs	r3, #10
 8002ab0:	807b      	strh	r3, [r7, #2]
	}
	robotSystem->currentLimit = currentLimit;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	887a      	ldrh	r2, [r7, #2]
 8002ab6:	f8a3 218e 	strh.w	r2, [r3, #398]	@ 0x18e

	uint32_t voltage = currentLimit * SHUNT_RESISTOR * RESISTORS / RESISTOR2;
 8002aba:	887b      	ldrh	r3, [r7, #2]
 8002abc:	f245 32fc 	movw	r2, #21500	@ 0x53fc
 8002ac0:	fb02 f303 	mul.w	r3, r2, r3
 8002ac4:	4a11      	ldr	r2, [pc, #68]	@ (8002b0c <RobotSystem_SetCurrentLimit+0x70>)
 8002ac6:	fb82 1203 	smull	r1, r2, r2, r3
 8002aca:	10d2      	asrs	r2, r2, #3
 8002acc:	17db      	asrs	r3, r3, #31
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	60fb      	str	r3, [r7, #12]
	uint32_t dac_value = 4095 * voltage / 3300; // Convert voltage to digital value
 8002ad2:	68fa      	ldr	r2, [r7, #12]
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	031b      	lsls	r3, r3, #12
 8002ad8:	1a9b      	subs	r3, r3, r2
 8002ada:	089b      	lsrs	r3, r3, #2
 8002adc:	4a0c      	ldr	r2, [pc, #48]	@ (8002b10 <RobotSystem_SetCurrentLimit+0x74>)
 8002ade:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae2:	095b      	lsrs	r3, r3, #5
 8002ae4:	60bb      	str	r3, [r7, #8]
	HAL_DAC_SetValue(robotSystem->currentLimitDAC, robotSystem->currentLimitDACChannel, DAC_ALIGN_12B_R, dac_value);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f8d3 0188 	ldr.w	r0, [r3, #392]	@ 0x188
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	f8b3 318c 	ldrh.w	r3, [r3, #396]	@ 0x18c
 8002af2:	4619      	mov	r1, r3
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f002 f992 	bl	8004e20 <HAL_DAC_SetValue>
	HAL_Delay(25);
 8002afc:	2019      	movs	r0, #25
 8002afe:	f000 fecf 	bl	80038a0 <HAL_Delay>
}
 8002b02:	bf00      	nop
 8002b04:	3710      	adds	r7, #16
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	1b4e81b5 	.word	0x1b4e81b5
 8002b10:	09ee009f 	.word	0x09ee009f

08002b14 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002b18:	4b1b      	ldr	r3, [pc, #108]	@ (8002b88 <MX_SPI1_Init+0x74>)
 8002b1a:	4a1c      	ldr	r2, [pc, #112]	@ (8002b8c <MX_SPI1_Init+0x78>)
 8002b1c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8002b88 <MX_SPI1_Init+0x74>)
 8002b20:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002b24:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002b26:	4b18      	ldr	r3, [pc, #96]	@ (8002b88 <MX_SPI1_Init+0x74>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002b2c:	4b16      	ldr	r3, [pc, #88]	@ (8002b88 <MX_SPI1_Init+0x74>)
 8002b2e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002b32:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b34:	4b14      	ldr	r3, [pc, #80]	@ (8002b88 <MX_SPI1_Init+0x74>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002b3a:	4b13      	ldr	r3, [pc, #76]	@ (8002b88 <MX_SPI1_Init+0x74>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002b40:	4b11      	ldr	r3, [pc, #68]	@ (8002b88 <MX_SPI1_Init+0x74>)
 8002b42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b46:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002b48:	4b0f      	ldr	r3, [pc, #60]	@ (8002b88 <MX_SPI1_Init+0x74>)
 8002b4a:	2218      	movs	r2, #24
 8002b4c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8002b88 <MX_SPI1_Init+0x74>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b54:	4b0c      	ldr	r3, [pc, #48]	@ (8002b88 <MX_SPI1_Init+0x74>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8002b88 <MX_SPI1_Init+0x74>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002b60:	4b09      	ldr	r3, [pc, #36]	@ (8002b88 <MX_SPI1_Init+0x74>)
 8002b62:	2207      	movs	r2, #7
 8002b64:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002b66:	4b08      	ldr	r3, [pc, #32]	@ (8002b88 <MX_SPI1_Init+0x74>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002b6c:	4b06      	ldr	r3, [pc, #24]	@ (8002b88 <MX_SPI1_Init+0x74>)
 8002b6e:	2208      	movs	r2, #8
 8002b70:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002b72:	4805      	ldr	r0, [pc, #20]	@ (8002b88 <MX_SPI1_Init+0x74>)
 8002b74:	f004 fbb8 	bl	80072e8 <HAL_SPI_Init>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002b7e:	f7fe ff28 	bl	80019d2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002b82:	bf00      	nop
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	200005b4 	.word	0x200005b4
 8002b8c:	40013000 	.word	0x40013000

08002b90 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b08a      	sub	sp, #40	@ 0x28
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b98:	f107 0314 	add.w	r3, r7, #20
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	601a      	str	r2, [r3, #0]
 8002ba0:	605a      	str	r2, [r3, #4]
 8002ba2:	609a      	str	r2, [r3, #8]
 8002ba4:	60da      	str	r2, [r3, #12]
 8002ba6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a17      	ldr	r2, [pc, #92]	@ (8002c0c <HAL_SPI_MspInit+0x7c>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d127      	bne.n	8002c02 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002bb2:	4b17      	ldr	r3, [pc, #92]	@ (8002c10 <HAL_SPI_MspInit+0x80>)
 8002bb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bb6:	4a16      	ldr	r2, [pc, #88]	@ (8002c10 <HAL_SPI_MspInit+0x80>)
 8002bb8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002bbc:	6613      	str	r3, [r2, #96]	@ 0x60
 8002bbe:	4b14      	ldr	r3, [pc, #80]	@ (8002c10 <HAL_SPI_MspInit+0x80>)
 8002bc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bc2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bc6:	613b      	str	r3, [r7, #16]
 8002bc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002bca:	4b11      	ldr	r3, [pc, #68]	@ (8002c10 <HAL_SPI_MspInit+0x80>)
 8002bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bce:	4a10      	ldr	r2, [pc, #64]	@ (8002c10 <HAL_SPI_MspInit+0x80>)
 8002bd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002bd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002c10 <HAL_SPI_MspInit+0x80>)
 8002bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PG2     ------> SPI1_SCK
    PG3     ------> SPI1_MISO
    PG4     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8002be2:	231c      	movs	r3, #28
 8002be4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be6:	2302      	movs	r3, #2
 8002be8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bea:	2300      	movs	r3, #0
 8002bec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002bf2:	2305      	movs	r3, #5
 8002bf4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002bf6:	f107 0314 	add.w	r3, r7, #20
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	4805      	ldr	r0, [pc, #20]	@ (8002c14 <HAL_SPI_MspInit+0x84>)
 8002bfe:	f003 f97d 	bl	8005efc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002c02:	bf00      	nop
 8002c04:	3728      	adds	r7, #40	@ 0x28
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	40013000 	.word	0x40013000
 8002c10:	40021000 	.word	0x40021000
 8002c14:	48001800 	.word	0x48001800

08002c18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c1e:	4b0f      	ldr	r3, [pc, #60]	@ (8002c5c <HAL_MspInit+0x44>)
 8002c20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c22:	4a0e      	ldr	r2, [pc, #56]	@ (8002c5c <HAL_MspInit+0x44>)
 8002c24:	f043 0301 	orr.w	r3, r3, #1
 8002c28:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c2a:	4b0c      	ldr	r3, [pc, #48]	@ (8002c5c <HAL_MspInit+0x44>)
 8002c2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	607b      	str	r3, [r7, #4]
 8002c34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c36:	4b09      	ldr	r3, [pc, #36]	@ (8002c5c <HAL_MspInit+0x44>)
 8002c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c3a:	4a08      	ldr	r2, [pc, #32]	@ (8002c5c <HAL_MspInit+0x44>)
 8002c3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c40:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c42:	4b06      	ldr	r3, [pc, #24]	@ (8002c5c <HAL_MspInit+0x44>)
 8002c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c4a:	603b      	str	r3, [r7, #0]
 8002c4c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002c4e:	f003 fbc3 	bl	80063d8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c52:	bf00      	nop
 8002c54:	3708      	adds	r7, #8
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	40021000 	.word	0x40021000

08002c60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c64:	bf00      	nop
 8002c66:	e7fd      	b.n	8002c64 <NMI_Handler+0x4>

08002c68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c6c:	bf00      	nop
 8002c6e:	e7fd      	b.n	8002c6c <HardFault_Handler+0x4>

08002c70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c74:	bf00      	nop
 8002c76:	e7fd      	b.n	8002c74 <MemManage_Handler+0x4>

08002c78 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c7c:	bf00      	nop
 8002c7e:	e7fd      	b.n	8002c7c <BusFault_Handler+0x4>

08002c80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c84:	bf00      	nop
 8002c86:	e7fd      	b.n	8002c84 <UsageFault_Handler+0x4>

08002c88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c8c:	bf00      	nop
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr

08002c96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c96:	b480      	push	{r7}
 8002c98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c9a:	bf00      	nop
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ca8:	bf00      	nop
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr

08002cb2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cb6:	f000 fdd5 	bl	8003864 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cba:	bf00      	nop
 8002cbc:	bd80      	pop	{r7, pc}

08002cbe <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACC_INT_Pin);
 8002cc2:	2001      	movs	r0, #1
 8002cc4:	f003 facc 	bl	8006260 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002cc8:	bf00      	nop
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002cd0:	4802      	ldr	r0, [pc, #8]	@ (8002cdc <DMA1_Channel1_IRQHandler+0x10>)
 8002cd2:	f002 fc70 	bl	80055b6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002cd6:	bf00      	nop
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	200007dc 	.word	0x200007dc

08002ce0 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002ce4:	4802      	ldr	r0, [pc, #8]	@ (8002cf0 <FDCAN1_IT0_IRQHandler+0x10>)
 8002ce6:	f002 ff0f 	bl	8005b08 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8002cea:	bf00      	nop
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	20000468 	.word	0x20000468

08002cf4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002cf8:	4802      	ldr	r0, [pc, #8]	@ (8002d04 <TIM2_IRQHandler+0x10>)
 8002cfa:	f005 fcb1 	bl	8008660 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002cfe:	bf00      	nop
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	20000664 	.word	0x20000664

08002d08 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002d0c:	4802      	ldr	r0, [pc, #8]	@ (8002d18 <USART2_IRQHandler+0x10>)
 8002d0e:	f007 fa87 	bl	800a220 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002d12:	bf00      	nop
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	20000748 	.word	0x20000748

08002d1c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002d20:	4802      	ldr	r0, [pc, #8]	@ (8002d2c <TIM5_IRQHandler+0x10>)
 8002d22:	f005 fc9d 	bl	8008660 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002d26:	bf00      	nop
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	200006b0 	.word	0x200006b0

08002d30 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002d30:	b480      	push	{r7}
 8002d32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002d34:	4b06      	ldr	r3, [pc, #24]	@ (8002d50 <SystemInit+0x20>)
 8002d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d3a:	4a05      	ldr	r2, [pc, #20]	@ (8002d50 <SystemInit+0x20>)
 8002d3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d44:	bf00      	nop
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	e000ed00 	.word	0xe000ed00

08002d54 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b09c      	sub	sp, #112	@ 0x70
 8002d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d5a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002d5e:	2200      	movs	r2, #0
 8002d60:	601a      	str	r2, [r3, #0]
 8002d62:	605a      	str	r2, [r3, #4]
 8002d64:	609a      	str	r2, [r3, #8]
 8002d66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d68:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	601a      	str	r2, [r3, #0]
 8002d70:	605a      	str	r2, [r3, #4]
 8002d72:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d74:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002d78:	2200      	movs	r2, #0
 8002d7a:	601a      	str	r2, [r3, #0]
 8002d7c:	605a      	str	r2, [r3, #4]
 8002d7e:	609a      	str	r2, [r3, #8]
 8002d80:	60da      	str	r2, [r3, #12]
 8002d82:	611a      	str	r2, [r3, #16]
 8002d84:	615a      	str	r2, [r3, #20]
 8002d86:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002d88:	1d3b      	adds	r3, r7, #4
 8002d8a:	2234      	movs	r2, #52	@ 0x34
 8002d8c:	2100      	movs	r1, #0
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f008 fe5a 	bl	800ba48 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002d94:	4b51      	ldr	r3, [pc, #324]	@ (8002edc <MX_TIM1_Init+0x188>)
 8002d96:	4a52      	ldr	r2, [pc, #328]	@ (8002ee0 <MX_TIM1_Init+0x18c>)
 8002d98:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16;
 8002d9a:	4b50      	ldr	r3, [pc, #320]	@ (8002edc <MX_TIM1_Init+0x188>)
 8002d9c:	2210      	movs	r2, #16
 8002d9e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002da0:	4b4e      	ldr	r3, [pc, #312]	@ (8002edc <MX_TIM1_Init+0x188>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1023;
 8002da6:	4b4d      	ldr	r3, [pc, #308]	@ (8002edc <MX_TIM1_Init+0x188>)
 8002da8:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8002dac:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dae:	4b4b      	ldr	r3, [pc, #300]	@ (8002edc <MX_TIM1_Init+0x188>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002db4:	4b49      	ldr	r3, [pc, #292]	@ (8002edc <MX_TIM1_Init+0x188>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dba:	4b48      	ldr	r3, [pc, #288]	@ (8002edc <MX_TIM1_Init+0x188>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002dc0:	4846      	ldr	r0, [pc, #280]	@ (8002edc <MX_TIM1_Init+0x188>)
 8002dc2:	f005 f835 	bl	8007e30 <HAL_TIM_Base_Init>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d001      	beq.n	8002dd0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002dcc:	f7fe fe01 	bl	80019d2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002dd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002dd4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002dd6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002dda:	4619      	mov	r1, r3
 8002ddc:	483f      	ldr	r0, [pc, #252]	@ (8002edc <MX_TIM1_Init+0x188>)
 8002dde:	f005 ff3f 	bl	8008c60 <HAL_TIM_ConfigClockSource>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d001      	beq.n	8002dec <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002de8:	f7fe fdf3 	bl	80019d2 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002dec:	483b      	ldr	r0, [pc, #236]	@ (8002edc <MX_TIM1_Init+0x188>)
 8002dee:	f005 f876 	bl	8007ede <HAL_TIM_PWM_Init>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d001      	beq.n	8002dfc <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002df8:	f7fe fdeb 	bl	80019d2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002e00:	2300      	movs	r3, #0
 8002e02:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e04:	2300      	movs	r3, #0
 8002e06:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002e08:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	4833      	ldr	r0, [pc, #204]	@ (8002edc <MX_TIM1_Init+0x188>)
 8002e10:	f006 ff92 	bl	8009d38 <HAL_TIMEx_MasterConfigSynchronization>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d001      	beq.n	8002e1e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8002e1a:	f7fe fdda 	bl	80019d2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e1e:	2360      	movs	r3, #96	@ 0x60
 8002e20:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002e22:	2300      	movs	r3, #0
 8002e24:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e26:	2300      	movs	r3, #0
 8002e28:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002e32:	2300      	movs	r3, #0
 8002e34:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002e36:	2300      	movs	r3, #0
 8002e38:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e3a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002e3e:	2200      	movs	r2, #0
 8002e40:	4619      	mov	r1, r3
 8002e42:	4826      	ldr	r0, [pc, #152]	@ (8002edc <MX_TIM1_Init+0x188>)
 8002e44:	f005 fdf8 	bl	8008a38 <HAL_TIM_PWM_ConfigChannel>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8002e4e:	f7fe fdc0 	bl	80019d2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e52:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002e56:	2204      	movs	r2, #4
 8002e58:	4619      	mov	r1, r3
 8002e5a:	4820      	ldr	r0, [pc, #128]	@ (8002edc <MX_TIM1_Init+0x188>)
 8002e5c:	f005 fdec 	bl	8008a38 <HAL_TIM_PWM_ConfigChannel>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8002e66:	f7fe fdb4 	bl	80019d2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002e6a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002e6e:	2208      	movs	r2, #8
 8002e70:	4619      	mov	r1, r3
 8002e72:	481a      	ldr	r0, [pc, #104]	@ (8002edc <MX_TIM1_Init+0x188>)
 8002e74:	f005 fde0 	bl	8008a38 <HAL_TIM_PWM_ConfigChannel>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d001      	beq.n	8002e82 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8002e7e:	f7fe fda8 	bl	80019d2 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002e82:	2300      	movs	r3, #0
 8002e84:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002e86:	2300      	movs	r3, #0
 8002e88:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002e92:	2300      	movs	r3, #0
 8002e94:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002e96:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002e9a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002ea8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002eac:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002eba:	1d3b      	adds	r3, r7, #4
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	4807      	ldr	r0, [pc, #28]	@ (8002edc <MX_TIM1_Init+0x188>)
 8002ec0:	f006 ffd0 	bl	8009e64 <HAL_TIMEx_ConfigBreakDeadTime>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8002eca:	f7fe fd82 	bl	80019d2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002ece:	4803      	ldr	r0, [pc, #12]	@ (8002edc <MX_TIM1_Init+0x188>)
 8002ed0:	f000 fa8a 	bl	80033e8 <HAL_TIM_MspPostInit>

}
 8002ed4:	bf00      	nop
 8002ed6:	3770      	adds	r7, #112	@ 0x70
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	20000618 	.word	0x20000618
 8002ee0:	40012c00 	.word	0x40012c00

08002ee4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b08c      	sub	sp, #48	@ 0x30
 8002ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002eea:	f107 0320 	add.w	r3, r7, #32
 8002eee:	2200      	movs	r2, #0
 8002ef0:	601a      	str	r2, [r3, #0]
 8002ef2:	605a      	str	r2, [r3, #4]
 8002ef4:	609a      	str	r2, [r3, #8]
 8002ef6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ef8:	f107 0314 	add.w	r3, r7, #20
 8002efc:	2200      	movs	r2, #0
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	605a      	str	r2, [r3, #4]
 8002f02:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002f04:	1d3b      	adds	r3, r7, #4
 8002f06:	2200      	movs	r2, #0
 8002f08:	601a      	str	r2, [r3, #0]
 8002f0a:	605a      	str	r2, [r3, #4]
 8002f0c:	609a      	str	r2, [r3, #8]
 8002f0e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002f10:	4b36      	ldr	r3, [pc, #216]	@ (8002fec <MX_TIM2_Init+0x108>)
 8002f12:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002f16:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 170-1;
 8002f18:	4b34      	ldr	r3, [pc, #208]	@ (8002fec <MX_TIM2_Init+0x108>)
 8002f1a:	22a9      	movs	r2, #169	@ 0xa9
 8002f1c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f1e:	4b33      	ldr	r3, [pc, #204]	@ (8002fec <MX_TIM2_Init+0x108>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002f24:	4b31      	ldr	r3, [pc, #196]	@ (8002fec <MX_TIM2_Init+0x108>)
 8002f26:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f2a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f2c:	4b2f      	ldr	r3, [pc, #188]	@ (8002fec <MX_TIM2_Init+0x108>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f32:	4b2e      	ldr	r3, [pc, #184]	@ (8002fec <MX_TIM2_Init+0x108>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002f38:	482c      	ldr	r0, [pc, #176]	@ (8002fec <MX_TIM2_Init+0x108>)
 8002f3a:	f004 ff79 	bl	8007e30 <HAL_TIM_Base_Init>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d001      	beq.n	8002f48 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8002f44:	f7fe fd45 	bl	80019d2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f4c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002f4e:	f107 0320 	add.w	r3, r7, #32
 8002f52:	4619      	mov	r1, r3
 8002f54:	4825      	ldr	r0, [pc, #148]	@ (8002fec <MX_TIM2_Init+0x108>)
 8002f56:	f005 fe83 	bl	8008c60 <HAL_TIM_ConfigClockSource>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8002f60:	f7fe fd37 	bl	80019d2 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002f64:	4821      	ldr	r0, [pc, #132]	@ (8002fec <MX_TIM2_Init+0x108>)
 8002f66:	f005 f9c9 	bl	80082fc <HAL_TIM_IC_Init>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d001      	beq.n	8002f74 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8002f70:	f7fe fd2f 	bl	80019d2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f74:	2300      	movs	r3, #0
 8002f76:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f7c:	f107 0314 	add.w	r3, r7, #20
 8002f80:	4619      	mov	r1, r3
 8002f82:	481a      	ldr	r0, [pc, #104]	@ (8002fec <MX_TIM2_Init+0x108>)
 8002f84:	f006 fed8 	bl	8009d38 <HAL_TIMEx_MasterConfigSynchronization>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 8002f8e:	f7fe fd20 	bl	80019d2 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002f92:	230a      	movs	r3, #10
 8002f94:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002f96:	2301      	movs	r3, #1
 8002f98:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002fa2:	1d3b      	adds	r3, r7, #4
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	4810      	ldr	r0, [pc, #64]	@ (8002fec <MX_TIM2_Init+0x108>)
 8002faa:	f005 fca8 	bl	80088fe <HAL_TIM_IC_ConfigChannel>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d001      	beq.n	8002fb8 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 8002fb4:	f7fe fd0d 	bl	80019d2 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002fb8:	1d3b      	adds	r3, r7, #4
 8002fba:	2204      	movs	r2, #4
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	480b      	ldr	r0, [pc, #44]	@ (8002fec <MX_TIM2_Init+0x108>)
 8002fc0:	f005 fc9d 	bl	80088fe <HAL_TIM_IC_ConfigChannel>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d001      	beq.n	8002fce <MX_TIM2_Init+0xea>
  {
    Error_Handler();
 8002fca:	f7fe fd02 	bl	80019d2 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8002fce:	1d3b      	adds	r3, r7, #4
 8002fd0:	2208      	movs	r2, #8
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	4805      	ldr	r0, [pc, #20]	@ (8002fec <MX_TIM2_Init+0x108>)
 8002fd6:	f005 fc92 	bl	80088fe <HAL_TIM_IC_ConfigChannel>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d001      	beq.n	8002fe4 <MX_TIM2_Init+0x100>
  {
    Error_Handler();
 8002fe0:	f7fe fcf7 	bl	80019d2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002fe4:	bf00      	nop
 8002fe6:	3730      	adds	r7, #48	@ 0x30
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	20000664 	.word	0x20000664

08002ff0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b08c      	sub	sp, #48	@ 0x30
 8002ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ff6:	f107 0320 	add.w	r3, r7, #32
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	601a      	str	r2, [r3, #0]
 8002ffe:	605a      	str	r2, [r3, #4]
 8003000:	609a      	str	r2, [r3, #8]
 8003002:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003004:	f107 0314 	add.w	r3, r7, #20
 8003008:	2200      	movs	r2, #0
 800300a:	601a      	str	r2, [r3, #0]
 800300c:	605a      	str	r2, [r3, #4]
 800300e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003010:	1d3b      	adds	r3, r7, #4
 8003012:	2200      	movs	r2, #0
 8003014:	601a      	str	r2, [r3, #0]
 8003016:	605a      	str	r2, [r3, #4]
 8003018:	609a      	str	r2, [r3, #8]
 800301a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800301c:	4b36      	ldr	r3, [pc, #216]	@ (80030f8 <MX_TIM5_Init+0x108>)
 800301e:	4a37      	ldr	r2, [pc, #220]	@ (80030fc <MX_TIM5_Init+0x10c>)
 8003020:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 170-1;
 8003022:	4b35      	ldr	r3, [pc, #212]	@ (80030f8 <MX_TIM5_Init+0x108>)
 8003024:	22a9      	movs	r2, #169	@ 0xa9
 8003026:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003028:	4b33      	ldr	r3, [pc, #204]	@ (80030f8 <MX_TIM5_Init+0x108>)
 800302a:	2200      	movs	r2, #0
 800302c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800302e:	4b32      	ldr	r3, [pc, #200]	@ (80030f8 <MX_TIM5_Init+0x108>)
 8003030:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003034:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003036:	4b30      	ldr	r3, [pc, #192]	@ (80030f8 <MX_TIM5_Init+0x108>)
 8003038:	2200      	movs	r2, #0
 800303a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800303c:	4b2e      	ldr	r3, [pc, #184]	@ (80030f8 <MX_TIM5_Init+0x108>)
 800303e:	2200      	movs	r2, #0
 8003040:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003042:	482d      	ldr	r0, [pc, #180]	@ (80030f8 <MX_TIM5_Init+0x108>)
 8003044:	f004 fef4 	bl	8007e30 <HAL_TIM_Base_Init>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <MX_TIM5_Init+0x62>
  {
    Error_Handler();
 800304e:	f7fe fcc0 	bl	80019d2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003052:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003056:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003058:	f107 0320 	add.w	r3, r7, #32
 800305c:	4619      	mov	r1, r3
 800305e:	4826      	ldr	r0, [pc, #152]	@ (80030f8 <MX_TIM5_Init+0x108>)
 8003060:	f005 fdfe 	bl	8008c60 <HAL_TIM_ConfigClockSource>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 800306a:	f7fe fcb2 	bl	80019d2 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 800306e:	4822      	ldr	r0, [pc, #136]	@ (80030f8 <MX_TIM5_Init+0x108>)
 8003070:	f005 f944 	bl	80082fc <HAL_TIM_IC_Init>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 800307a:	f7fe fcaa 	bl	80019d2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800307e:	2300      	movs	r3, #0
 8003080:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003082:	2300      	movs	r3, #0
 8003084:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003086:	f107 0314 	add.w	r3, r7, #20
 800308a:	4619      	mov	r1, r3
 800308c:	481a      	ldr	r0, [pc, #104]	@ (80030f8 <MX_TIM5_Init+0x108>)
 800308e:	f006 fe53 	bl	8009d38 <HAL_TIMEx_MasterConfigSynchronization>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d001      	beq.n	800309c <MX_TIM5_Init+0xac>
  {
    Error_Handler();
 8003098:	f7fe fc9b 	bl	80019d2 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 800309c:	230a      	movs	r3, #10
 800309e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80030a0:	2301      	movs	r3, #1
 80030a2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80030a4:	2300      	movs	r3, #0
 80030a6:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80030a8:	2300      	movs	r3, #0
 80030aa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80030ac:	1d3b      	adds	r3, r7, #4
 80030ae:	2200      	movs	r2, #0
 80030b0:	4619      	mov	r1, r3
 80030b2:	4811      	ldr	r0, [pc, #68]	@ (80030f8 <MX_TIM5_Init+0x108>)
 80030b4:	f005 fc23 	bl	80088fe <HAL_TIM_IC_ConfigChannel>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d001      	beq.n	80030c2 <MX_TIM5_Init+0xd2>
  {
    Error_Handler();
 80030be:	f7fe fc88 	bl	80019d2 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80030c2:	1d3b      	adds	r3, r7, #4
 80030c4:	2204      	movs	r2, #4
 80030c6:	4619      	mov	r1, r3
 80030c8:	480b      	ldr	r0, [pc, #44]	@ (80030f8 <MX_TIM5_Init+0x108>)
 80030ca:	f005 fc18 	bl	80088fe <HAL_TIM_IC_ConfigChannel>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d001      	beq.n	80030d8 <MX_TIM5_Init+0xe8>
  {
    Error_Handler();
 80030d4:	f7fe fc7d 	bl	80019d2 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80030d8:	1d3b      	adds	r3, r7, #4
 80030da:	2208      	movs	r2, #8
 80030dc:	4619      	mov	r1, r3
 80030de:	4806      	ldr	r0, [pc, #24]	@ (80030f8 <MX_TIM5_Init+0x108>)
 80030e0:	f005 fc0d 	bl	80088fe <HAL_TIM_IC_ConfigChannel>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d001      	beq.n	80030ee <MX_TIM5_Init+0xfe>
  {
    Error_Handler();
 80030ea:	f7fe fc72 	bl	80019d2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80030ee:	bf00      	nop
 80030f0:	3730      	adds	r7, #48	@ 0x30
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	200006b0 	.word	0x200006b0
 80030fc:	40000c00 	.word	0x40000c00

08003100 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b09c      	sub	sp, #112	@ 0x70
 8003104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003106:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800310a:	2200      	movs	r2, #0
 800310c:	601a      	str	r2, [r3, #0]
 800310e:	605a      	str	r2, [r3, #4]
 8003110:	609a      	str	r2, [r3, #8]
 8003112:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003114:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]
 800311c:	605a      	str	r2, [r3, #4]
 800311e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003120:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003124:	2200      	movs	r2, #0
 8003126:	601a      	str	r2, [r3, #0]
 8003128:	605a      	str	r2, [r3, #4]
 800312a:	609a      	str	r2, [r3, #8]
 800312c:	60da      	str	r2, [r3, #12]
 800312e:	611a      	str	r2, [r3, #16]
 8003130:	615a      	str	r2, [r3, #20]
 8003132:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003134:	1d3b      	adds	r3, r7, #4
 8003136:	2234      	movs	r2, #52	@ 0x34
 8003138:	2100      	movs	r1, #0
 800313a:	4618      	mov	r0, r3
 800313c:	f008 fc84 	bl	800ba48 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003140:	4b51      	ldr	r3, [pc, #324]	@ (8003288 <MX_TIM8_Init+0x188>)
 8003142:	4a52      	ldr	r2, [pc, #328]	@ (800328c <MX_TIM8_Init+0x18c>)
 8003144:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 16;
 8003146:	4b50      	ldr	r3, [pc, #320]	@ (8003288 <MX_TIM8_Init+0x188>)
 8003148:	2210      	movs	r2, #16
 800314a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800314c:	4b4e      	ldr	r3, [pc, #312]	@ (8003288 <MX_TIM8_Init+0x188>)
 800314e:	2200      	movs	r2, #0
 8003150:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1023;
 8003152:	4b4d      	ldr	r3, [pc, #308]	@ (8003288 <MX_TIM8_Init+0x188>)
 8003154:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8003158:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800315a:	4b4b      	ldr	r3, [pc, #300]	@ (8003288 <MX_TIM8_Init+0x188>)
 800315c:	2200      	movs	r2, #0
 800315e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003160:	4b49      	ldr	r3, [pc, #292]	@ (8003288 <MX_TIM8_Init+0x188>)
 8003162:	2200      	movs	r2, #0
 8003164:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003166:	4b48      	ldr	r3, [pc, #288]	@ (8003288 <MX_TIM8_Init+0x188>)
 8003168:	2200      	movs	r2, #0
 800316a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800316c:	4846      	ldr	r0, [pc, #280]	@ (8003288 <MX_TIM8_Init+0x188>)
 800316e:	f004 fe5f 	bl	8007e30 <HAL_TIM_Base_Init>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d001      	beq.n	800317c <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8003178:	f7fe fc2b 	bl	80019d2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800317c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003180:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003182:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003186:	4619      	mov	r1, r3
 8003188:	483f      	ldr	r0, [pc, #252]	@ (8003288 <MX_TIM8_Init+0x188>)
 800318a:	f005 fd69 	bl	8008c60 <HAL_TIM_ConfigClockSource>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d001      	beq.n	8003198 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8003194:	f7fe fc1d 	bl	80019d2 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003198:	483b      	ldr	r0, [pc, #236]	@ (8003288 <MX_TIM8_Init+0x188>)
 800319a:	f004 fea0 	bl	8007ede <HAL_TIM_PWM_Init>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 80031a4:	f7fe fc15 	bl	80019d2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031a8:	2300      	movs	r3, #0
 80031aa:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80031ac:	2300      	movs	r3, #0
 80031ae:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031b0:	2300      	movs	r3, #0
 80031b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80031b4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80031b8:	4619      	mov	r1, r3
 80031ba:	4833      	ldr	r0, [pc, #204]	@ (8003288 <MX_TIM8_Init+0x188>)
 80031bc:	f006 fdbc 	bl	8009d38 <HAL_TIMEx_MasterConfigSynchronization>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d001      	beq.n	80031ca <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 80031c6:	f7fe fc04 	bl	80019d2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80031ca:	2360      	movs	r3, #96	@ 0x60
 80031cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80031ce:	2300      	movs	r3, #0
 80031d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80031d2:	2300      	movs	r3, #0
 80031d4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80031d6:	2300      	movs	r3, #0
 80031d8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80031da:	2300      	movs	r3, #0
 80031dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80031de:	2300      	movs	r3, #0
 80031e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80031e2:	2300      	movs	r3, #0
 80031e4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80031e6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80031ea:	2200      	movs	r2, #0
 80031ec:	4619      	mov	r1, r3
 80031ee:	4826      	ldr	r0, [pc, #152]	@ (8003288 <MX_TIM8_Init+0x188>)
 80031f0:	f005 fc22 	bl	8008a38 <HAL_TIM_PWM_ConfigChannel>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 80031fa:	f7fe fbea 	bl	80019d2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80031fe:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003202:	2204      	movs	r2, #4
 8003204:	4619      	mov	r1, r3
 8003206:	4820      	ldr	r0, [pc, #128]	@ (8003288 <MX_TIM8_Init+0x188>)
 8003208:	f005 fc16 	bl	8008a38 <HAL_TIM_PWM_ConfigChannel>
 800320c:	4603      	mov	r3, r0
 800320e:	2b00      	cmp	r3, #0
 8003210:	d001      	beq.n	8003216 <MX_TIM8_Init+0x116>
  {
    Error_Handler();
 8003212:	f7fe fbde 	bl	80019d2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003216:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800321a:	2208      	movs	r2, #8
 800321c:	4619      	mov	r1, r3
 800321e:	481a      	ldr	r0, [pc, #104]	@ (8003288 <MX_TIM8_Init+0x188>)
 8003220:	f005 fc0a 	bl	8008a38 <HAL_TIM_PWM_ConfigChannel>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <MX_TIM8_Init+0x12e>
  {
    Error_Handler();
 800322a:	f7fe fbd2 	bl	80019d2 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800322e:	2300      	movs	r3, #0
 8003230:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003232:	2300      	movs	r3, #0
 8003234:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003236:	2300      	movs	r3, #0
 8003238:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800323a:	2300      	movs	r3, #0
 800323c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800323e:	2300      	movs	r3, #0
 8003240:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003242:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003246:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003248:	2300      	movs	r3, #0
 800324a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800324c:	2300      	movs	r3, #0
 800324e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003250:	2300      	movs	r3, #0
 8003252:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003254:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003258:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800325a:	2300      	movs	r3, #0
 800325c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800325e:	2300      	movs	r3, #0
 8003260:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003262:	2300      	movs	r3, #0
 8003264:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003266:	1d3b      	adds	r3, r7, #4
 8003268:	4619      	mov	r1, r3
 800326a:	4807      	ldr	r0, [pc, #28]	@ (8003288 <MX_TIM8_Init+0x188>)
 800326c:	f006 fdfa 	bl	8009e64 <HAL_TIMEx_ConfigBreakDeadTime>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d001      	beq.n	800327a <MX_TIM8_Init+0x17a>
  {
    Error_Handler();
 8003276:	f7fe fbac 	bl	80019d2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800327a:	4803      	ldr	r0, [pc, #12]	@ (8003288 <MX_TIM8_Init+0x188>)
 800327c:	f000 f8b4 	bl	80033e8 <HAL_TIM_MspPostInit>

}
 8003280:	bf00      	nop
 8003282:	3770      	adds	r7, #112	@ 0x70
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	200006fc 	.word	0x200006fc
 800328c:	40013400 	.word	0x40013400

08003290 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b08e      	sub	sp, #56	@ 0x38
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003298:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800329c:	2200      	movs	r2, #0
 800329e:	601a      	str	r2, [r3, #0]
 80032a0:	605a      	str	r2, [r3, #4]
 80032a2:	609a      	str	r2, [r3, #8]
 80032a4:	60da      	str	r2, [r3, #12]
 80032a6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a48      	ldr	r2, [pc, #288]	@ (80033d0 <HAL_TIM_Base_MspInit+0x140>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d10c      	bne.n	80032cc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80032b2:	4b48      	ldr	r3, [pc, #288]	@ (80033d4 <HAL_TIM_Base_MspInit+0x144>)
 80032b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032b6:	4a47      	ldr	r2, [pc, #284]	@ (80033d4 <HAL_TIM_Base_MspInit+0x144>)
 80032b8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80032bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80032be:	4b45      	ldr	r3, [pc, #276]	@ (80033d4 <HAL_TIM_Base_MspInit+0x144>)
 80032c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032c6:	623b      	str	r3, [r7, #32]
 80032c8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80032ca:	e07d      	b.n	80033c8 <HAL_TIM_Base_MspInit+0x138>
  else if(tim_baseHandle->Instance==TIM2)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032d4:	d130      	bne.n	8003338 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80032d6:	4b3f      	ldr	r3, [pc, #252]	@ (80033d4 <HAL_TIM_Base_MspInit+0x144>)
 80032d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032da:	4a3e      	ldr	r2, [pc, #248]	@ (80033d4 <HAL_TIM_Base_MspInit+0x144>)
 80032dc:	f043 0301 	orr.w	r3, r3, #1
 80032e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80032e2:	4b3c      	ldr	r3, [pc, #240]	@ (80033d4 <HAL_TIM_Base_MspInit+0x144>)
 80032e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	61fb      	str	r3, [r7, #28]
 80032ec:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80032ee:	4b39      	ldr	r3, [pc, #228]	@ (80033d4 <HAL_TIM_Base_MspInit+0x144>)
 80032f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032f2:	4a38      	ldr	r2, [pc, #224]	@ (80033d4 <HAL_TIM_Base_MspInit+0x144>)
 80032f4:	f043 0308 	orr.w	r3, r3, #8
 80032f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032fa:	4b36      	ldr	r3, [pc, #216]	@ (80033d4 <HAL_TIM_Base_MspInit+0x144>)
 80032fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032fe:	f003 0308 	and.w	r3, r3, #8
 8003302:	61bb      	str	r3, [r7, #24]
 8003304:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = LMC_HALL1_Pin|LMC_HALL2_Pin|LMC_HALL3_Pin;
 8003306:	2398      	movs	r3, #152	@ 0x98
 8003308:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800330a:	2302      	movs	r3, #2
 800330c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800330e:	2300      	movs	r3, #0
 8003310:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003312:	2300      	movs	r3, #0
 8003314:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8003316:	2302      	movs	r3, #2
 8003318:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800331a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800331e:	4619      	mov	r1, r3
 8003320:	482d      	ldr	r0, [pc, #180]	@ (80033d8 <HAL_TIM_Base_MspInit+0x148>)
 8003322:	f002 fdeb 	bl	8005efc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8003326:	2200      	movs	r2, #0
 8003328:	2102      	movs	r1, #2
 800332a:	201c      	movs	r0, #28
 800332c:	f001 fcb5 	bl	8004c9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003330:	201c      	movs	r0, #28
 8003332:	f001 fccc 	bl	8004cce <HAL_NVIC_EnableIRQ>
}
 8003336:	e047      	b.n	80033c8 <HAL_TIM_Base_MspInit+0x138>
  else if(tim_baseHandle->Instance==TIM5)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a27      	ldr	r2, [pc, #156]	@ (80033dc <HAL_TIM_Base_MspInit+0x14c>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d131      	bne.n	80033a6 <HAL_TIM_Base_MspInit+0x116>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003342:	4b24      	ldr	r3, [pc, #144]	@ (80033d4 <HAL_TIM_Base_MspInit+0x144>)
 8003344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003346:	4a23      	ldr	r2, [pc, #140]	@ (80033d4 <HAL_TIM_Base_MspInit+0x144>)
 8003348:	f043 0308 	orr.w	r3, r3, #8
 800334c:	6593      	str	r3, [r2, #88]	@ 0x58
 800334e:	4b21      	ldr	r3, [pc, #132]	@ (80033d4 <HAL_TIM_Base_MspInit+0x144>)
 8003350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003352:	f003 0308 	and.w	r3, r3, #8
 8003356:	617b      	str	r3, [r7, #20]
 8003358:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800335a:	4b1e      	ldr	r3, [pc, #120]	@ (80033d4 <HAL_TIM_Base_MspInit+0x144>)
 800335c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800335e:	4a1d      	ldr	r2, [pc, #116]	@ (80033d4 <HAL_TIM_Base_MspInit+0x144>)
 8003360:	f043 0320 	orr.w	r3, r3, #32
 8003364:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003366:	4b1b      	ldr	r3, [pc, #108]	@ (80033d4 <HAL_TIM_Base_MspInit+0x144>)
 8003368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800336a:	f003 0320 	and.w	r3, r3, #32
 800336e:	613b      	str	r3, [r7, #16]
 8003370:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = RMC_HALL2_Pin|RMC_HALL3_Pin|RMC_HALL1_Pin;
 8003372:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8003376:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003378:	2302      	movs	r3, #2
 800337a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800337c:	2300      	movs	r3, #0
 800337e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003380:	2300      	movs	r3, #0
 8003382:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM5;
 8003384:	2306      	movs	r3, #6
 8003386:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003388:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800338c:	4619      	mov	r1, r3
 800338e:	4814      	ldr	r0, [pc, #80]	@ (80033e0 <HAL_TIM_Base_MspInit+0x150>)
 8003390:	f002 fdb4 	bl	8005efc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 2, 0);
 8003394:	2200      	movs	r2, #0
 8003396:	2102      	movs	r1, #2
 8003398:	2032      	movs	r0, #50	@ 0x32
 800339a:	f001 fc7e 	bl	8004c9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800339e:	2032      	movs	r0, #50	@ 0x32
 80033a0:	f001 fc95 	bl	8004cce <HAL_NVIC_EnableIRQ>
}
 80033a4:	e010      	b.n	80033c8 <HAL_TIM_Base_MspInit+0x138>
  else if(tim_baseHandle->Instance==TIM8)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a0e      	ldr	r2, [pc, #56]	@ (80033e4 <HAL_TIM_Base_MspInit+0x154>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d10b      	bne.n	80033c8 <HAL_TIM_Base_MspInit+0x138>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80033b0:	4b08      	ldr	r3, [pc, #32]	@ (80033d4 <HAL_TIM_Base_MspInit+0x144>)
 80033b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033b4:	4a07      	ldr	r2, [pc, #28]	@ (80033d4 <HAL_TIM_Base_MspInit+0x144>)
 80033b6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80033ba:	6613      	str	r3, [r2, #96]	@ 0x60
 80033bc:	4b05      	ldr	r3, [pc, #20]	@ (80033d4 <HAL_TIM_Base_MspInit+0x144>)
 80033be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80033c4:	60fb      	str	r3, [r7, #12]
 80033c6:	68fb      	ldr	r3, [r7, #12]
}
 80033c8:	bf00      	nop
 80033ca:	3738      	adds	r7, #56	@ 0x38
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	40012c00 	.word	0x40012c00
 80033d4:	40021000 	.word	0x40021000
 80033d8:	48000c00 	.word	0x48000c00
 80033dc:	40000c00 	.word	0x40000c00
 80033e0:	48001400 	.word	0x48001400
 80033e4:	40013400 	.word	0x40013400

080033e8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b08c      	sub	sp, #48	@ 0x30
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033f0:	f107 031c 	add.w	r3, r7, #28
 80033f4:	2200      	movs	r2, #0
 80033f6:	601a      	str	r2, [r3, #0]
 80033f8:	605a      	str	r2, [r3, #4]
 80033fa:	609a      	str	r2, [r3, #8]
 80033fc:	60da      	str	r2, [r3, #12]
 80033fe:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a64      	ldr	r2, [pc, #400]	@ (8003598 <HAL_TIM_MspPostInit+0x1b0>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d166      	bne.n	80034d8 <HAL_TIM_MspPostInit+0xf0>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800340a:	4b64      	ldr	r3, [pc, #400]	@ (800359c <HAL_TIM_MspPostInit+0x1b4>)
 800340c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800340e:	4a63      	ldr	r2, [pc, #396]	@ (800359c <HAL_TIM_MspPostInit+0x1b4>)
 8003410:	f043 0304 	orr.w	r3, r3, #4
 8003414:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003416:	4b61      	ldr	r3, [pc, #388]	@ (800359c <HAL_TIM_MspPostInit+0x1b4>)
 8003418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800341a:	f003 0304 	and.w	r3, r3, #4
 800341e:	61bb      	str	r3, [r7, #24]
 8003420:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003422:	4b5e      	ldr	r3, [pc, #376]	@ (800359c <HAL_TIM_MspPostInit+0x1b4>)
 8003424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003426:	4a5d      	ldr	r2, [pc, #372]	@ (800359c <HAL_TIM_MspPostInit+0x1b4>)
 8003428:	f043 0302 	orr.w	r3, r3, #2
 800342c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800342e:	4b5b      	ldr	r3, [pc, #364]	@ (800359c <HAL_TIM_MspPostInit+0x1b4>)
 8003430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	617b      	str	r3, [r7, #20]
 8003438:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800343a:	4b58      	ldr	r3, [pc, #352]	@ (800359c <HAL_TIM_MspPostInit+0x1b4>)
 800343c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800343e:	4a57      	ldr	r2, [pc, #348]	@ (800359c <HAL_TIM_MspPostInit+0x1b4>)
 8003440:	f043 0310 	orr.w	r3, r3, #16
 8003444:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003446:	4b55      	ldr	r3, [pc, #340]	@ (800359c <HAL_TIM_MspPostInit+0x1b4>)
 8003448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800344a:	f003 0310 	and.w	r3, r3, #16
 800344e:	613b      	str	r3, [r7, #16]
 8003450:	693b      	ldr	r3, [r7, #16]
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    PB0     ------> TIM1_CH2N
    PE12     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = PWM_AL_RMC_Pin;
 8003452:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003456:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003458:	2302      	movs	r3, #2
 800345a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800345c:	2300      	movs	r3, #0
 800345e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003460:	2300      	movs	r3, #0
 8003462:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8003464:	2304      	movs	r3, #4
 8003466:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PWM_AL_RMC_GPIO_Port, &GPIO_InitStruct);
 8003468:	f107 031c 	add.w	r3, r7, #28
 800346c:	4619      	mov	r1, r3
 800346e:	484c      	ldr	r0, [pc, #304]	@ (80035a0 <HAL_TIM_MspPostInit+0x1b8>)
 8003470:	f002 fd44 	bl	8005efc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_AH_RMC_Pin|PWM_BH_RMC_Pin|PWM_CH_RMC_Pin;
 8003474:	2307      	movs	r3, #7
 8003476:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003478:	2302      	movs	r3, #2
 800347a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800347c:	2300      	movs	r3, #0
 800347e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003480:	2300      	movs	r3, #0
 8003482:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003484:	2302      	movs	r3, #2
 8003486:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003488:	f107 031c 	add.w	r3, r7, #28
 800348c:	4619      	mov	r1, r3
 800348e:	4844      	ldr	r0, [pc, #272]	@ (80035a0 <HAL_TIM_MspPostInit+0x1b8>)
 8003490:	f002 fd34 	bl	8005efc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_BL_RMC_Pin;
 8003494:	2301      	movs	r3, #1
 8003496:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003498:	2302      	movs	r3, #2
 800349a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800349c:	2300      	movs	r3, #0
 800349e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034a0:	2300      	movs	r3, #0
 80034a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80034a4:	2306      	movs	r3, #6
 80034a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PWM_BL_RMC_GPIO_Port, &GPIO_InitStruct);
 80034a8:	f107 031c 	add.w	r3, r7, #28
 80034ac:	4619      	mov	r1, r3
 80034ae:	483d      	ldr	r0, [pc, #244]	@ (80035a4 <HAL_TIM_MspPostInit+0x1bc>)
 80034b0:	f002 fd24 	bl	8005efc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_CL_RMC_Pin;
 80034b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80034b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ba:	2302      	movs	r3, #2
 80034bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034be:	2300      	movs	r3, #0
 80034c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034c2:	2300      	movs	r3, #0
 80034c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80034c6:	2302      	movs	r3, #2
 80034c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PWM_CL_RMC_GPIO_Port, &GPIO_InitStruct);
 80034ca:	f107 031c 	add.w	r3, r7, #28
 80034ce:	4619      	mov	r1, r3
 80034d0:	4835      	ldr	r0, [pc, #212]	@ (80035a8 <HAL_TIM_MspPostInit+0x1c0>)
 80034d2:	f002 fd13 	bl	8005efc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80034d6:	e05a      	b.n	800358e <HAL_TIM_MspPostInit+0x1a6>
  else if(timHandle->Instance==TIM8)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a33      	ldr	r2, [pc, #204]	@ (80035ac <HAL_TIM_MspPostInit+0x1c4>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d155      	bne.n	800358e <HAL_TIM_MspPostInit+0x1a6>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034e2:	4b2e      	ldr	r3, [pc, #184]	@ (800359c <HAL_TIM_MspPostInit+0x1b4>)
 80034e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034e6:	4a2d      	ldr	r2, [pc, #180]	@ (800359c <HAL_TIM_MspPostInit+0x1b4>)
 80034e8:	f043 0304 	orr.w	r3, r3, #4
 80034ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034ee:	4b2b      	ldr	r3, [pc, #172]	@ (800359c <HAL_TIM_MspPostInit+0x1b4>)
 80034f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034f2:	f003 0304 	and.w	r3, r3, #4
 80034f6:	60fb      	str	r3, [r7, #12]
 80034f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034fa:	4b28      	ldr	r3, [pc, #160]	@ (800359c <HAL_TIM_MspPostInit+0x1b4>)
 80034fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034fe:	4a27      	ldr	r2, [pc, #156]	@ (800359c <HAL_TIM_MspPostInit+0x1b4>)
 8003500:	f043 0302 	orr.w	r3, r3, #2
 8003504:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003506:	4b25      	ldr	r3, [pc, #148]	@ (800359c <HAL_TIM_MspPostInit+0x1b4>)
 8003508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	60bb      	str	r3, [r7, #8]
 8003510:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_BH_LMC_Pin|PWM_AL_LMC_Pin|PWM_BL_LMC_Pin|PWM_CL_LMC_Pin;
 8003512:	f44f 53e4 	mov.w	r3, #7296	@ 0x1c80
 8003516:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003518:	2302      	movs	r3, #2
 800351a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800351c:	2300      	movs	r3, #0
 800351e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003520:	2300      	movs	r3, #0
 8003522:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8003524:	2304      	movs	r3, #4
 8003526:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003528:	f107 031c 	add.w	r3, r7, #28
 800352c:	4619      	mov	r1, r3
 800352e:	481c      	ldr	r0, [pc, #112]	@ (80035a0 <HAL_TIM_MspPostInit+0x1b8>)
 8003530:	f002 fce4 	bl	8005efc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM_AH_LMC_Pin;
 8003534:	2340      	movs	r3, #64	@ 0x40
 8003536:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003538:	2302      	movs	r3, #2
 800353a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800353c:	2300      	movs	r3, #0
 800353e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003540:	2300      	movs	r3, #0
 8003542:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM8;
 8003544:	2305      	movs	r3, #5
 8003546:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PWM_AH_LMC_GPIO_Port, &GPIO_InitStruct);
 8003548:	f107 031c 	add.w	r3, r7, #28
 800354c:	4619      	mov	r1, r3
 800354e:	4815      	ldr	r0, [pc, #84]	@ (80035a4 <HAL_TIM_MspPostInit+0x1bc>)
 8003550:	f002 fcd4 	bl	8005efc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM_CH_LMC_Pin;
 8003554:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003558:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800355a:	2302      	movs	r3, #2
 800355c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800355e:	2300      	movs	r3, #0
 8003560:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003562:	2300      	movs	r3, #0
 8003564:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 8003566:	230a      	movs	r3, #10
 8003568:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PWM_CH_LMC_GPIO_Port, &GPIO_InitStruct);
 800356a:	f107 031c 	add.w	r3, r7, #28
 800356e:	4619      	mov	r1, r3
 8003570:	480c      	ldr	r0, [pc, #48]	@ (80035a4 <HAL_TIM_MspPostInit+0x1bc>)
 8003572:	f002 fcc3 	bl	8005efc <HAL_GPIO_Init>
    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB6);
 8003576:	4b0e      	ldr	r3, [pc, #56]	@ (80035b0 <HAL_TIM_MspPostInit+0x1c8>)
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	4a0d      	ldr	r2, [pc, #52]	@ (80035b0 <HAL_TIM_MspPostInit+0x1c8>)
 800357c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003580:	6053      	str	r3, [r2, #4]
    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB9);
 8003582:	4b0b      	ldr	r3, [pc, #44]	@ (80035b0 <HAL_TIM_MspPostInit+0x1c8>)
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	4a0a      	ldr	r2, [pc, #40]	@ (80035b0 <HAL_TIM_MspPostInit+0x1c8>)
 8003588:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800358c:	6053      	str	r3, [r2, #4]
}
 800358e:	bf00      	nop
 8003590:	3730      	adds	r7, #48	@ 0x30
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	40012c00 	.word	0x40012c00
 800359c:	40021000 	.word	0x40021000
 80035a0:	48000800 	.word	0x48000800
 80035a4:	48000400 	.word	0x48000400
 80035a8:	48001000 	.word	0x48001000
 80035ac:	40013400 	.word	0x40013400
 80035b0:	40010000 	.word	0x40010000

080035b4 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80035b8:	4b22      	ldr	r3, [pc, #136]	@ (8003644 <MX_USART2_UART_Init+0x90>)
 80035ba:	4a23      	ldr	r2, [pc, #140]	@ (8003648 <MX_USART2_UART_Init+0x94>)
 80035bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 80035be:	4b21      	ldr	r3, [pc, #132]	@ (8003644 <MX_USART2_UART_Init+0x90>)
 80035c0:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 80035c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80035c6:	4b1f      	ldr	r3, [pc, #124]	@ (8003644 <MX_USART2_UART_Init+0x90>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80035cc:	4b1d      	ldr	r3, [pc, #116]	@ (8003644 <MX_USART2_UART_Init+0x90>)
 80035ce:	2200      	movs	r2, #0
 80035d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80035d2:	4b1c      	ldr	r3, [pc, #112]	@ (8003644 <MX_USART2_UART_Init+0x90>)
 80035d4:	2200      	movs	r2, #0
 80035d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80035d8:	4b1a      	ldr	r3, [pc, #104]	@ (8003644 <MX_USART2_UART_Init+0x90>)
 80035da:	220c      	movs	r2, #12
 80035dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035de:	4b19      	ldr	r3, [pc, #100]	@ (8003644 <MX_USART2_UART_Init+0x90>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80035e4:	4b17      	ldr	r3, [pc, #92]	@ (8003644 <MX_USART2_UART_Init+0x90>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80035ea:	4b16      	ldr	r3, [pc, #88]	@ (8003644 <MX_USART2_UART_Init+0x90>)
 80035ec:	2200      	movs	r2, #0
 80035ee:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80035f0:	4b14      	ldr	r3, [pc, #80]	@ (8003644 <MX_USART2_UART_Init+0x90>)
 80035f2:	2200      	movs	r2, #0
 80035f4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80035f6:	4b13      	ldr	r3, [pc, #76]	@ (8003644 <MX_USART2_UART_Init+0x90>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80035fc:	4811      	ldr	r0, [pc, #68]	@ (8003644 <MX_USART2_UART_Init+0x90>)
 80035fe:	f006 fd30 	bl	800a062 <HAL_UART_Init>
 8003602:	4603      	mov	r3, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d001      	beq.n	800360c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003608:	f7fe f9e3 	bl	80019d2 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800360c:	2100      	movs	r1, #0
 800360e:	480d      	ldr	r0, [pc, #52]	@ (8003644 <MX_USART2_UART_Init+0x90>)
 8003610:	f008 f8fc 	bl	800b80c <HAL_UARTEx_SetTxFifoThreshold>
 8003614:	4603      	mov	r3, r0
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800361a:	f7fe f9da 	bl	80019d2 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800361e:	2100      	movs	r1, #0
 8003620:	4808      	ldr	r0, [pc, #32]	@ (8003644 <MX_USART2_UART_Init+0x90>)
 8003622:	f008 f931 	bl	800b888 <HAL_UARTEx_SetRxFifoThreshold>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d001      	beq.n	8003630 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800362c:	f7fe f9d1 	bl	80019d2 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003630:	4804      	ldr	r0, [pc, #16]	@ (8003644 <MX_USART2_UART_Init+0x90>)
 8003632:	f008 f8b2 	bl	800b79a <HAL_UARTEx_DisableFifoMode>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d001      	beq.n	8003640 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800363c:	f7fe f9c9 	bl	80019d2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003640:	bf00      	nop
 8003642:	bd80      	pop	{r7, pc}
 8003644:	20000748 	.word	0x20000748
 8003648:	40004400 	.word	0x40004400

0800364c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b09e      	sub	sp, #120	@ 0x78
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003654:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003658:	2200      	movs	r2, #0
 800365a:	601a      	str	r2, [r3, #0]
 800365c:	605a      	str	r2, [r3, #4]
 800365e:	609a      	str	r2, [r3, #8]
 8003660:	60da      	str	r2, [r3, #12]
 8003662:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003664:	f107 0310 	add.w	r3, r7, #16
 8003668:	2254      	movs	r2, #84	@ 0x54
 800366a:	2100      	movs	r1, #0
 800366c:	4618      	mov	r0, r3
 800366e:	f008 f9eb 	bl	800ba48 <memset>
  if(uartHandle->Instance==USART2)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a38      	ldr	r2, [pc, #224]	@ (8003758 <HAL_UART_MspInit+0x10c>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d168      	bne.n	800374e <HAL_UART_MspInit+0x102>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800367c:	2302      	movs	r3, #2
 800367e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003680:	2300      	movs	r3, #0
 8003682:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003684:	f107 0310 	add.w	r3, r7, #16
 8003688:	4618      	mov	r0, r3
 800368a:	f003 fbdf 	bl	8006e4c <HAL_RCCEx_PeriphCLKConfig>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d001      	beq.n	8003698 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003694:	f7fe f99d 	bl	80019d2 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003698:	4b30      	ldr	r3, [pc, #192]	@ (800375c <HAL_UART_MspInit+0x110>)
 800369a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800369c:	4a2f      	ldr	r2, [pc, #188]	@ (800375c <HAL_UART_MspInit+0x110>)
 800369e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80036a4:	4b2d      	ldr	r3, [pc, #180]	@ (800375c <HAL_UART_MspInit+0x110>)
 80036a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ac:	60fb      	str	r3, [r7, #12]
 80036ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80036b0:	4b2a      	ldr	r3, [pc, #168]	@ (800375c <HAL_UART_MspInit+0x110>)
 80036b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036b4:	4a29      	ldr	r2, [pc, #164]	@ (800375c <HAL_UART_MspInit+0x110>)
 80036b6:	f043 0308 	orr.w	r3, r3, #8
 80036ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036bc:	4b27      	ldr	r3, [pc, #156]	@ (800375c <HAL_UART_MspInit+0x110>)
 80036be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036c0:	f003 0308 	and.w	r3, r3, #8
 80036c4:	60bb      	str	r3, [r7, #8]
 80036c6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = AUX2_TX_Pin|AUX2_RX_Pin;
 80036c8:	2360      	movs	r3, #96	@ 0x60
 80036ca:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036cc:	2302      	movs	r3, #2
 80036ce:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036d0:	2300      	movs	r3, #0
 80036d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036d4:	2300      	movs	r3, #0
 80036d6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80036d8:	2307      	movs	r3, #7
 80036da:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80036dc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80036e0:	4619      	mov	r1, r3
 80036e2:	481f      	ldr	r0, [pc, #124]	@ (8003760 <HAL_UART_MspInit+0x114>)
 80036e4:	f002 fc0a 	bl	8005efc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 80036e8:	4b1e      	ldr	r3, [pc, #120]	@ (8003764 <HAL_UART_MspInit+0x118>)
 80036ea:	4a1f      	ldr	r2, [pc, #124]	@ (8003768 <HAL_UART_MspInit+0x11c>)
 80036ec:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80036ee:	4b1d      	ldr	r3, [pc, #116]	@ (8003764 <HAL_UART_MspInit+0x118>)
 80036f0:	221a      	movs	r2, #26
 80036f2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80036f4:	4b1b      	ldr	r3, [pc, #108]	@ (8003764 <HAL_UART_MspInit+0x118>)
 80036f6:	2200      	movs	r2, #0
 80036f8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80036fa:	4b1a      	ldr	r3, [pc, #104]	@ (8003764 <HAL_UART_MspInit+0x118>)
 80036fc:	2200      	movs	r2, #0
 80036fe:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003700:	4b18      	ldr	r3, [pc, #96]	@ (8003764 <HAL_UART_MspInit+0x118>)
 8003702:	2280      	movs	r2, #128	@ 0x80
 8003704:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003706:	4b17      	ldr	r3, [pc, #92]	@ (8003764 <HAL_UART_MspInit+0x118>)
 8003708:	2200      	movs	r2, #0
 800370a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800370c:	4b15      	ldr	r3, [pc, #84]	@ (8003764 <HAL_UART_MspInit+0x118>)
 800370e:	2200      	movs	r2, #0
 8003710:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003712:	4b14      	ldr	r3, [pc, #80]	@ (8003764 <HAL_UART_MspInit+0x118>)
 8003714:	2200      	movs	r2, #0
 8003716:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003718:	4b12      	ldr	r3, [pc, #72]	@ (8003764 <HAL_UART_MspInit+0x118>)
 800371a:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 800371e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003720:	4810      	ldr	r0, [pc, #64]	@ (8003764 <HAL_UART_MspInit+0x118>)
 8003722:	f001 fd65 	bl	80051f0 <HAL_DMA_Init>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d001      	beq.n	8003730 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 800372c:	f7fe f951 	bl	80019d2 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	4a0c      	ldr	r2, [pc, #48]	@ (8003764 <HAL_UART_MspInit+0x118>)
 8003734:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003738:	4a0a      	ldr	r2, [pc, #40]	@ (8003764 <HAL_UART_MspInit+0x118>)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800373e:	2200      	movs	r2, #0
 8003740:	2100      	movs	r1, #0
 8003742:	2026      	movs	r0, #38	@ 0x26
 8003744:	f001 faa9 	bl	8004c9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003748:	2026      	movs	r0, #38	@ 0x26
 800374a:	f001 fac0 	bl	8004cce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800374e:	bf00      	nop
 8003750:	3778      	adds	r7, #120	@ 0x78
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	40004400 	.word	0x40004400
 800375c:	40021000 	.word	0x40021000
 8003760:	48000c00 	.word	0x48000c00
 8003764:	200007dc 	.word	0x200007dc
 8003768:	40020008 	.word	0x40020008

0800376c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800376c:	480d      	ldr	r0, [pc, #52]	@ (80037a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800376e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003770:	f7ff fade 	bl	8002d30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003774:	480c      	ldr	r0, [pc, #48]	@ (80037a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8003776:	490d      	ldr	r1, [pc, #52]	@ (80037ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8003778:	4a0d      	ldr	r2, [pc, #52]	@ (80037b0 <LoopForever+0xe>)
  movs r3, #0
 800377a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800377c:	e002      	b.n	8003784 <LoopCopyDataInit>

0800377e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800377e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003780:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003782:	3304      	adds	r3, #4

08003784 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003784:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003786:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003788:	d3f9      	bcc.n	800377e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800378a:	4a0a      	ldr	r2, [pc, #40]	@ (80037b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800378c:	4c0a      	ldr	r4, [pc, #40]	@ (80037b8 <LoopForever+0x16>)
  movs r3, #0
 800378e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003790:	e001      	b.n	8003796 <LoopFillZerobss>

08003792 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003792:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003794:	3204      	adds	r2, #4

08003796 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003796:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003798:	d3fb      	bcc.n	8003792 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800379a:	f008 f95d 	bl	800ba58 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800379e:	f7fe f83d 	bl	800181c <main>

080037a2 <LoopForever>:

LoopForever:
    b LoopForever
 80037a2:	e7fe      	b.n	80037a2 <LoopForever>
  ldr   r0, =_estack
 80037a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80037a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80037ac:	20000354 	.word	0x20000354
  ldr r2, =_sidata
 80037b0:	0800bb24 	.word	0x0800bb24
  ldr r2, =_sbss
 80037b4:	20000354 	.word	0x20000354
  ldr r4, =_ebss
 80037b8:	20000840 	.word	0x20000840

080037bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80037bc:	e7fe      	b.n	80037bc <ADC1_2_IRQHandler>

080037be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b082      	sub	sp, #8
 80037c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80037c4:	2300      	movs	r3, #0
 80037c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037c8:	2003      	movs	r0, #3
 80037ca:	f001 fa5b 	bl	8004c84 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80037ce:	200f      	movs	r0, #15
 80037d0:	f000 f80e 	bl	80037f0 <HAL_InitTick>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d002      	beq.n	80037e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	71fb      	strb	r3, [r7, #7]
 80037de:	e001      	b.n	80037e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80037e0:	f7ff fa1a 	bl	8002c18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80037e4:	79fb      	ldrb	r3, [r7, #7]

}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3708      	adds	r7, #8
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
	...

080037f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80037f8:	2300      	movs	r3, #0
 80037fa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80037fc:	4b16      	ldr	r3, [pc, #88]	@ (8003858 <HAL_InitTick+0x68>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d022      	beq.n	800384a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003804:	4b15      	ldr	r3, [pc, #84]	@ (800385c <HAL_InitTick+0x6c>)
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	4b13      	ldr	r3, [pc, #76]	@ (8003858 <HAL_InitTick+0x68>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003810:	fbb1 f3f3 	udiv	r3, r1, r3
 8003814:	fbb2 f3f3 	udiv	r3, r2, r3
 8003818:	4618      	mov	r0, r3
 800381a:	f001 fa66 	bl	8004cea <HAL_SYSTICK_Config>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d10f      	bne.n	8003844 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2b0f      	cmp	r3, #15
 8003828:	d809      	bhi.n	800383e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800382a:	2200      	movs	r2, #0
 800382c:	6879      	ldr	r1, [r7, #4]
 800382e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003832:	f001 fa32 	bl	8004c9a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003836:	4a0a      	ldr	r2, [pc, #40]	@ (8003860 <HAL_InitTick+0x70>)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6013      	str	r3, [r2, #0]
 800383c:	e007      	b.n	800384e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	73fb      	strb	r3, [r7, #15]
 8003842:	e004      	b.n	800384e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	73fb      	strb	r3, [r7, #15]
 8003848:	e001      	b.n	800384e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800384e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003850:	4618      	mov	r0, r3
 8003852:	3710      	adds	r7, #16
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}
 8003858:	20000350 	.word	0x20000350
 800385c:	20000348 	.word	0x20000348
 8003860:	2000034c 	.word	0x2000034c

08003864 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003864:	b480      	push	{r7}
 8003866:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003868:	4b05      	ldr	r3, [pc, #20]	@ (8003880 <HAL_IncTick+0x1c>)
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	4b05      	ldr	r3, [pc, #20]	@ (8003884 <HAL_IncTick+0x20>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4413      	add	r3, r2
 8003872:	4a03      	ldr	r2, [pc, #12]	@ (8003880 <HAL_IncTick+0x1c>)
 8003874:	6013      	str	r3, [r2, #0]
}
 8003876:	bf00      	nop
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr
 8003880:	2000083c 	.word	0x2000083c
 8003884:	20000350 	.word	0x20000350

08003888 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003888:	b480      	push	{r7}
 800388a:	af00      	add	r7, sp, #0
  return uwTick;
 800388c:	4b03      	ldr	r3, [pc, #12]	@ (800389c <HAL_GetTick+0x14>)
 800388e:	681b      	ldr	r3, [r3, #0]
}
 8003890:	4618      	mov	r0, r3
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	2000083c 	.word	0x2000083c

080038a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038a8:	f7ff ffee 	bl	8003888 <HAL_GetTick>
 80038ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80038b8:	d004      	beq.n	80038c4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80038ba:	4b09      	ldr	r3, [pc, #36]	@ (80038e0 <HAL_Delay+0x40>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	68fa      	ldr	r2, [r7, #12]
 80038c0:	4413      	add	r3, r2
 80038c2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80038c4:	bf00      	nop
 80038c6:	f7ff ffdf 	bl	8003888 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	68fa      	ldr	r2, [r7, #12]
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d8f7      	bhi.n	80038c6 <HAL_Delay+0x26>
  {
  }
}
 80038d6:	bf00      	nop
 80038d8:	bf00      	nop
 80038da:	3710      	adds	r7, #16
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	20000350 	.word	0x20000350

080038e4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	431a      	orrs	r2, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	609a      	str	r2, [r3, #8]
}
 80038fe:	bf00      	nop
 8003900:	370c      	adds	r7, #12
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr

0800390a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800390a:	b480      	push	{r7}
 800390c:	b083      	sub	sp, #12
 800390e:	af00      	add	r7, sp, #0
 8003910:	6078      	str	r0, [r7, #4]
 8003912:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	431a      	orrs	r2, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	609a      	str	r2, [r3, #8]
}
 8003924:	bf00      	nop
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003940:	4618      	mov	r0, r3
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800394c:	b480      	push	{r7}
 800394e:	b087      	sub	sp, #28
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	607a      	str	r2, [r7, #4]
 8003958:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	3360      	adds	r3, #96	@ 0x60
 800395e:	461a      	mov	r2, r3
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	4413      	add	r3, r2
 8003966:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	4b08      	ldr	r3, [pc, #32]	@ (8003990 <LL_ADC_SetOffset+0x44>)
 800396e:	4013      	ands	r3, r2
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003976:	683a      	ldr	r2, [r7, #0]
 8003978:	430a      	orrs	r2, r1
 800397a:	4313      	orrs	r3, r2
 800397c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003984:	bf00      	nop
 8003986:	371c      	adds	r7, #28
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr
 8003990:	03fff000 	.word	0x03fff000

08003994 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	3360      	adds	r3, #96	@ 0x60
 80039a2:	461a      	mov	r2, r3
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	4413      	add	r3, r2
 80039aa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3714      	adds	r7, #20
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr

080039c0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b087      	sub	sp, #28
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	60f8      	str	r0, [r7, #12]
 80039c8:	60b9      	str	r1, [r7, #8]
 80039ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	3360      	adds	r3, #96	@ 0x60
 80039d0:	461a      	mov	r2, r3
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	4413      	add	r3, r2
 80039d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	431a      	orrs	r2, r3
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80039ea:	bf00      	nop
 80039ec:	371c      	adds	r7, #28
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr

080039f6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80039f6:	b480      	push	{r7}
 80039f8:	b087      	sub	sp, #28
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	60f8      	str	r0, [r7, #12]
 80039fe:	60b9      	str	r1, [r7, #8]
 8003a00:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	3360      	adds	r3, #96	@ 0x60
 8003a06:	461a      	mov	r2, r3
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	4413      	add	r3, r2
 8003a0e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	431a      	orrs	r2, r3
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003a20:	bf00      	nop
 8003a22:	371c      	adds	r7, #28
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr

08003a2c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b087      	sub	sp, #28
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	60b9      	str	r1, [r7, #8]
 8003a36:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	3360      	adds	r3, #96	@ 0x60
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	4413      	add	r3, r2
 8003a44:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	431a      	orrs	r2, r3
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003a56:	bf00      	nop
 8003a58:	371c      	adds	r7, #28
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr

08003a62 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003a62:	b480      	push	{r7}
 8003a64:	b083      	sub	sp, #12
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]
 8003a6a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	695b      	ldr	r3, [r3, #20]
 8003a70:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	431a      	orrs	r2, r3
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	615a      	str	r2, [r3, #20]
}
 8003a7c:	bf00      	nop
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr

08003a88 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b087      	sub	sp, #28
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	3330      	adds	r3, #48	@ 0x30
 8003a98:	461a      	mov	r2, r3
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	0a1b      	lsrs	r3, r3, #8
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	f003 030c 	and.w	r3, r3, #12
 8003aa4:	4413      	add	r3, r2
 8003aa6:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	f003 031f 	and.w	r3, r3, #31
 8003ab2:	211f      	movs	r1, #31
 8003ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ab8:	43db      	mvns	r3, r3
 8003aba:	401a      	ands	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	0e9b      	lsrs	r3, r3, #26
 8003ac0:	f003 011f 	and.w	r1, r3, #31
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	f003 031f 	and.w	r3, r3, #31
 8003aca:	fa01 f303 	lsl.w	r3, r1, r3
 8003ace:	431a      	orrs	r2, r3
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003ad4:	bf00      	nop
 8003ad6:	371c      	adds	r7, #28
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b087      	sub	sp, #28
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	60f8      	str	r0, [r7, #12]
 8003ae8:	60b9      	str	r1, [r7, #8]
 8003aea:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	3314      	adds	r3, #20
 8003af0:	461a      	mov	r2, r3
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	0e5b      	lsrs	r3, r3, #25
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	f003 0304 	and.w	r3, r3, #4
 8003afc:	4413      	add	r3, r2
 8003afe:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	0d1b      	lsrs	r3, r3, #20
 8003b08:	f003 031f 	and.w	r3, r3, #31
 8003b0c:	2107      	movs	r1, #7
 8003b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b12:	43db      	mvns	r3, r3
 8003b14:	401a      	ands	r2, r3
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	0d1b      	lsrs	r3, r3, #20
 8003b1a:	f003 031f 	and.w	r3, r3, #31
 8003b1e:	6879      	ldr	r1, [r7, #4]
 8003b20:	fa01 f303 	lsl.w	r3, r1, r3
 8003b24:	431a      	orrs	r2, r3
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003b2a:	bf00      	nop
 8003b2c:	371c      	adds	r7, #28
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr
	...

08003b38 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b085      	sub	sp, #20
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b50:	43db      	mvns	r3, r3
 8003b52:	401a      	ands	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f003 0318 	and.w	r3, r3, #24
 8003b5a:	4908      	ldr	r1, [pc, #32]	@ (8003b7c <LL_ADC_SetChannelSingleDiff+0x44>)
 8003b5c:	40d9      	lsrs	r1, r3
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	400b      	ands	r3, r1
 8003b62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b66:	431a      	orrs	r2, r3
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003b6e:	bf00      	nop
 8003b70:	3714      	adds	r7, #20
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr
 8003b7a:	bf00      	nop
 8003b7c:	0007ffff 	.word	0x0007ffff

08003b80 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b083      	sub	sp, #12
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003b90:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	6093      	str	r3, [r2, #8]
}
 8003b98:	bf00      	nop
 8003b9a:	370c      	adds	r7, #12
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr

08003ba4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003bb4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003bb8:	d101      	bne.n	8003bbe <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e000      	b.n	8003bc0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003bbe:	2300      	movs	r3, #0
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	370c      	adds	r7, #12
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr

08003bcc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003bdc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003be0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003be8:	bf00      	nop
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c08:	d101      	bne.n	8003c0e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e000      	b.n	8003c10 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003c0e:	2300      	movs	r3, #0
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	f003 0301 	and.w	r3, r3, #1
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d101      	bne.n	8003c34 <LL_ADC_IsEnabled+0x18>
 8003c30:	2301      	movs	r3, #1
 8003c32:	e000      	b.n	8003c36 <LL_ADC_IsEnabled+0x1a>
 8003c34:	2300      	movs	r3, #0
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr

08003c42 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003c42:	b480      	push	{r7}
 8003c44:	b083      	sub	sp, #12
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	f003 0304 	and.w	r3, r3, #4
 8003c52:	2b04      	cmp	r3, #4
 8003c54:	d101      	bne.n	8003c5a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003c56:	2301      	movs	r3, #1
 8003c58:	e000      	b.n	8003c5c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	370c      	adds	r7, #12
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b083      	sub	sp, #12
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f003 0308 	and.w	r3, r3, #8
 8003c78:	2b08      	cmp	r3, #8
 8003c7a:	d101      	bne.n	8003c80 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e000      	b.n	8003c82 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003c80:	2300      	movs	r3, #0
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	370c      	adds	r7, #12
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr
	...

08003c90 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003c90:	b590      	push	{r4, r7, lr}
 8003c92:	b089      	sub	sp, #36	@ 0x24
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d101      	bne.n	8003caa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e1a9      	b.n	8003ffe <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	695b      	ldr	r3, [r3, #20]
 8003cae:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d109      	bne.n	8003ccc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003cb8:	6878      	ldr	r0, [r7, #4]
 8003cba:	f7fd f9cd 	bl	8001058 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f7ff ff67 	bl	8003ba4 <LL_ADC_IsDeepPowerDownEnabled>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d004      	beq.n	8003ce6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f7ff ff4d 	bl	8003b80 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4618      	mov	r0, r3
 8003cec:	f7ff ff82 	bl	8003bf4 <LL_ADC_IsInternalRegulatorEnabled>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d115      	bne.n	8003d22 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f7ff ff66 	bl	8003bcc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003d00:	4b9c      	ldr	r3, [pc, #624]	@ (8003f74 <HAL_ADC_Init+0x2e4>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	099b      	lsrs	r3, r3, #6
 8003d06:	4a9c      	ldr	r2, [pc, #624]	@ (8003f78 <HAL_ADC_Init+0x2e8>)
 8003d08:	fba2 2303 	umull	r2, r3, r2, r3
 8003d0c:	099b      	lsrs	r3, r3, #6
 8003d0e:	3301      	adds	r3, #1
 8003d10:	005b      	lsls	r3, r3, #1
 8003d12:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003d14:	e002      	b.n	8003d1c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1f9      	bne.n	8003d16 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4618      	mov	r0, r3
 8003d28:	f7ff ff64 	bl	8003bf4 <LL_ADC_IsInternalRegulatorEnabled>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d10d      	bne.n	8003d4e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d36:	f043 0210 	orr.w	r2, r3, #16
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d42:	f043 0201 	orr.w	r2, r3, #1
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4618      	mov	r0, r3
 8003d54:	f7ff ff75 	bl	8003c42 <LL_ADC_REG_IsConversionOngoing>
 8003d58:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d5e:	f003 0310 	and.w	r3, r3, #16
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	f040 8142 	bne.w	8003fec <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	f040 813e 	bne.w	8003fec <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d74:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003d78:	f043 0202 	orr.w	r2, r3, #2
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4618      	mov	r0, r3
 8003d86:	f7ff ff49 	bl	8003c1c <LL_ADC_IsEnabled>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d141      	bne.n	8003e14 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d98:	d004      	beq.n	8003da4 <HAL_ADC_Init+0x114>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a77      	ldr	r2, [pc, #476]	@ (8003f7c <HAL_ADC_Init+0x2ec>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d10f      	bne.n	8003dc4 <HAL_ADC_Init+0x134>
 8003da4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003da8:	f7ff ff38 	bl	8003c1c <LL_ADC_IsEnabled>
 8003dac:	4604      	mov	r4, r0
 8003dae:	4873      	ldr	r0, [pc, #460]	@ (8003f7c <HAL_ADC_Init+0x2ec>)
 8003db0:	f7ff ff34 	bl	8003c1c <LL_ADC_IsEnabled>
 8003db4:	4603      	mov	r3, r0
 8003db6:	4323      	orrs	r3, r4
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	bf0c      	ite	eq
 8003dbc:	2301      	moveq	r3, #1
 8003dbe:	2300      	movne	r3, #0
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	e012      	b.n	8003dea <HAL_ADC_Init+0x15a>
 8003dc4:	486e      	ldr	r0, [pc, #440]	@ (8003f80 <HAL_ADC_Init+0x2f0>)
 8003dc6:	f7ff ff29 	bl	8003c1c <LL_ADC_IsEnabled>
 8003dca:	4604      	mov	r4, r0
 8003dcc:	486d      	ldr	r0, [pc, #436]	@ (8003f84 <HAL_ADC_Init+0x2f4>)
 8003dce:	f7ff ff25 	bl	8003c1c <LL_ADC_IsEnabled>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	431c      	orrs	r4, r3
 8003dd6:	486c      	ldr	r0, [pc, #432]	@ (8003f88 <HAL_ADC_Init+0x2f8>)
 8003dd8:	f7ff ff20 	bl	8003c1c <LL_ADC_IsEnabled>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	4323      	orrs	r3, r4
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	bf0c      	ite	eq
 8003de4:	2301      	moveq	r3, #1
 8003de6:	2300      	movne	r3, #0
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d012      	beq.n	8003e14 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003df6:	d004      	beq.n	8003e02 <HAL_ADC_Init+0x172>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a5f      	ldr	r2, [pc, #380]	@ (8003f7c <HAL_ADC_Init+0x2ec>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d101      	bne.n	8003e06 <HAL_ADC_Init+0x176>
 8003e02:	4a62      	ldr	r2, [pc, #392]	@ (8003f8c <HAL_ADC_Init+0x2fc>)
 8003e04:	e000      	b.n	8003e08 <HAL_ADC_Init+0x178>
 8003e06:	4a62      	ldr	r2, [pc, #392]	@ (8003f90 <HAL_ADC_Init+0x300>)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	4619      	mov	r1, r3
 8003e0e:	4610      	mov	r0, r2
 8003e10:	f7ff fd68 	bl	80038e4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	7f5b      	ldrb	r3, [r3, #29]
 8003e18:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003e1e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003e24:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003e2a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e32:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003e34:	4313      	orrs	r3, r2
 8003e36:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d106      	bne.n	8003e50 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e46:	3b01      	subs	r3, #1
 8003e48:	045b      	lsls	r3, r3, #17
 8003e4a:	69ba      	ldr	r2, [r7, #24]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d009      	beq.n	8003e6c <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e5c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e64:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003e66:	69ba      	ldr	r2, [r7, #24]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68da      	ldr	r2, [r3, #12]
 8003e72:	4b48      	ldr	r3, [pc, #288]	@ (8003f94 <HAL_ADC_Init+0x304>)
 8003e74:	4013      	ands	r3, r2
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	6812      	ldr	r2, [r2, #0]
 8003e7a:	69b9      	ldr	r1, [r7, #24]
 8003e7c:	430b      	orrs	r3, r1
 8003e7e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	430a      	orrs	r2, r1
 8003e94:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f7ff fee4 	bl	8003c68 <LL_ADC_INJ_IsConversionOngoing>
 8003ea0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d17f      	bne.n	8003fa8 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d17c      	bne.n	8003fa8 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003eb2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003eba:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003eca:	f023 0302 	bic.w	r3, r3, #2
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	6812      	ldr	r2, [r2, #0]
 8003ed2:	69b9      	ldr	r1, [r7, #24]
 8003ed4:	430b      	orrs	r3, r1
 8003ed6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	691b      	ldr	r3, [r3, #16]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d017      	beq.n	8003f10 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	691a      	ldr	r2, [r3, #16]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003eee:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003ef8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003efc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	6911      	ldr	r1, [r2, #16]
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	6812      	ldr	r2, [r2, #0]
 8003f08:	430b      	orrs	r3, r1
 8003f0a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003f0e:	e013      	b.n	8003f38 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	691a      	ldr	r2, [r3, #16]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003f1e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	6812      	ldr	r2, [r2, #0]
 8003f2c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003f30:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003f34:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d12a      	bne.n	8003f98 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	691b      	ldr	r3, [r3, #16]
 8003f48:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003f4c:	f023 0304 	bic.w	r3, r3, #4
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003f54:	687a      	ldr	r2, [r7, #4]
 8003f56:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003f58:	4311      	orrs	r1, r2
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003f5e:	4311      	orrs	r1, r2
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003f64:	430a      	orrs	r2, r1
 8003f66:	431a      	orrs	r2, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f042 0201 	orr.w	r2, r2, #1
 8003f70:	611a      	str	r2, [r3, #16]
 8003f72:	e019      	b.n	8003fa8 <HAL_ADC_Init+0x318>
 8003f74:	20000348 	.word	0x20000348
 8003f78:	053e2d63 	.word	0x053e2d63
 8003f7c:	50000100 	.word	0x50000100
 8003f80:	50000400 	.word	0x50000400
 8003f84:	50000500 	.word	0x50000500
 8003f88:	50000600 	.word	0x50000600
 8003f8c:	50000300 	.word	0x50000300
 8003f90:	50000700 	.word	0x50000700
 8003f94:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	691a      	ldr	r2, [r3, #16]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f022 0201 	bic.w	r2, r2, #1
 8003fa6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	695b      	ldr	r3, [r3, #20]
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d10c      	bne.n	8003fca <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fb6:	f023 010f 	bic.w	r1, r3, #15
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a1b      	ldr	r3, [r3, #32]
 8003fbe:	1e5a      	subs	r2, r3, #1
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	430a      	orrs	r2, r1
 8003fc6:	631a      	str	r2, [r3, #48]	@ 0x30
 8003fc8:	e007      	b.n	8003fda <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f022 020f 	bic.w	r2, r2, #15
 8003fd8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fde:	f023 0303 	bic.w	r3, r3, #3
 8003fe2:	f043 0201 	orr.w	r2, r3, #1
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003fea:	e007      	b.n	8003ffc <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ff0:	f043 0210 	orr.w	r2, r3, #16
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003ffc:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3724      	adds	r7, #36	@ 0x24
 8004002:	46bd      	mov	sp, r7
 8004004:	bd90      	pop	{r4, r7, pc}
 8004006:	bf00      	nop

08004008 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b0b6      	sub	sp, #216	@ 0xd8
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004012:	2300      	movs	r3, #0
 8004014:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004018:	2300      	movs	r3, #0
 800401a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004022:	2b01      	cmp	r3, #1
 8004024:	d102      	bne.n	800402c <HAL_ADC_ConfigChannel+0x24>
 8004026:	2302      	movs	r3, #2
 8004028:	f000 bc13 	b.w	8004852 <HAL_ADC_ConfigChannel+0x84a>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4618      	mov	r0, r3
 800403a:	f7ff fe02 	bl	8003c42 <LL_ADC_REG_IsConversionOngoing>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	f040 83f3 	bne.w	800482c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6818      	ldr	r0, [r3, #0]
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	6859      	ldr	r1, [r3, #4]
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	461a      	mov	r2, r3
 8004054:	f7ff fd18 	bl	8003a88 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4618      	mov	r0, r3
 800405e:	f7ff fdf0 	bl	8003c42 <LL_ADC_REG_IsConversionOngoing>
 8004062:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4618      	mov	r0, r3
 800406c:	f7ff fdfc 	bl	8003c68 <LL_ADC_INJ_IsConversionOngoing>
 8004070:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004074:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004078:	2b00      	cmp	r3, #0
 800407a:	f040 81d9 	bne.w	8004430 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800407e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004082:	2b00      	cmp	r3, #0
 8004084:	f040 81d4 	bne.w	8004430 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004090:	d10f      	bne.n	80040b2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6818      	ldr	r0, [r3, #0]
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2200      	movs	r2, #0
 800409c:	4619      	mov	r1, r3
 800409e:	f7ff fd1f 	bl	8003ae0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80040aa:	4618      	mov	r0, r3
 80040ac:	f7ff fcd9 	bl	8003a62 <LL_ADC_SetSamplingTimeCommonConfig>
 80040b0:	e00e      	b.n	80040d0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6818      	ldr	r0, [r3, #0]
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	6819      	ldr	r1, [r3, #0]
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	461a      	mov	r2, r3
 80040c0:	f7ff fd0e 	bl	8003ae0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	2100      	movs	r1, #0
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7ff fcc9 	bl	8003a62 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	695a      	ldr	r2, [r3, #20]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	68db      	ldr	r3, [r3, #12]
 80040da:	08db      	lsrs	r3, r3, #3
 80040dc:	f003 0303 	and.w	r3, r3, #3
 80040e0:	005b      	lsls	r3, r3, #1
 80040e2:	fa02 f303 	lsl.w	r3, r2, r3
 80040e6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	691b      	ldr	r3, [r3, #16]
 80040ee:	2b04      	cmp	r3, #4
 80040f0:	d022      	beq.n	8004138 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6818      	ldr	r0, [r3, #0]
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	6919      	ldr	r1, [r3, #16]
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004102:	f7ff fc23 	bl	800394c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6818      	ldr	r0, [r3, #0]
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	6919      	ldr	r1, [r3, #16]
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	699b      	ldr	r3, [r3, #24]
 8004112:	461a      	mov	r2, r3
 8004114:	f7ff fc6f 	bl	80039f6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6818      	ldr	r0, [r3, #0]
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004124:	2b01      	cmp	r3, #1
 8004126:	d102      	bne.n	800412e <HAL_ADC_ConfigChannel+0x126>
 8004128:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800412c:	e000      	b.n	8004130 <HAL_ADC_ConfigChannel+0x128>
 800412e:	2300      	movs	r3, #0
 8004130:	461a      	mov	r2, r3
 8004132:	f7ff fc7b 	bl	8003a2c <LL_ADC_SetOffsetSaturation>
 8004136:	e17b      	b.n	8004430 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	2100      	movs	r1, #0
 800413e:	4618      	mov	r0, r3
 8004140:	f7ff fc28 	bl	8003994 <LL_ADC_GetOffsetChannel>
 8004144:	4603      	mov	r3, r0
 8004146:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800414a:	2b00      	cmp	r3, #0
 800414c:	d10a      	bne.n	8004164 <HAL_ADC_ConfigChannel+0x15c>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	2100      	movs	r1, #0
 8004154:	4618      	mov	r0, r3
 8004156:	f7ff fc1d 	bl	8003994 <LL_ADC_GetOffsetChannel>
 800415a:	4603      	mov	r3, r0
 800415c:	0e9b      	lsrs	r3, r3, #26
 800415e:	f003 021f 	and.w	r2, r3, #31
 8004162:	e01e      	b.n	80041a2 <HAL_ADC_ConfigChannel+0x19a>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	2100      	movs	r1, #0
 800416a:	4618      	mov	r0, r3
 800416c:	f7ff fc12 	bl	8003994 <LL_ADC_GetOffsetChannel>
 8004170:	4603      	mov	r3, r0
 8004172:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004176:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800417a:	fa93 f3a3 	rbit	r3, r3
 800417e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004182:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004186:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800418a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800418e:	2b00      	cmp	r3, #0
 8004190:	d101      	bne.n	8004196 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8004192:	2320      	movs	r3, #32
 8004194:	e004      	b.n	80041a0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8004196:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800419a:	fab3 f383 	clz	r3, r3
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d105      	bne.n	80041ba <HAL_ADC_ConfigChannel+0x1b2>
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	0e9b      	lsrs	r3, r3, #26
 80041b4:	f003 031f 	and.w	r3, r3, #31
 80041b8:	e018      	b.n	80041ec <HAL_ADC_ConfigChannel+0x1e4>
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80041c6:	fa93 f3a3 	rbit	r3, r3
 80041ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80041ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80041d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80041d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d101      	bne.n	80041e2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80041de:	2320      	movs	r3, #32
 80041e0:	e004      	b.n	80041ec <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80041e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80041e6:	fab3 f383 	clz	r3, r3
 80041ea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d106      	bne.n	80041fe <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2200      	movs	r2, #0
 80041f6:	2100      	movs	r1, #0
 80041f8:	4618      	mov	r0, r3
 80041fa:	f7ff fbe1 	bl	80039c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	2101      	movs	r1, #1
 8004204:	4618      	mov	r0, r3
 8004206:	f7ff fbc5 	bl	8003994 <LL_ADC_GetOffsetChannel>
 800420a:	4603      	mov	r3, r0
 800420c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004210:	2b00      	cmp	r3, #0
 8004212:	d10a      	bne.n	800422a <HAL_ADC_ConfigChannel+0x222>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	2101      	movs	r1, #1
 800421a:	4618      	mov	r0, r3
 800421c:	f7ff fbba 	bl	8003994 <LL_ADC_GetOffsetChannel>
 8004220:	4603      	mov	r3, r0
 8004222:	0e9b      	lsrs	r3, r3, #26
 8004224:	f003 021f 	and.w	r2, r3, #31
 8004228:	e01e      	b.n	8004268 <HAL_ADC_ConfigChannel+0x260>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2101      	movs	r1, #1
 8004230:	4618      	mov	r0, r3
 8004232:	f7ff fbaf 	bl	8003994 <LL_ADC_GetOffsetChannel>
 8004236:	4603      	mov	r3, r0
 8004238:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800423c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004240:	fa93 f3a3 	rbit	r3, r3
 8004244:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004248:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800424c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004250:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004254:	2b00      	cmp	r3, #0
 8004256:	d101      	bne.n	800425c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8004258:	2320      	movs	r3, #32
 800425a:	e004      	b.n	8004266 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800425c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004260:	fab3 f383 	clz	r3, r3
 8004264:	b2db      	uxtb	r3, r3
 8004266:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004270:	2b00      	cmp	r3, #0
 8004272:	d105      	bne.n	8004280 <HAL_ADC_ConfigChannel+0x278>
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	0e9b      	lsrs	r3, r3, #26
 800427a:	f003 031f 	and.w	r3, r3, #31
 800427e:	e018      	b.n	80042b2 <HAL_ADC_ConfigChannel+0x2aa>
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004288:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800428c:	fa93 f3a3 	rbit	r3, r3
 8004290:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004294:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004298:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800429c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d101      	bne.n	80042a8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80042a4:	2320      	movs	r3, #32
 80042a6:	e004      	b.n	80042b2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80042a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80042ac:	fab3 f383 	clz	r3, r3
 80042b0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d106      	bne.n	80042c4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2200      	movs	r2, #0
 80042bc:	2101      	movs	r1, #1
 80042be:	4618      	mov	r0, r3
 80042c0:	f7ff fb7e 	bl	80039c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2102      	movs	r1, #2
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7ff fb62 	bl	8003994 <LL_ADC_GetOffsetChannel>
 80042d0:	4603      	mov	r3, r0
 80042d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d10a      	bne.n	80042f0 <HAL_ADC_ConfigChannel+0x2e8>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	2102      	movs	r1, #2
 80042e0:	4618      	mov	r0, r3
 80042e2:	f7ff fb57 	bl	8003994 <LL_ADC_GetOffsetChannel>
 80042e6:	4603      	mov	r3, r0
 80042e8:	0e9b      	lsrs	r3, r3, #26
 80042ea:	f003 021f 	and.w	r2, r3, #31
 80042ee:	e01e      	b.n	800432e <HAL_ADC_ConfigChannel+0x326>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2102      	movs	r1, #2
 80042f6:	4618      	mov	r0, r3
 80042f8:	f7ff fb4c 	bl	8003994 <LL_ADC_GetOffsetChannel>
 80042fc:	4603      	mov	r3, r0
 80042fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004302:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004306:	fa93 f3a3 	rbit	r3, r3
 800430a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800430e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004312:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004316:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800431a:	2b00      	cmp	r3, #0
 800431c:	d101      	bne.n	8004322 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800431e:	2320      	movs	r3, #32
 8004320:	e004      	b.n	800432c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8004322:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004326:	fab3 f383 	clz	r3, r3
 800432a:	b2db      	uxtb	r3, r3
 800432c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004336:	2b00      	cmp	r3, #0
 8004338:	d105      	bne.n	8004346 <HAL_ADC_ConfigChannel+0x33e>
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	0e9b      	lsrs	r3, r3, #26
 8004340:	f003 031f 	and.w	r3, r3, #31
 8004344:	e016      	b.n	8004374 <HAL_ADC_ConfigChannel+0x36c>
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800434e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004352:	fa93 f3a3 	rbit	r3, r3
 8004356:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004358:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800435a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800435e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004362:	2b00      	cmp	r3, #0
 8004364:	d101      	bne.n	800436a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8004366:	2320      	movs	r3, #32
 8004368:	e004      	b.n	8004374 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800436a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800436e:	fab3 f383 	clz	r3, r3
 8004372:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004374:	429a      	cmp	r2, r3
 8004376:	d106      	bne.n	8004386 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2200      	movs	r2, #0
 800437e:	2102      	movs	r1, #2
 8004380:	4618      	mov	r0, r3
 8004382:	f7ff fb1d 	bl	80039c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2103      	movs	r1, #3
 800438c:	4618      	mov	r0, r3
 800438e:	f7ff fb01 	bl	8003994 <LL_ADC_GetOffsetChannel>
 8004392:	4603      	mov	r3, r0
 8004394:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004398:	2b00      	cmp	r3, #0
 800439a:	d10a      	bne.n	80043b2 <HAL_ADC_ConfigChannel+0x3aa>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	2103      	movs	r1, #3
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7ff faf6 	bl	8003994 <LL_ADC_GetOffsetChannel>
 80043a8:	4603      	mov	r3, r0
 80043aa:	0e9b      	lsrs	r3, r3, #26
 80043ac:	f003 021f 	and.w	r2, r3, #31
 80043b0:	e017      	b.n	80043e2 <HAL_ADC_ConfigChannel+0x3da>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2103      	movs	r1, #3
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7ff faeb 	bl	8003994 <LL_ADC_GetOffsetChannel>
 80043be:	4603      	mov	r3, r0
 80043c0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80043c4:	fa93 f3a3 	rbit	r3, r3
 80043c8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80043ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80043cc:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80043ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d101      	bne.n	80043d8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80043d4:	2320      	movs	r3, #32
 80043d6:	e003      	b.n	80043e0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80043d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80043da:	fab3 f383 	clz	r3, r3
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d105      	bne.n	80043fa <HAL_ADC_ConfigChannel+0x3f2>
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	0e9b      	lsrs	r3, r3, #26
 80043f4:	f003 031f 	and.w	r3, r3, #31
 80043f8:	e011      	b.n	800441e <HAL_ADC_ConfigChannel+0x416>
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004400:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004402:	fa93 f3a3 	rbit	r3, r3
 8004406:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004408:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800440a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800440c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800440e:	2b00      	cmp	r3, #0
 8004410:	d101      	bne.n	8004416 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8004412:	2320      	movs	r3, #32
 8004414:	e003      	b.n	800441e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8004416:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004418:	fab3 f383 	clz	r3, r3
 800441c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800441e:	429a      	cmp	r2, r3
 8004420:	d106      	bne.n	8004430 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2200      	movs	r2, #0
 8004428:	2103      	movs	r1, #3
 800442a:	4618      	mov	r0, r3
 800442c:	f7ff fac8 	bl	80039c0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4618      	mov	r0, r3
 8004436:	f7ff fbf1 	bl	8003c1c <LL_ADC_IsEnabled>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	f040 813d 	bne.w	80046bc <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6818      	ldr	r0, [r3, #0]
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	6819      	ldr	r1, [r3, #0]
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	461a      	mov	r2, r3
 8004450:	f7ff fb72 	bl	8003b38 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	4aa2      	ldr	r2, [pc, #648]	@ (80046e4 <HAL_ADC_ConfigChannel+0x6dc>)
 800445a:	4293      	cmp	r3, r2
 800445c:	f040 812e 	bne.w	80046bc <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800446c:	2b00      	cmp	r3, #0
 800446e:	d10b      	bne.n	8004488 <HAL_ADC_ConfigChannel+0x480>
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	0e9b      	lsrs	r3, r3, #26
 8004476:	3301      	adds	r3, #1
 8004478:	f003 031f 	and.w	r3, r3, #31
 800447c:	2b09      	cmp	r3, #9
 800447e:	bf94      	ite	ls
 8004480:	2301      	movls	r3, #1
 8004482:	2300      	movhi	r3, #0
 8004484:	b2db      	uxtb	r3, r3
 8004486:	e019      	b.n	80044bc <HAL_ADC_ConfigChannel+0x4b4>
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800448e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004490:	fa93 f3a3 	rbit	r3, r3
 8004494:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004496:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004498:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800449a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800449c:	2b00      	cmp	r3, #0
 800449e:	d101      	bne.n	80044a4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80044a0:	2320      	movs	r3, #32
 80044a2:	e003      	b.n	80044ac <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80044a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044a6:	fab3 f383 	clz	r3, r3
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	3301      	adds	r3, #1
 80044ae:	f003 031f 	and.w	r3, r3, #31
 80044b2:	2b09      	cmp	r3, #9
 80044b4:	bf94      	ite	ls
 80044b6:	2301      	movls	r3, #1
 80044b8:	2300      	movhi	r3, #0
 80044ba:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d079      	beq.n	80045b4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d107      	bne.n	80044dc <HAL_ADC_ConfigChannel+0x4d4>
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	0e9b      	lsrs	r3, r3, #26
 80044d2:	3301      	adds	r3, #1
 80044d4:	069b      	lsls	r3, r3, #26
 80044d6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80044da:	e015      	b.n	8004508 <HAL_ADC_ConfigChannel+0x500>
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044e4:	fa93 f3a3 	rbit	r3, r3
 80044e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80044ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044ec:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80044ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d101      	bne.n	80044f8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80044f4:	2320      	movs	r3, #32
 80044f6:	e003      	b.n	8004500 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80044f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044fa:	fab3 f383 	clz	r3, r3
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	3301      	adds	r3, #1
 8004502:	069b      	lsls	r3, r3, #26
 8004504:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004510:	2b00      	cmp	r3, #0
 8004512:	d109      	bne.n	8004528 <HAL_ADC_ConfigChannel+0x520>
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	0e9b      	lsrs	r3, r3, #26
 800451a:	3301      	adds	r3, #1
 800451c:	f003 031f 	and.w	r3, r3, #31
 8004520:	2101      	movs	r1, #1
 8004522:	fa01 f303 	lsl.w	r3, r1, r3
 8004526:	e017      	b.n	8004558 <HAL_ADC_ConfigChannel+0x550>
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800452e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004530:	fa93 f3a3 	rbit	r3, r3
 8004534:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004536:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004538:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800453a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800453c:	2b00      	cmp	r3, #0
 800453e:	d101      	bne.n	8004544 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8004540:	2320      	movs	r3, #32
 8004542:	e003      	b.n	800454c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8004544:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004546:	fab3 f383 	clz	r3, r3
 800454a:	b2db      	uxtb	r3, r3
 800454c:	3301      	adds	r3, #1
 800454e:	f003 031f 	and.w	r3, r3, #31
 8004552:	2101      	movs	r1, #1
 8004554:	fa01 f303 	lsl.w	r3, r1, r3
 8004558:	ea42 0103 	orr.w	r1, r2, r3
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004564:	2b00      	cmp	r3, #0
 8004566:	d10a      	bne.n	800457e <HAL_ADC_ConfigChannel+0x576>
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	0e9b      	lsrs	r3, r3, #26
 800456e:	3301      	adds	r3, #1
 8004570:	f003 021f 	and.w	r2, r3, #31
 8004574:	4613      	mov	r3, r2
 8004576:	005b      	lsls	r3, r3, #1
 8004578:	4413      	add	r3, r2
 800457a:	051b      	lsls	r3, r3, #20
 800457c:	e018      	b.n	80045b0 <HAL_ADC_ConfigChannel+0x5a8>
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004586:	fa93 f3a3 	rbit	r3, r3
 800458a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800458c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800458e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004590:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004592:	2b00      	cmp	r3, #0
 8004594:	d101      	bne.n	800459a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8004596:	2320      	movs	r3, #32
 8004598:	e003      	b.n	80045a2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800459a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800459c:	fab3 f383 	clz	r3, r3
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	3301      	adds	r3, #1
 80045a4:	f003 021f 	and.w	r2, r3, #31
 80045a8:	4613      	mov	r3, r2
 80045aa:	005b      	lsls	r3, r3, #1
 80045ac:	4413      	add	r3, r2
 80045ae:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80045b0:	430b      	orrs	r3, r1
 80045b2:	e07e      	b.n	80046b2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d107      	bne.n	80045d0 <HAL_ADC_ConfigChannel+0x5c8>
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	0e9b      	lsrs	r3, r3, #26
 80045c6:	3301      	adds	r3, #1
 80045c8:	069b      	lsls	r3, r3, #26
 80045ca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80045ce:	e015      	b.n	80045fc <HAL_ADC_ConfigChannel+0x5f4>
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045d8:	fa93 f3a3 	rbit	r3, r3
 80045dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80045de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80045e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d101      	bne.n	80045ec <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80045e8:	2320      	movs	r3, #32
 80045ea:	e003      	b.n	80045f4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80045ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ee:	fab3 f383 	clz	r3, r3
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	3301      	adds	r3, #1
 80045f6:	069b      	lsls	r3, r3, #26
 80045f8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004604:	2b00      	cmp	r3, #0
 8004606:	d109      	bne.n	800461c <HAL_ADC_ConfigChannel+0x614>
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	0e9b      	lsrs	r3, r3, #26
 800460e:	3301      	adds	r3, #1
 8004610:	f003 031f 	and.w	r3, r3, #31
 8004614:	2101      	movs	r1, #1
 8004616:	fa01 f303 	lsl.w	r3, r1, r3
 800461a:	e017      	b.n	800464c <HAL_ADC_ConfigChannel+0x644>
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004622:	6a3b      	ldr	r3, [r7, #32]
 8004624:	fa93 f3a3 	rbit	r3, r3
 8004628:	61fb      	str	r3, [r7, #28]
  return result;
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800462e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004630:	2b00      	cmp	r3, #0
 8004632:	d101      	bne.n	8004638 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8004634:	2320      	movs	r3, #32
 8004636:	e003      	b.n	8004640 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8004638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800463a:	fab3 f383 	clz	r3, r3
 800463e:	b2db      	uxtb	r3, r3
 8004640:	3301      	adds	r3, #1
 8004642:	f003 031f 	and.w	r3, r3, #31
 8004646:	2101      	movs	r1, #1
 8004648:	fa01 f303 	lsl.w	r3, r1, r3
 800464c:	ea42 0103 	orr.w	r1, r2, r3
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004658:	2b00      	cmp	r3, #0
 800465a:	d10d      	bne.n	8004678 <HAL_ADC_ConfigChannel+0x670>
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	0e9b      	lsrs	r3, r3, #26
 8004662:	3301      	adds	r3, #1
 8004664:	f003 021f 	and.w	r2, r3, #31
 8004668:	4613      	mov	r3, r2
 800466a:	005b      	lsls	r3, r3, #1
 800466c:	4413      	add	r3, r2
 800466e:	3b1e      	subs	r3, #30
 8004670:	051b      	lsls	r3, r3, #20
 8004672:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004676:	e01b      	b.n	80046b0 <HAL_ADC_ConfigChannel+0x6a8>
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	fa93 f3a3 	rbit	r3, r3
 8004684:	613b      	str	r3, [r7, #16]
  return result;
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800468a:	69bb      	ldr	r3, [r7, #24]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d101      	bne.n	8004694 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8004690:	2320      	movs	r3, #32
 8004692:	e003      	b.n	800469c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004694:	69bb      	ldr	r3, [r7, #24]
 8004696:	fab3 f383 	clz	r3, r3
 800469a:	b2db      	uxtb	r3, r3
 800469c:	3301      	adds	r3, #1
 800469e:	f003 021f 	and.w	r2, r3, #31
 80046a2:	4613      	mov	r3, r2
 80046a4:	005b      	lsls	r3, r3, #1
 80046a6:	4413      	add	r3, r2
 80046a8:	3b1e      	subs	r3, #30
 80046aa:	051b      	lsls	r3, r3, #20
 80046ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80046b0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80046b2:	683a      	ldr	r2, [r7, #0]
 80046b4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80046b6:	4619      	mov	r1, r3
 80046b8:	f7ff fa12 	bl	8003ae0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	4b09      	ldr	r3, [pc, #36]	@ (80046e8 <HAL_ADC_ConfigChannel+0x6e0>)
 80046c2:	4013      	ands	r3, r2
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	f000 80be 	beq.w	8004846 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046d2:	d004      	beq.n	80046de <HAL_ADC_ConfigChannel+0x6d6>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a04      	ldr	r2, [pc, #16]	@ (80046ec <HAL_ADC_ConfigChannel+0x6e4>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d10a      	bne.n	80046f4 <HAL_ADC_ConfigChannel+0x6ec>
 80046de:	4b04      	ldr	r3, [pc, #16]	@ (80046f0 <HAL_ADC_ConfigChannel+0x6e8>)
 80046e0:	e009      	b.n	80046f6 <HAL_ADC_ConfigChannel+0x6ee>
 80046e2:	bf00      	nop
 80046e4:	407f0000 	.word	0x407f0000
 80046e8:	80080000 	.word	0x80080000
 80046ec:	50000100 	.word	0x50000100
 80046f0:	50000300 	.word	0x50000300
 80046f4:	4b59      	ldr	r3, [pc, #356]	@ (800485c <HAL_ADC_ConfigChannel+0x854>)
 80046f6:	4618      	mov	r0, r3
 80046f8:	f7ff f91a 	bl	8003930 <LL_ADC_GetCommonPathInternalCh>
 80046fc:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a56      	ldr	r2, [pc, #344]	@ (8004860 <HAL_ADC_ConfigChannel+0x858>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d004      	beq.n	8004714 <HAL_ADC_ConfigChannel+0x70c>
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a55      	ldr	r2, [pc, #340]	@ (8004864 <HAL_ADC_ConfigChannel+0x85c>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d13a      	bne.n	800478a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004714:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004718:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d134      	bne.n	800478a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004728:	d005      	beq.n	8004736 <HAL_ADC_ConfigChannel+0x72e>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a4e      	ldr	r2, [pc, #312]	@ (8004868 <HAL_ADC_ConfigChannel+0x860>)
 8004730:	4293      	cmp	r3, r2
 8004732:	f040 8085 	bne.w	8004840 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800473e:	d004      	beq.n	800474a <HAL_ADC_ConfigChannel+0x742>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a49      	ldr	r2, [pc, #292]	@ (800486c <HAL_ADC_ConfigChannel+0x864>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d101      	bne.n	800474e <HAL_ADC_ConfigChannel+0x746>
 800474a:	4a49      	ldr	r2, [pc, #292]	@ (8004870 <HAL_ADC_ConfigChannel+0x868>)
 800474c:	e000      	b.n	8004750 <HAL_ADC_ConfigChannel+0x748>
 800474e:	4a43      	ldr	r2, [pc, #268]	@ (800485c <HAL_ADC_ConfigChannel+0x854>)
 8004750:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004754:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004758:	4619      	mov	r1, r3
 800475a:	4610      	mov	r0, r2
 800475c:	f7ff f8d5 	bl	800390a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004760:	4b44      	ldr	r3, [pc, #272]	@ (8004874 <HAL_ADC_ConfigChannel+0x86c>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	099b      	lsrs	r3, r3, #6
 8004766:	4a44      	ldr	r2, [pc, #272]	@ (8004878 <HAL_ADC_ConfigChannel+0x870>)
 8004768:	fba2 2303 	umull	r2, r3, r2, r3
 800476c:	099b      	lsrs	r3, r3, #6
 800476e:	1c5a      	adds	r2, r3, #1
 8004770:	4613      	mov	r3, r2
 8004772:	005b      	lsls	r3, r3, #1
 8004774:	4413      	add	r3, r2
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800477a:	e002      	b.n	8004782 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	3b01      	subs	r3, #1
 8004780:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d1f9      	bne.n	800477c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004788:	e05a      	b.n	8004840 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a3b      	ldr	r2, [pc, #236]	@ (800487c <HAL_ADC_ConfigChannel+0x874>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d125      	bne.n	80047e0 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004794:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004798:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800479c:	2b00      	cmp	r3, #0
 800479e:	d11f      	bne.n	80047e0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a31      	ldr	r2, [pc, #196]	@ (800486c <HAL_ADC_ConfigChannel+0x864>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d104      	bne.n	80047b4 <HAL_ADC_ConfigChannel+0x7ac>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a34      	ldr	r2, [pc, #208]	@ (8004880 <HAL_ADC_ConfigChannel+0x878>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d047      	beq.n	8004844 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047bc:	d004      	beq.n	80047c8 <HAL_ADC_ConfigChannel+0x7c0>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a2a      	ldr	r2, [pc, #168]	@ (800486c <HAL_ADC_ConfigChannel+0x864>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d101      	bne.n	80047cc <HAL_ADC_ConfigChannel+0x7c4>
 80047c8:	4a29      	ldr	r2, [pc, #164]	@ (8004870 <HAL_ADC_ConfigChannel+0x868>)
 80047ca:	e000      	b.n	80047ce <HAL_ADC_ConfigChannel+0x7c6>
 80047cc:	4a23      	ldr	r2, [pc, #140]	@ (800485c <HAL_ADC_ConfigChannel+0x854>)
 80047ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80047d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80047d6:	4619      	mov	r1, r3
 80047d8:	4610      	mov	r0, r2
 80047da:	f7ff f896 	bl	800390a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80047de:	e031      	b.n	8004844 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a27      	ldr	r2, [pc, #156]	@ (8004884 <HAL_ADC_ConfigChannel+0x87c>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d12d      	bne.n	8004846 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80047ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80047ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d127      	bne.n	8004846 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a1c      	ldr	r2, [pc, #112]	@ (800486c <HAL_ADC_ConfigChannel+0x864>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d022      	beq.n	8004846 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004808:	d004      	beq.n	8004814 <HAL_ADC_ConfigChannel+0x80c>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a17      	ldr	r2, [pc, #92]	@ (800486c <HAL_ADC_ConfigChannel+0x864>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d101      	bne.n	8004818 <HAL_ADC_ConfigChannel+0x810>
 8004814:	4a16      	ldr	r2, [pc, #88]	@ (8004870 <HAL_ADC_ConfigChannel+0x868>)
 8004816:	e000      	b.n	800481a <HAL_ADC_ConfigChannel+0x812>
 8004818:	4a10      	ldr	r2, [pc, #64]	@ (800485c <HAL_ADC_ConfigChannel+0x854>)
 800481a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800481e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004822:	4619      	mov	r1, r3
 8004824:	4610      	mov	r0, r2
 8004826:	f7ff f870 	bl	800390a <LL_ADC_SetCommonPathInternalCh>
 800482a:	e00c      	b.n	8004846 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004830:	f043 0220 	orr.w	r2, r3, #32
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800483e:	e002      	b.n	8004846 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004840:	bf00      	nop
 8004842:	e000      	b.n	8004846 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004844:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800484e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004852:	4618      	mov	r0, r3
 8004854:	37d8      	adds	r7, #216	@ 0xd8
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	50000700 	.word	0x50000700
 8004860:	c3210000 	.word	0xc3210000
 8004864:	90c00010 	.word	0x90c00010
 8004868:	50000600 	.word	0x50000600
 800486c:	50000100 	.word	0x50000100
 8004870:	50000300 	.word	0x50000300
 8004874:	20000348 	.word	0x20000348
 8004878:	053e2d63 	.word	0x053e2d63
 800487c:	c7520000 	.word	0xc7520000
 8004880:	50000500 	.word	0x50000500
 8004884:	cb840000 	.word	0xcb840000

08004888 <LL_ADC_IsEnabled>:
{
 8004888:	b480      	push	{r7}
 800488a:	b083      	sub	sp, #12
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	f003 0301 	and.w	r3, r3, #1
 8004898:	2b01      	cmp	r3, #1
 800489a:	d101      	bne.n	80048a0 <LL_ADC_IsEnabled+0x18>
 800489c:	2301      	movs	r3, #1
 800489e:	e000      	b.n	80048a2 <LL_ADC_IsEnabled+0x1a>
 80048a0:	2300      	movs	r3, #0
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	370c      	adds	r7, #12
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr

080048ae <LL_ADC_REG_IsConversionOngoing>:
{
 80048ae:	b480      	push	{r7}
 80048b0:	b083      	sub	sp, #12
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	f003 0304 	and.w	r3, r3, #4
 80048be:	2b04      	cmp	r3, #4
 80048c0:	d101      	bne.n	80048c6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80048c2:	2301      	movs	r3, #1
 80048c4:	e000      	b.n	80048c8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80048c6:	2300      	movs	r3, #0
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	370c      	adds	r7, #12
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr

080048d4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80048d4:	b590      	push	{r4, r7, lr}
 80048d6:	b0a1      	sub	sp, #132	@ 0x84
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048de:	2300      	movs	r3, #0
 80048e0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d101      	bne.n	80048f2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80048ee:	2302      	movs	r3, #2
 80048f0:	e0e7      	b.n	8004ac2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80048fa:	2300      	movs	r3, #0
 80048fc:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80048fe:	2300      	movs	r3, #0
 8004900:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800490a:	d102      	bne.n	8004912 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800490c:	4b6f      	ldr	r3, [pc, #444]	@ (8004acc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800490e:	60bb      	str	r3, [r7, #8]
 8004910:	e009      	b.n	8004926 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a6e      	ldr	r2, [pc, #440]	@ (8004ad0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d102      	bne.n	8004922 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800491c:	4b6d      	ldr	r3, [pc, #436]	@ (8004ad4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800491e:	60bb      	str	r3, [r7, #8]
 8004920:	e001      	b.n	8004926 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004922:	2300      	movs	r3, #0
 8004924:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d10b      	bne.n	8004944 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004930:	f043 0220 	orr.w	r2, r3, #32
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e0be      	b.n	8004ac2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	4618      	mov	r0, r3
 8004948:	f7ff ffb1 	bl	80048ae <LL_ADC_REG_IsConversionOngoing>
 800494c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4618      	mov	r0, r3
 8004954:	f7ff ffab 	bl	80048ae <LL_ADC_REG_IsConversionOngoing>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	f040 80a0 	bne.w	8004aa0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004960:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004962:	2b00      	cmp	r3, #0
 8004964:	f040 809c 	bne.w	8004aa0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004970:	d004      	beq.n	800497c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a55      	ldr	r2, [pc, #340]	@ (8004acc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d101      	bne.n	8004980 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800497c:	4b56      	ldr	r3, [pc, #344]	@ (8004ad8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800497e:	e000      	b.n	8004982 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004980:	4b56      	ldr	r3, [pc, #344]	@ (8004adc <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8004982:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d04b      	beq.n	8004a24 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800498c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	6859      	ldr	r1, [r3, #4]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800499e:	035b      	lsls	r3, r3, #13
 80049a0:	430b      	orrs	r3, r1
 80049a2:	431a      	orrs	r2, r3
 80049a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049a6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80049b0:	d004      	beq.n	80049bc <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a45      	ldr	r2, [pc, #276]	@ (8004acc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d10f      	bne.n	80049dc <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80049bc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80049c0:	f7ff ff62 	bl	8004888 <LL_ADC_IsEnabled>
 80049c4:	4604      	mov	r4, r0
 80049c6:	4841      	ldr	r0, [pc, #260]	@ (8004acc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80049c8:	f7ff ff5e 	bl	8004888 <LL_ADC_IsEnabled>
 80049cc:	4603      	mov	r3, r0
 80049ce:	4323      	orrs	r3, r4
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	bf0c      	ite	eq
 80049d4:	2301      	moveq	r3, #1
 80049d6:	2300      	movne	r3, #0
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	e012      	b.n	8004a02 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80049dc:	483c      	ldr	r0, [pc, #240]	@ (8004ad0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80049de:	f7ff ff53 	bl	8004888 <LL_ADC_IsEnabled>
 80049e2:	4604      	mov	r4, r0
 80049e4:	483b      	ldr	r0, [pc, #236]	@ (8004ad4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80049e6:	f7ff ff4f 	bl	8004888 <LL_ADC_IsEnabled>
 80049ea:	4603      	mov	r3, r0
 80049ec:	431c      	orrs	r4, r3
 80049ee:	483c      	ldr	r0, [pc, #240]	@ (8004ae0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80049f0:	f7ff ff4a 	bl	8004888 <LL_ADC_IsEnabled>
 80049f4:	4603      	mov	r3, r0
 80049f6:	4323      	orrs	r3, r4
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	bf0c      	ite	eq
 80049fc:	2301      	moveq	r3, #1
 80049fe:	2300      	movne	r3, #0
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d056      	beq.n	8004ab4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004a06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004a0e:	f023 030f 	bic.w	r3, r3, #15
 8004a12:	683a      	ldr	r2, [r7, #0]
 8004a14:	6811      	ldr	r1, [r2, #0]
 8004a16:	683a      	ldr	r2, [r7, #0]
 8004a18:	6892      	ldr	r2, [r2, #8]
 8004a1a:	430a      	orrs	r2, r1
 8004a1c:	431a      	orrs	r2, r3
 8004a1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a20:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004a22:	e047      	b.n	8004ab4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004a24:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a2e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a38:	d004      	beq.n	8004a44 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a23      	ldr	r2, [pc, #140]	@ (8004acc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d10f      	bne.n	8004a64 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004a44:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004a48:	f7ff ff1e 	bl	8004888 <LL_ADC_IsEnabled>
 8004a4c:	4604      	mov	r4, r0
 8004a4e:	481f      	ldr	r0, [pc, #124]	@ (8004acc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004a50:	f7ff ff1a 	bl	8004888 <LL_ADC_IsEnabled>
 8004a54:	4603      	mov	r3, r0
 8004a56:	4323      	orrs	r3, r4
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	bf0c      	ite	eq
 8004a5c:	2301      	moveq	r3, #1
 8004a5e:	2300      	movne	r3, #0
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	e012      	b.n	8004a8a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004a64:	481a      	ldr	r0, [pc, #104]	@ (8004ad0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004a66:	f7ff ff0f 	bl	8004888 <LL_ADC_IsEnabled>
 8004a6a:	4604      	mov	r4, r0
 8004a6c:	4819      	ldr	r0, [pc, #100]	@ (8004ad4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004a6e:	f7ff ff0b 	bl	8004888 <LL_ADC_IsEnabled>
 8004a72:	4603      	mov	r3, r0
 8004a74:	431c      	orrs	r4, r3
 8004a76:	481a      	ldr	r0, [pc, #104]	@ (8004ae0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004a78:	f7ff ff06 	bl	8004888 <LL_ADC_IsEnabled>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	4323      	orrs	r3, r4
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	bf0c      	ite	eq
 8004a84:	2301      	moveq	r3, #1
 8004a86:	2300      	movne	r3, #0
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d012      	beq.n	8004ab4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004a8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004a96:	f023 030f 	bic.w	r3, r3, #15
 8004a9a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004a9c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004a9e:	e009      	b.n	8004ab4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aa4:	f043 0220 	orr.w	r2, r3, #32
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004ab2:	e000      	b.n	8004ab6 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004ab4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004abe:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	3784      	adds	r7, #132	@ 0x84
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd90      	pop	{r4, r7, pc}
 8004aca:	bf00      	nop
 8004acc:	50000100 	.word	0x50000100
 8004ad0:	50000400 	.word	0x50000400
 8004ad4:	50000500 	.word	0x50000500
 8004ad8:	50000300 	.word	0x50000300
 8004adc:	50000700 	.word	0x50000700
 8004ae0:	50000600 	.word	0x50000600

08004ae4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b085      	sub	sp, #20
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f003 0307 	and.w	r3, r3, #7
 8004af2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004af4:	4b0c      	ldr	r3, [pc, #48]	@ (8004b28 <__NVIC_SetPriorityGrouping+0x44>)
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004afa:	68ba      	ldr	r2, [r7, #8]
 8004afc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004b00:	4013      	ands	r3, r2
 8004b02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004b0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004b10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b16:	4a04      	ldr	r2, [pc, #16]	@ (8004b28 <__NVIC_SetPriorityGrouping+0x44>)
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	60d3      	str	r3, [r2, #12]
}
 8004b1c:	bf00      	nop
 8004b1e:	3714      	adds	r7, #20
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr
 8004b28:	e000ed00 	.word	0xe000ed00

08004b2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b30:	4b04      	ldr	r3, [pc, #16]	@ (8004b44 <__NVIC_GetPriorityGrouping+0x18>)
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	0a1b      	lsrs	r3, r3, #8
 8004b36:	f003 0307 	and.w	r3, r3, #7
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr
 8004b44:	e000ed00 	.word	0xe000ed00

08004b48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	4603      	mov	r3, r0
 8004b50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	db0b      	blt.n	8004b72 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b5a:	79fb      	ldrb	r3, [r7, #7]
 8004b5c:	f003 021f 	and.w	r2, r3, #31
 8004b60:	4907      	ldr	r1, [pc, #28]	@ (8004b80 <__NVIC_EnableIRQ+0x38>)
 8004b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b66:	095b      	lsrs	r3, r3, #5
 8004b68:	2001      	movs	r0, #1
 8004b6a:	fa00 f202 	lsl.w	r2, r0, r2
 8004b6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004b72:	bf00      	nop
 8004b74:	370c      	adds	r7, #12
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr
 8004b7e:	bf00      	nop
 8004b80:	e000e100 	.word	0xe000e100

08004b84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	6039      	str	r1, [r7, #0]
 8004b8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	db0a      	blt.n	8004bae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	b2da      	uxtb	r2, r3
 8004b9c:	490c      	ldr	r1, [pc, #48]	@ (8004bd0 <__NVIC_SetPriority+0x4c>)
 8004b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ba2:	0112      	lsls	r2, r2, #4
 8004ba4:	b2d2      	uxtb	r2, r2
 8004ba6:	440b      	add	r3, r1
 8004ba8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004bac:	e00a      	b.n	8004bc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	b2da      	uxtb	r2, r3
 8004bb2:	4908      	ldr	r1, [pc, #32]	@ (8004bd4 <__NVIC_SetPriority+0x50>)
 8004bb4:	79fb      	ldrb	r3, [r7, #7]
 8004bb6:	f003 030f 	and.w	r3, r3, #15
 8004bba:	3b04      	subs	r3, #4
 8004bbc:	0112      	lsls	r2, r2, #4
 8004bbe:	b2d2      	uxtb	r2, r2
 8004bc0:	440b      	add	r3, r1
 8004bc2:	761a      	strb	r2, [r3, #24]
}
 8004bc4:	bf00      	nop
 8004bc6:	370c      	adds	r7, #12
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr
 8004bd0:	e000e100 	.word	0xe000e100
 8004bd4:	e000ed00 	.word	0xe000ed00

08004bd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b089      	sub	sp, #36	@ 0x24
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f003 0307 	and.w	r3, r3, #7
 8004bea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004bec:	69fb      	ldr	r3, [r7, #28]
 8004bee:	f1c3 0307 	rsb	r3, r3, #7
 8004bf2:	2b04      	cmp	r3, #4
 8004bf4:	bf28      	it	cs
 8004bf6:	2304      	movcs	r3, #4
 8004bf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004bfa:	69fb      	ldr	r3, [r7, #28]
 8004bfc:	3304      	adds	r3, #4
 8004bfe:	2b06      	cmp	r3, #6
 8004c00:	d902      	bls.n	8004c08 <NVIC_EncodePriority+0x30>
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	3b03      	subs	r3, #3
 8004c06:	e000      	b.n	8004c0a <NVIC_EncodePriority+0x32>
 8004c08:	2300      	movs	r3, #0
 8004c0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c0c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004c10:	69bb      	ldr	r3, [r7, #24]
 8004c12:	fa02 f303 	lsl.w	r3, r2, r3
 8004c16:	43da      	mvns	r2, r3
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	401a      	ands	r2, r3
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c20:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	fa01 f303 	lsl.w	r3, r1, r3
 8004c2a:	43d9      	mvns	r1, r3
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c30:	4313      	orrs	r3, r2
         );
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3724      	adds	r7, #36	@ 0x24
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr
	...

08004c40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b082      	sub	sp, #8
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	3b01      	subs	r3, #1
 8004c4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c50:	d301      	bcc.n	8004c56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004c52:	2301      	movs	r3, #1
 8004c54:	e00f      	b.n	8004c76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004c56:	4a0a      	ldr	r2, [pc, #40]	@ (8004c80 <SysTick_Config+0x40>)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	3b01      	subs	r3, #1
 8004c5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004c5e:	210f      	movs	r1, #15
 8004c60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c64:	f7ff ff8e 	bl	8004b84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c68:	4b05      	ldr	r3, [pc, #20]	@ (8004c80 <SysTick_Config+0x40>)
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c6e:	4b04      	ldr	r3, [pc, #16]	@ (8004c80 <SysTick_Config+0x40>)
 8004c70:	2207      	movs	r2, #7
 8004c72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3708      	adds	r7, #8
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	e000e010 	.word	0xe000e010

08004c84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b082      	sub	sp, #8
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c8c:	6878      	ldr	r0, [r7, #4]
 8004c8e:	f7ff ff29 	bl	8004ae4 <__NVIC_SetPriorityGrouping>
}
 8004c92:	bf00      	nop
 8004c94:	3708      	adds	r7, #8
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}

08004c9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c9a:	b580      	push	{r7, lr}
 8004c9c:	b086      	sub	sp, #24
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	60b9      	str	r1, [r7, #8]
 8004ca4:	607a      	str	r2, [r7, #4]
 8004ca6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004ca8:	f7ff ff40 	bl	8004b2c <__NVIC_GetPriorityGrouping>
 8004cac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	68b9      	ldr	r1, [r7, #8]
 8004cb2:	6978      	ldr	r0, [r7, #20]
 8004cb4:	f7ff ff90 	bl	8004bd8 <NVIC_EncodePriority>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cbe:	4611      	mov	r1, r2
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f7ff ff5f 	bl	8004b84 <__NVIC_SetPriority>
}
 8004cc6:	bf00      	nop
 8004cc8:	3718      	adds	r7, #24
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}

08004cce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cce:	b580      	push	{r7, lr}
 8004cd0:	b082      	sub	sp, #8
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004cd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f7ff ff33 	bl	8004b48 <__NVIC_EnableIRQ>
}
 8004ce2:	bf00      	nop
 8004ce4:	3708      	adds	r7, #8
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}

08004cea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004cea:	b580      	push	{r7, lr}
 8004cec:	b082      	sub	sp, #8
 8004cee:	af00      	add	r7, sp, #0
 8004cf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f7ff ffa4 	bl	8004c40 <SysTick_Config>
 8004cf8:	4603      	mov	r3, r0
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3708      	adds	r7, #8
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}

08004d02 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004d02:	b580      	push	{r7, lr}
 8004d04:	b082      	sub	sp, #8
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d101      	bne.n	8004d14 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e014      	b.n	8004d3e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	791b      	ldrb	r3, [r3, #4]
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d105      	bne.n	8004d2a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f7fc fb5d 	bl	80013e4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2202      	movs	r2, #2
 8004d2e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2201      	movs	r2, #1
 8004d3a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004d3c:	2300      	movs	r3, #0
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3708      	adds	r7, #8
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
	...

08004d48 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b085      	sub	sp, #20
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d101      	bne.n	8004d5c <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e056      	b.n	8004e0a <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	795b      	ldrb	r3, [r3, #5]
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d101      	bne.n	8004d68 <HAL_DAC_Start+0x20>
 8004d64:	2302      	movs	r3, #2
 8004d66:	e050      	b.n	8004e0a <HAL_DAC_Start+0xc2>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2202      	movs	r2, #2
 8004d72:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	6819      	ldr	r1, [r3, #0]
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	f003 0310 	and.w	r3, r3, #16
 8004d80:	2201      	movs	r2, #1
 8004d82:	409a      	lsls	r2, r3
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	430a      	orrs	r2, r1
 8004d8a:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004d8c:	4b22      	ldr	r3, [pc, #136]	@ (8004e18 <HAL_DAC_Start+0xd0>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	099b      	lsrs	r3, r3, #6
 8004d92:	4a22      	ldr	r2, [pc, #136]	@ (8004e1c <HAL_DAC_Start+0xd4>)
 8004d94:	fba2 2303 	umull	r2, r3, r2, r3
 8004d98:	099b      	lsrs	r3, r3, #6
 8004d9a:	3301      	adds	r3, #1
 8004d9c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8004d9e:	e002      	b.n	8004da6 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	3b01      	subs	r3, #1
 8004da4:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d1f9      	bne.n	8004da0 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d10f      	bne.n	8004dd2 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d11d      	bne.n	8004dfc <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	685a      	ldr	r2, [r3, #4]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f042 0201 	orr.w	r2, r2, #1
 8004dce:	605a      	str	r2, [r3, #4]
 8004dd0:	e014      	b.n	8004dfc <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	f003 0310 	and.w	r3, r3, #16
 8004de2:	2102      	movs	r1, #2
 8004de4:	fa01 f303 	lsl.w	r3, r1, r3
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d107      	bne.n	8004dfc <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	685a      	ldr	r2, [r3, #4]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f042 0202 	orr.w	r2, r2, #2
 8004dfa:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004e08:	2300      	movs	r3, #0
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3714      	adds	r7, #20
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
 8004e16:	bf00      	nop
 8004e18:	20000348 	.word	0x20000348
 8004e1c:	053e2d63 	.word	0x053e2d63

08004e20 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b087      	sub	sp, #28
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	607a      	str	r2, [r7, #4]
 8004e2c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d101      	bne.n	8004e3c <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	e018      	b.n	8004e6e <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d105      	bne.n	8004e5a <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004e4e:	697a      	ldr	r2, [r7, #20]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	4413      	add	r3, r2
 8004e54:	3308      	adds	r3, #8
 8004e56:	617b      	str	r3, [r7, #20]
 8004e58:	e004      	b.n	8004e64 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	4413      	add	r3, r2
 8004e60:	3314      	adds	r3, #20
 8004e62:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	461a      	mov	r2, r3
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004e6c:	2300      	movs	r3, #0
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	371c      	adds	r7, #28
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr
	...

08004e7c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b08a      	sub	sp, #40	@ 0x28
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	60f8      	str	r0, [r7, #12]
 8004e84:	60b9      	str	r1, [r7, #8]
 8004e86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d002      	beq.n	8004e98 <HAL_DAC_ConfigChannel+0x1c>
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d101      	bne.n	8004e9c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e1a1      	b.n	80051e0 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	795b      	ldrb	r3, [r3, #5]
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d101      	bne.n	8004eae <HAL_DAC_ConfigChannel+0x32>
 8004eaa:	2302      	movs	r3, #2
 8004eac:	e198      	b.n	80051e0 <HAL_DAC_ConfigChannel+0x364>
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2202      	movs	r2, #2
 8004eb8:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	2b04      	cmp	r3, #4
 8004ec0:	d17a      	bne.n	8004fb8 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8004ec2:	f7fe fce1 	bl	8003888 <HAL_GetTick>
 8004ec6:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d13d      	bne.n	8004f4a <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004ece:	e018      	b.n	8004f02 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004ed0:	f7fe fcda 	bl	8003888 <HAL_GetTick>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	69bb      	ldr	r3, [r7, #24]
 8004ed8:	1ad3      	subs	r3, r2, r3
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d911      	bls.n	8004f02 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ee4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d00a      	beq.n	8004f02 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	691b      	ldr	r3, [r3, #16]
 8004ef0:	f043 0208 	orr.w	r2, r3, #8
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2203      	movs	r2, #3
 8004efc:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004efe:	2303      	movs	r3, #3
 8004f00:	e16e      	b.n	80051e0 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d1df      	bne.n	8004ed0 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68ba      	ldr	r2, [r7, #8]
 8004f16:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004f18:	641a      	str	r2, [r3, #64]	@ 0x40
 8004f1a:	e020      	b.n	8004f5e <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004f1c:	f7fe fcb4 	bl	8003888 <HAL_GetTick>
 8004f20:	4602      	mov	r2, r0
 8004f22:	69bb      	ldr	r3, [r7, #24]
 8004f24:	1ad3      	subs	r3, r2, r3
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d90f      	bls.n	8004f4a <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	da0a      	bge.n	8004f4a <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	691b      	ldr	r3, [r3, #16]
 8004f38:	f043 0208 	orr.w	r2, r3, #8
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2203      	movs	r2, #3
 8004f44:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004f46:	2303      	movs	r3, #3
 8004f48:	e14a      	b.n	80051e0 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	dbe3      	blt.n	8004f1c <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68ba      	ldr	r2, [r7, #8]
 8004f5a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004f5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	f003 0310 	and.w	r3, r3, #16
 8004f6a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8004f6e:	fa01 f303 	lsl.w	r3, r1, r3
 8004f72:	43db      	mvns	r3, r3
 8004f74:	ea02 0103 	and.w	r1, r2, r3
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	f003 0310 	and.w	r3, r3, #16
 8004f82:	409a      	lsls	r2, r3
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	430a      	orrs	r2, r1
 8004f8a:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f003 0310 	and.w	r3, r3, #16
 8004f98:	21ff      	movs	r1, #255	@ 0xff
 8004f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8004f9e:	43db      	mvns	r3, r3
 8004fa0:	ea02 0103 	and.w	r1, r2, r3
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	f003 0310 	and.w	r3, r3, #16
 8004fae:	409a      	lsls	r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	430a      	orrs	r2, r1
 8004fb6:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	69db      	ldr	r3, [r3, #28]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d11d      	bne.n	8004ffc <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fc6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	f003 0310 	and.w	r3, r3, #16
 8004fce:	221f      	movs	r2, #31
 8004fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd4:	43db      	mvns	r3, r3
 8004fd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fd8:	4013      	ands	r3, r2
 8004fda:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	6a1b      	ldr	r3, [r3, #32]
 8004fe0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	f003 0310 	and.w	r3, r3, #16
 8004fe8:	697a      	ldr	r2, [r7, #20]
 8004fea:	fa02 f303 	lsl.w	r3, r2, r3
 8004fee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ffa:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005002:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	f003 0310 	and.w	r3, r3, #16
 800500a:	2207      	movs	r2, #7
 800500c:	fa02 f303 	lsl.w	r3, r2, r3
 8005010:	43db      	mvns	r3, r3
 8005012:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005014:	4013      	ands	r3, r2
 8005016:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	699b      	ldr	r3, [r3, #24]
 800501c:	2b01      	cmp	r3, #1
 800501e:	d102      	bne.n	8005026 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8005020:	2300      	movs	r3, #0
 8005022:	623b      	str	r3, [r7, #32]
 8005024:	e00f      	b.n	8005046 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	699b      	ldr	r3, [r3, #24]
 800502a:	2b02      	cmp	r3, #2
 800502c:	d102      	bne.n	8005034 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800502e:	2301      	movs	r3, #1
 8005030:	623b      	str	r3, [r7, #32]
 8005032:	e008      	b.n	8005046 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	695b      	ldr	r3, [r3, #20]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d102      	bne.n	8005042 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800503c:	2301      	movs	r3, #1
 800503e:	623b      	str	r3, [r7, #32]
 8005040:	e001      	b.n	8005046 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005042:	2300      	movs	r3, #0
 8005044:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	689a      	ldr	r2, [r3, #8]
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	695b      	ldr	r3, [r3, #20]
 800504e:	4313      	orrs	r3, r2
 8005050:	6a3a      	ldr	r2, [r7, #32]
 8005052:	4313      	orrs	r3, r2
 8005054:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f003 0310 	and.w	r3, r3, #16
 800505c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005060:	fa02 f303 	lsl.w	r3, r2, r3
 8005064:	43db      	mvns	r3, r3
 8005066:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005068:	4013      	ands	r3, r2
 800506a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	791b      	ldrb	r3, [r3, #4]
 8005070:	2b01      	cmp	r3, #1
 8005072:	d102      	bne.n	800507a <HAL_DAC_ConfigChannel+0x1fe>
 8005074:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005078:	e000      	b.n	800507c <HAL_DAC_ConfigChannel+0x200>
 800507a:	2300      	movs	r3, #0
 800507c:	697a      	ldr	r2, [r7, #20]
 800507e:	4313      	orrs	r3, r2
 8005080:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f003 0310 	and.w	r3, r3, #16
 8005088:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800508c:	fa02 f303 	lsl.w	r3, r2, r3
 8005090:	43db      	mvns	r3, r3
 8005092:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005094:	4013      	ands	r3, r2
 8005096:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	795b      	ldrb	r3, [r3, #5]
 800509c:	2b01      	cmp	r3, #1
 800509e:	d102      	bne.n	80050a6 <HAL_DAC_ConfigChannel+0x22a>
 80050a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80050a4:	e000      	b.n	80050a8 <HAL_DAC_ConfigChannel+0x22c>
 80050a6:	2300      	movs	r3, #0
 80050a8:	697a      	ldr	r2, [r7, #20]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80050ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80050b4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	d114      	bne.n	80050e8 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80050be:	f001 fe49 	bl	8006d54 <HAL_RCC_GetHCLKFreq>
 80050c2:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	4a48      	ldr	r2, [pc, #288]	@ (80051e8 <HAL_DAC_ConfigChannel+0x36c>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d904      	bls.n	80050d6 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80050cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80050d4:	e00f      	b.n	80050f6 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	4a44      	ldr	r2, [pc, #272]	@ (80051ec <HAL_DAC_ConfigChannel+0x370>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d90a      	bls.n	80050f4 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80050de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80050e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80050e6:	e006      	b.n	80050f6 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050ee:	4313      	orrs	r3, r2
 80050f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80050f2:	e000      	b.n	80050f6 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80050f4:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f003 0310 	and.w	r3, r3, #16
 80050fc:	697a      	ldr	r2, [r7, #20]
 80050fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005102:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005104:	4313      	orrs	r3, r2
 8005106:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800510e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	6819      	ldr	r1, [r3, #0]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f003 0310 	and.w	r3, r3, #16
 800511c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005120:	fa02 f303 	lsl.w	r3, r2, r3
 8005124:	43da      	mvns	r2, r3
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	400a      	ands	r2, r1
 800512c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f003 0310 	and.w	r3, r3, #16
 800513c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005140:	fa02 f303 	lsl.w	r3, r2, r3
 8005144:	43db      	mvns	r3, r3
 8005146:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005148:	4013      	ands	r3, r2
 800514a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f003 0310 	and.w	r3, r3, #16
 8005158:	697a      	ldr	r2, [r7, #20]
 800515a:	fa02 f303 	lsl.w	r3, r2, r3
 800515e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005160:	4313      	orrs	r3, r2
 8005162:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800516a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	6819      	ldr	r1, [r3, #0]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f003 0310 	and.w	r3, r3, #16
 8005178:	22c0      	movs	r2, #192	@ 0xc0
 800517a:	fa02 f303 	lsl.w	r3, r2, r3
 800517e:	43da      	mvns	r2, r3
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	400a      	ands	r2, r1
 8005186:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	68db      	ldr	r3, [r3, #12]
 800518c:	089b      	lsrs	r3, r3, #2
 800518e:	f003 030f 	and.w	r3, r3, #15
 8005192:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	691b      	ldr	r3, [r3, #16]
 8005198:	089b      	lsrs	r3, r3, #2
 800519a:	021b      	lsls	r3, r3, #8
 800519c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80051a0:	697a      	ldr	r2, [r7, #20]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f003 0310 	and.w	r3, r3, #16
 80051b2:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80051b6:	fa01 f303 	lsl.w	r3, r1, r3
 80051ba:	43db      	mvns	r3, r3
 80051bc:	ea02 0103 	and.w	r1, r2, r3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f003 0310 	and.w	r3, r3, #16
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	409a      	lsls	r2, r3
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	430a      	orrs	r2, r1
 80051d0:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2201      	movs	r2, #1
 80051d6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2200      	movs	r2, #0
 80051dc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80051de:	7ffb      	ldrb	r3, [r7, #31]
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3728      	adds	r7, #40	@ 0x28
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	09896800 	.word	0x09896800
 80051ec:	04c4b400 	.word	0x04c4b400

080051f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d101      	bne.n	8005202 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e08d      	b.n	800531e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	461a      	mov	r2, r3
 8005208:	4b47      	ldr	r3, [pc, #284]	@ (8005328 <HAL_DMA_Init+0x138>)
 800520a:	429a      	cmp	r2, r3
 800520c:	d80f      	bhi.n	800522e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	461a      	mov	r2, r3
 8005214:	4b45      	ldr	r3, [pc, #276]	@ (800532c <HAL_DMA_Init+0x13c>)
 8005216:	4413      	add	r3, r2
 8005218:	4a45      	ldr	r2, [pc, #276]	@ (8005330 <HAL_DMA_Init+0x140>)
 800521a:	fba2 2303 	umull	r2, r3, r2, r3
 800521e:	091b      	lsrs	r3, r3, #4
 8005220:	009a      	lsls	r2, r3, #2
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a42      	ldr	r2, [pc, #264]	@ (8005334 <HAL_DMA_Init+0x144>)
 800522a:	641a      	str	r2, [r3, #64]	@ 0x40
 800522c:	e00e      	b.n	800524c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	461a      	mov	r2, r3
 8005234:	4b40      	ldr	r3, [pc, #256]	@ (8005338 <HAL_DMA_Init+0x148>)
 8005236:	4413      	add	r3, r2
 8005238:	4a3d      	ldr	r2, [pc, #244]	@ (8005330 <HAL_DMA_Init+0x140>)
 800523a:	fba2 2303 	umull	r2, r3, r2, r3
 800523e:	091b      	lsrs	r3, r3, #4
 8005240:	009a      	lsls	r2, r3, #2
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	4a3c      	ldr	r2, [pc, #240]	@ (800533c <HAL_DMA_Init+0x14c>)
 800524a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2202      	movs	r2, #2
 8005250:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005262:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005266:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005270:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	691b      	ldr	r3, [r3, #16]
 8005276:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800527c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	699b      	ldr	r3, [r3, #24]
 8005282:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005288:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005290:	68fa      	ldr	r2, [r7, #12]
 8005292:	4313      	orrs	r3, r2
 8005294:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	68fa      	ldr	r2, [r7, #12]
 800529c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f000 fa76 	bl	8005790 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80052ac:	d102      	bne.n	80052b4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	685a      	ldr	r2, [r3, #4]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052bc:	b2d2      	uxtb	r2, r2
 80052be:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80052c8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d010      	beq.n	80052f4 <HAL_DMA_Init+0x104>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	2b04      	cmp	r3, #4
 80052d8:	d80c      	bhi.n	80052f4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f000 fa96 	bl	800580c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052e4:	2200      	movs	r2, #0
 80052e6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ec:	687a      	ldr	r2, [r7, #4]
 80052ee:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80052f0:	605a      	str	r2, [r3, #4]
 80052f2:	e008      	b.n	8005306 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2200      	movs	r2, #0
 8005304:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2201      	movs	r2, #1
 8005310:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800531c:	2300      	movs	r3, #0
}
 800531e:	4618      	mov	r0, r3
 8005320:	3710      	adds	r7, #16
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}
 8005326:	bf00      	nop
 8005328:	40020407 	.word	0x40020407
 800532c:	bffdfff8 	.word	0xbffdfff8
 8005330:	cccccccd 	.word	0xcccccccd
 8005334:	40020000 	.word	0x40020000
 8005338:	bffdfbf8 	.word	0xbffdfbf8
 800533c:	40020400 	.word	0x40020400

08005340 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b086      	sub	sp, #24
 8005344:	af00      	add	r7, sp, #0
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	60b9      	str	r1, [r7, #8]
 800534a:	607a      	str	r2, [r7, #4]
 800534c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800534e:	2300      	movs	r3, #0
 8005350:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005358:	2b01      	cmp	r3, #1
 800535a:	d101      	bne.n	8005360 <HAL_DMA_Start_IT+0x20>
 800535c:	2302      	movs	r3, #2
 800535e:	e066      	b.n	800542e <HAL_DMA_Start_IT+0xee>
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800536e:	b2db      	uxtb	r3, r3
 8005370:	2b01      	cmp	r3, #1
 8005372:	d155      	bne.n	8005420 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2202      	movs	r2, #2
 8005378:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2200      	movs	r2, #0
 8005380:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	681a      	ldr	r2, [r3, #0]
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f022 0201 	bic.w	r2, r2, #1
 8005390:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	687a      	ldr	r2, [r7, #4]
 8005396:	68b9      	ldr	r1, [r7, #8]
 8005398:	68f8      	ldr	r0, [r7, #12]
 800539a:	f000 f9bb 	bl	8005714 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d008      	beq.n	80053b8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f042 020e 	orr.w	r2, r2, #14
 80053b4:	601a      	str	r2, [r3, #0]
 80053b6:	e00f      	b.n	80053d8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f022 0204 	bic.w	r2, r2, #4
 80053c6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f042 020a 	orr.w	r2, r2, #10
 80053d6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d007      	beq.n	80053f6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80053f4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d007      	beq.n	800540e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005408:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800540c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f042 0201 	orr.w	r2, r2, #1
 800541c:	601a      	str	r2, [r3, #0]
 800541e:	e005      	b.n	800542c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2200      	movs	r2, #0
 8005424:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005428:	2302      	movs	r3, #2
 800542a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800542c:	7dfb      	ldrb	r3, [r7, #23]
}
 800542e:	4618      	mov	r0, r3
 8005430:	3718      	adds	r7, #24
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}

08005436 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005436:	b480      	push	{r7}
 8005438:	b085      	sub	sp, #20
 800543a:	af00      	add	r7, sp, #0
 800543c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800543e:	2300      	movs	r3, #0
 8005440:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005448:	b2db      	uxtb	r3, r3
 800544a:	2b02      	cmp	r3, #2
 800544c:	d005      	beq.n	800545a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2204      	movs	r2, #4
 8005452:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	73fb      	strb	r3, [r7, #15]
 8005458:	e037      	b.n	80054ca <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f022 020e 	bic.w	r2, r2, #14
 8005468:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005474:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005478:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f022 0201 	bic.w	r2, r2, #1
 8005488:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800548e:	f003 021f 	and.w	r2, r3, #31
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005496:	2101      	movs	r1, #1
 8005498:	fa01 f202 	lsl.w	r2, r1, r2
 800549c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054a2:	687a      	ldr	r2, [r7, #4]
 80054a4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80054a6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d00c      	beq.n	80054ca <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80054be:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054c4:	687a      	ldr	r2, [r7, #4]
 80054c6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80054c8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2201      	movs	r2, #1
 80054ce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80054da:	7bfb      	ldrb	r3, [r7, #15]
}
 80054dc:	4618      	mov	r0, r3
 80054de:	3714      	adds	r7, #20
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr

080054e8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b084      	sub	sp, #16
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054f0:	2300      	movs	r3, #0
 80054f2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	2b02      	cmp	r3, #2
 80054fe:	d00d      	beq.n	800551c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2204      	movs	r2, #4
 8005504:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2201      	movs	r2, #1
 800550a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	73fb      	strb	r3, [r7, #15]
 800551a:	e047      	b.n	80055ac <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f022 020e 	bic.w	r2, r2, #14
 800552a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f022 0201 	bic.w	r2, r2, #1
 800553a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005546:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800554a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005550:	f003 021f 	and.w	r2, r3, #31
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005558:	2101      	movs	r1, #1
 800555a:	fa01 f202 	lsl.w	r2, r1, r2
 800555e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005568:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800556e:	2b00      	cmp	r3, #0
 8005570:	d00c      	beq.n	800558c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800557c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005580:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005586:	687a      	ldr	r2, [r7, #4]
 8005588:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800558a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2200      	movs	r2, #0
 8005598:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d003      	beq.n	80055ac <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	4798      	blx	r3
    }
  }
  return status;
 80055ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3710      	adds	r7, #16
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}

080055b6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80055b6:	b580      	push	{r7, lr}
 80055b8:	b084      	sub	sp, #16
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055d2:	f003 031f 	and.w	r3, r3, #31
 80055d6:	2204      	movs	r2, #4
 80055d8:	409a      	lsls	r2, r3
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	4013      	ands	r3, r2
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d026      	beq.n	8005630 <HAL_DMA_IRQHandler+0x7a>
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	f003 0304 	and.w	r3, r3, #4
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d021      	beq.n	8005630 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0320 	and.w	r3, r3, #32
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d107      	bne.n	800560a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f022 0204 	bic.w	r2, r2, #4
 8005608:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800560e:	f003 021f 	and.w	r2, r3, #31
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005616:	2104      	movs	r1, #4
 8005618:	fa01 f202 	lsl.w	r2, r1, r2
 800561c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005622:	2b00      	cmp	r3, #0
 8005624:	d071      	beq.n	800570a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800562e:	e06c      	b.n	800570a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005634:	f003 031f 	and.w	r3, r3, #31
 8005638:	2202      	movs	r2, #2
 800563a:	409a      	lsls	r2, r3
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	4013      	ands	r3, r2
 8005640:	2b00      	cmp	r3, #0
 8005642:	d02e      	beq.n	80056a2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	f003 0302 	and.w	r3, r3, #2
 800564a:	2b00      	cmp	r3, #0
 800564c:	d029      	beq.n	80056a2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 0320 	and.w	r3, r3, #32
 8005658:	2b00      	cmp	r3, #0
 800565a:	d10b      	bne.n	8005674 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f022 020a 	bic.w	r2, r2, #10
 800566a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005678:	f003 021f 	and.w	r2, r3, #31
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005680:	2102      	movs	r1, #2
 8005682:	fa01 f202 	lsl.w	r2, r1, r2
 8005686:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2200      	movs	r2, #0
 800568c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005694:	2b00      	cmp	r3, #0
 8005696:	d038      	beq.n	800570a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80056a0:	e033      	b.n	800570a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056a6:	f003 031f 	and.w	r3, r3, #31
 80056aa:	2208      	movs	r2, #8
 80056ac:	409a      	lsls	r2, r3
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	4013      	ands	r3, r2
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d02a      	beq.n	800570c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	f003 0308 	and.w	r3, r3, #8
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d025      	beq.n	800570c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f022 020e 	bic.w	r2, r2, #14
 80056ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056d4:	f003 021f 	and.w	r2, r3, #31
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056dc:	2101      	movs	r1, #1
 80056de:	fa01 f202 	lsl.w	r2, r1, r2
 80056e2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2201      	movs	r2, #1
 80056ee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2200      	movs	r2, #0
 80056f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d004      	beq.n	800570c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800570a:	bf00      	nop
 800570c:	bf00      	nop
}
 800570e:	3710      	adds	r7, #16
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}

08005714 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005714:	b480      	push	{r7}
 8005716:	b085      	sub	sp, #20
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]
 8005720:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005726:	68fa      	ldr	r2, [r7, #12]
 8005728:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800572a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005730:	2b00      	cmp	r3, #0
 8005732:	d004      	beq.n	800573e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005738:	68fa      	ldr	r2, [r7, #12]
 800573a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800573c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005742:	f003 021f 	and.w	r2, r3, #31
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800574a:	2101      	movs	r1, #1
 800574c:	fa01 f202 	lsl.w	r2, r1, r2
 8005750:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	683a      	ldr	r2, [r7, #0]
 8005758:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	2b10      	cmp	r3, #16
 8005760:	d108      	bne.n	8005774 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	68ba      	ldr	r2, [r7, #8]
 8005770:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005772:	e007      	b.n	8005784 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	68ba      	ldr	r2, [r7, #8]
 800577a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	687a      	ldr	r2, [r7, #4]
 8005782:	60da      	str	r2, [r3, #12]
}
 8005784:	bf00      	nop
 8005786:	3714      	adds	r7, #20
 8005788:	46bd      	mov	sp, r7
 800578a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578e:	4770      	bx	lr

08005790 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005790:	b480      	push	{r7}
 8005792:	b087      	sub	sp, #28
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	461a      	mov	r2, r3
 800579e:	4b16      	ldr	r3, [pc, #88]	@ (80057f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d802      	bhi.n	80057aa <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80057a4:	4b15      	ldr	r3, [pc, #84]	@ (80057fc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80057a6:	617b      	str	r3, [r7, #20]
 80057a8:	e001      	b.n	80057ae <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80057aa:	4b15      	ldr	r3, [pc, #84]	@ (8005800 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80057ac:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	3b08      	subs	r3, #8
 80057ba:	4a12      	ldr	r2, [pc, #72]	@ (8005804 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80057bc:	fba2 2303 	umull	r2, r3, r2, r3
 80057c0:	091b      	lsrs	r3, r3, #4
 80057c2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057c8:	089b      	lsrs	r3, r3, #2
 80057ca:	009a      	lsls	r2, r3, #2
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	4413      	add	r3, r2
 80057d0:	461a      	mov	r2, r3
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4a0b      	ldr	r2, [pc, #44]	@ (8005808 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80057da:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f003 031f 	and.w	r3, r3, #31
 80057e2:	2201      	movs	r2, #1
 80057e4:	409a      	lsls	r2, r3
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80057ea:	bf00      	nop
 80057ec:	371c      	adds	r7, #28
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr
 80057f6:	bf00      	nop
 80057f8:	40020407 	.word	0x40020407
 80057fc:	40020800 	.word	0x40020800
 8005800:	40020820 	.word	0x40020820
 8005804:	cccccccd 	.word	0xcccccccd
 8005808:	40020880 	.word	0x40020880

0800580c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800580c:	b480      	push	{r7}
 800580e:	b085      	sub	sp, #20
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	b2db      	uxtb	r3, r3
 800581a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800581c:	68fa      	ldr	r2, [r7, #12]
 800581e:	4b0b      	ldr	r3, [pc, #44]	@ (800584c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005820:	4413      	add	r3, r2
 8005822:	009b      	lsls	r3, r3, #2
 8005824:	461a      	mov	r2, r3
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a08      	ldr	r2, [pc, #32]	@ (8005850 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800582e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	3b01      	subs	r3, #1
 8005834:	f003 031f 	and.w	r3, r3, #31
 8005838:	2201      	movs	r2, #1
 800583a:	409a      	lsls	r2, r3
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005840:	bf00      	nop
 8005842:	3714      	adds	r7, #20
 8005844:	46bd      	mov	sp, r7
 8005846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584a:	4770      	bx	lr
 800584c:	1000823f 	.word	0x1000823f
 8005850:	40020940 	.word	0x40020940

08005854 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d101      	bne.n	8005866 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	e147      	b.n	8005af6 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800586c:	b2db      	uxtb	r3, r3
 800586e:	2b00      	cmp	r3, #0
 8005870:	d106      	bne.n	8005880 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2200      	movs	r2, #0
 8005876:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f7fb fe60 	bl	8001540 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	699a      	ldr	r2, [r3, #24]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f022 0210 	bic.w	r2, r2, #16
 800588e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005890:	f7fd fffa 	bl	8003888 <HAL_GetTick>
 8005894:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005896:	e012      	b.n	80058be <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005898:	f7fd fff6 	bl	8003888 <HAL_GetTick>
 800589c:	4602      	mov	r2, r0
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	1ad3      	subs	r3, r2, r3
 80058a2:	2b0a      	cmp	r3, #10
 80058a4:	d90b      	bls.n	80058be <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058aa:	f043 0201 	orr.w	r2, r3, #1
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2203      	movs	r2, #3
 80058b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e11b      	b.n	8005af6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	699b      	ldr	r3, [r3, #24]
 80058c4:	f003 0308 	and.w	r3, r3, #8
 80058c8:	2b08      	cmp	r3, #8
 80058ca:	d0e5      	beq.n	8005898 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	699a      	ldr	r2, [r3, #24]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f042 0201 	orr.w	r2, r2, #1
 80058da:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80058dc:	f7fd ffd4 	bl	8003888 <HAL_GetTick>
 80058e0:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80058e2:	e012      	b.n	800590a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80058e4:	f7fd ffd0 	bl	8003888 <HAL_GetTick>
 80058e8:	4602      	mov	r2, r0
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	1ad3      	subs	r3, r2, r3
 80058ee:	2b0a      	cmp	r3, #10
 80058f0:	d90b      	bls.n	800590a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058f6:	f043 0201 	orr.w	r2, r3, #1
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2203      	movs	r2, #3
 8005902:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e0f5      	b.n	8005af6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	699b      	ldr	r3, [r3, #24]
 8005910:	f003 0301 	and.w	r3, r3, #1
 8005914:	2b00      	cmp	r3, #0
 8005916:	d0e5      	beq.n	80058e4 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	699a      	ldr	r2, [r3, #24]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f042 0202 	orr.w	r2, r2, #2
 8005926:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a74      	ldr	r2, [pc, #464]	@ (8005b00 <HAL_FDCAN_Init+0x2ac>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d103      	bne.n	800593a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8005932:	4a74      	ldr	r2, [pc, #464]	@ (8005b04 <HAL_FDCAN_Init+0x2b0>)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	7c1b      	ldrb	r3, [r3, #16]
 800593e:	2b01      	cmp	r3, #1
 8005940:	d108      	bne.n	8005954 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	699a      	ldr	r2, [r3, #24]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005950:	619a      	str	r2, [r3, #24]
 8005952:	e007      	b.n	8005964 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	699a      	ldr	r2, [r3, #24]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005962:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	7c5b      	ldrb	r3, [r3, #17]
 8005968:	2b01      	cmp	r3, #1
 800596a:	d108      	bne.n	800597e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	699a      	ldr	r2, [r3, #24]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800597a:	619a      	str	r2, [r3, #24]
 800597c:	e007      	b.n	800598e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	699a      	ldr	r2, [r3, #24]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800598c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	7c9b      	ldrb	r3, [r3, #18]
 8005992:	2b01      	cmp	r3, #1
 8005994:	d108      	bne.n	80059a8 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	699a      	ldr	r2, [r3, #24]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80059a4:	619a      	str	r2, [r3, #24]
 80059a6:	e007      	b.n	80059b8 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	699a      	ldr	r2, [r3, #24]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80059b6:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	699b      	ldr	r3, [r3, #24]
 80059be:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	689a      	ldr	r2, [r3, #8]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	430a      	orrs	r2, r1
 80059cc:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	699a      	ldr	r2, [r3, #24]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80059dc:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	691a      	ldr	r2, [r3, #16]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f022 0210 	bic.w	r2, r2, #16
 80059ec:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	68db      	ldr	r3, [r3, #12]
 80059f2:	2b01      	cmp	r3, #1
 80059f4:	d108      	bne.n	8005a08 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	699a      	ldr	r2, [r3, #24]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f042 0204 	orr.w	r2, r2, #4
 8005a04:	619a      	str	r2, [r3, #24]
 8005a06:	e02c      	b.n	8005a62 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d028      	beq.n	8005a62 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	2b02      	cmp	r3, #2
 8005a16:	d01c      	beq.n	8005a52 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	699a      	ldr	r2, [r3, #24]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005a26:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	691a      	ldr	r2, [r3, #16]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f042 0210 	orr.w	r2, r2, #16
 8005a36:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	2b03      	cmp	r3, #3
 8005a3e:	d110      	bne.n	8005a62 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	699a      	ldr	r2, [r3, #24]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f042 0220 	orr.w	r2, r2, #32
 8005a4e:	619a      	str	r2, [r3, #24]
 8005a50:	e007      	b.n	8005a62 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	699a      	ldr	r2, [r3, #24]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f042 0220 	orr.w	r2, r2, #32
 8005a60:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	699b      	ldr	r3, [r3, #24]
 8005a66:	3b01      	subs	r3, #1
 8005a68:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	69db      	ldr	r3, [r3, #28]
 8005a6e:	3b01      	subs	r3, #1
 8005a70:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005a72:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6a1b      	ldr	r3, [r3, #32]
 8005a78:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005a7a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	695b      	ldr	r3, [r3, #20]
 8005a82:	3b01      	subs	r3, #1
 8005a84:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005a8a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005a8c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a96:	d115      	bne.n	8005ac4 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a9c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa2:	3b01      	subs	r3, #1
 8005aa4:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005aa6:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aac:	3b01      	subs	r3, #1
 8005aae:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005ab0:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ab8:	3b01      	subs	r3, #1
 8005aba:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005ac0:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005ac2:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	430a      	orrs	r2, r1
 8005ad6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f000 f9a2 	bl	8005e24 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8005af4:	2300      	movs	r3, #0
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3710      	adds	r7, #16
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}
 8005afe:	bf00      	nop
 8005b00:	40006400 	.word	0x40006400
 8005b04:	40006500 	.word	0x40006500

08005b08 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b08c      	sub	sp, #48	@ 0x30
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b16:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8005b1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b24:	4013      	ands	r3, r2
 8005b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b2e:	f003 0307 	and.w	r3, r3, #7
 8005b32:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b3c:	4013      	ands	r3, r2
 8005b3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b4a:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b54:	4013      	ands	r3, r2
 8005b56:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b5e:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8005b62:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b6a:	6a3a      	ldr	r2, [r7, #32]
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b76:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8005b7a:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b82:	69fa      	ldr	r2, [r7, #28]
 8005b84:	4013      	ands	r3, r2
 8005b86:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b8e:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b96:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d00b      	beq.n	8005bba <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d006      	beq.n	8005bba <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	2240      	movs	r2, #64	@ 0x40
 8005bb2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f000 f916 	bl	8005de6 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d019      	beq.n	8005bf8 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8005bc4:	69bb      	ldr	r3, [r7, #24]
 8005bc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d014      	beq.n	8005bf8 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005bd6:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005be0:	693a      	ldr	r2, [r7, #16]
 8005be2:	4013      	ands	r3, r2
 8005be4:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005bee:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005bf0:	6939      	ldr	r1, [r7, #16]
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f000 f8d8 	bl	8005da8 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005bf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d007      	beq.n	8005c0e <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c04:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8005c06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f000 f8a2 	bl	8005d52 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8005c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d007      	beq.n	8005c24 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c1a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005c1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f7fb fecc 	bl	80019bc <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d007      	beq.n	8005c3a <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c30:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005c32:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f000 f897 	bl	8005d68 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d00c      	beq.n	8005c5e <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005c44:	69bb      	ldr	r3, [r7, #24]
 8005c46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d007      	beq.n	8005c5e <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c56:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 f890 	bl	8005d7e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d018      	beq.n	8005c9a <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8005c68:	69bb      	ldr	r3, [r7, #24]
 8005c6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d013      	beq.n	8005c9a <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005c7a:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005c84:	68fa      	ldr	r2, [r7, #12]
 8005c86:	4013      	ands	r3, r2
 8005c88:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	2280      	movs	r2, #128	@ 0x80
 8005c90:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005c92:	68f9      	ldr	r1, [r7, #12]
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f000 f87c 	bl	8005d92 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d00c      	beq.n	8005cbe <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d007      	beq.n	8005cbe <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005cb6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f000 f880 	bl	8005dbe <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d00c      	beq.n	8005ce2 <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8005cc8:	69bb      	ldr	r3, [r7, #24]
 8005cca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d007      	beq.n	8005ce2 <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005cda:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f000 f878 	bl	8005dd2 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d00f      	beq.n	8005d0c <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8005cec:	69bb      	ldr	r3, [r7, #24]
 8005cee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d00a      	beq.n	8005d0c <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005cfe:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d04:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005d0c:	69fb      	ldr	r3, [r7, #28]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d007      	beq.n	8005d22 <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	69fa      	ldr	r2, [r7, #28]
 8005d18:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005d1a:	69f9      	ldr	r1, [r7, #28]
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f000 f876 	bl	8005e0e <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005d22:	6a3b      	ldr	r3, [r7, #32]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d009      	beq.n	8005d3c <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	6a3a      	ldr	r2, [r7, #32]
 8005d2e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005d34:	6a3b      	ldr	r3, [r7, #32]
 8005d36:	431a      	orrs	r2, r3
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d002      	beq.n	8005d4a <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	f000 f858 	bl	8005dfa <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005d4a:	bf00      	nop
 8005d4c:	3730      	adds	r7, #48	@ 0x30
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}

08005d52 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005d52:	b480      	push	{r7}
 8005d54:	b083      	sub	sp, #12
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	6078      	str	r0, [r7, #4]
 8005d5a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005d5c:	bf00      	nop
 8005d5e:	370c      	adds	r7, #12
 8005d60:	46bd      	mov	sp, r7
 8005d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d66:	4770      	bx	lr

08005d68 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b083      	sub	sp, #12
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8005d72:	bf00      	nop
 8005d74:	370c      	adds	r7, #12
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr

08005d7e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005d7e:	b480      	push	{r7}
 8005d80:	b083      	sub	sp, #12
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005d86:	bf00      	nop
 8005d88:	370c      	adds	r7, #12
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr

08005d92 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005d92:	b480      	push	{r7}
 8005d94:	b083      	sub	sp, #12
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	6078      	str	r0, [r7, #4]
 8005d9a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005d9c:	bf00      	nop
 8005d9e:	370c      	adds	r7, #12
 8005da0:	46bd      	mov	sp, r7
 8005da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da6:	4770      	bx	lr

08005da8 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b083      	sub	sp, #12
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005db2:	bf00      	nop
 8005db4:	370c      	adds	r7, #12
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr

08005dbe <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005dbe:	b480      	push	{r7}
 8005dc0:	b083      	sub	sp, #12
 8005dc2:	af00      	add	r7, sp, #0
 8005dc4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005dc6:	bf00      	nop
 8005dc8:	370c      	adds	r7, #12
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd0:	4770      	bx	lr

08005dd2 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005dd2:	b480      	push	{r7}
 8005dd4:	b083      	sub	sp, #12
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005dda:	bf00      	nop
 8005ddc:	370c      	adds	r7, #12
 8005dde:	46bd      	mov	sp, r7
 8005de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de4:	4770      	bx	lr

08005de6 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005de6:	b480      	push	{r7}
 8005de8:	b083      	sub	sp, #12
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005dee:	bf00      	nop
 8005df0:	370c      	adds	r7, #12
 8005df2:	46bd      	mov	sp, r7
 8005df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df8:	4770      	bx	lr

08005dfa <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005dfa:	b480      	push	{r7}
 8005dfc:	b083      	sub	sp, #12
 8005dfe:	af00      	add	r7, sp, #0
 8005e00:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005e02:	bf00      	nop
 8005e04:	370c      	adds	r7, #12
 8005e06:	46bd      	mov	sp, r7
 8005e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0c:	4770      	bx	lr

08005e0e <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005e0e:	b480      	push	{r7}
 8005e10:	b083      	sub	sp, #12
 8005e12:	af00      	add	r7, sp, #0
 8005e14:	6078      	str	r0, [r7, #4]
 8005e16:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005e18:	bf00      	nop
 8005e1a:	370c      	adds	r7, #12
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e22:	4770      	bx	lr

08005e24 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b085      	sub	sp, #20
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005e2c:	4b30      	ldr	r3, [pc, #192]	@ (8005ef0 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8005e2e:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a2f      	ldr	r2, [pc, #188]	@ (8005ef4 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d103      	bne.n	8005e42 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005e40:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a2c      	ldr	r2, [pc, #176]	@ (8005ef8 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d103      	bne.n	8005e54 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 8005e52:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	68ba      	ldr	r2, [r7, #8]
 8005e58:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e62:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e6a:	041a      	lsls	r2, r3, #16
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	430a      	orrs	r2, r1
 8005e72:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e88:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e90:	061a      	lsls	r2, r3, #24
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	430a      	orrs	r2, r1
 8005e98:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	60fb      	str	r3, [r7, #12]
 8005ec8:	e005      	b.n	8005ed6 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	3304      	adds	r3, #4
 8005ed4:	60fb      	str	r3, [r7, #12]
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005edc:	68fa      	ldr	r2, [r7, #12]
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d3f3      	bcc.n	8005eca <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8005ee2:	bf00      	nop
 8005ee4:	bf00      	nop
 8005ee6:	3714      	adds	r7, #20
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr
 8005ef0:	4000a400 	.word	0x4000a400
 8005ef4:	40006800 	.word	0x40006800
 8005ef8:	40006c00 	.word	0x40006c00

08005efc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b087      	sub	sp, #28
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005f06:	2300      	movs	r3, #0
 8005f08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005f0a:	e15a      	b.n	80061c2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	2101      	movs	r1, #1
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	fa01 f303 	lsl.w	r3, r1, r3
 8005f18:	4013      	ands	r3, r2
 8005f1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	f000 814c 	beq.w	80061bc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	f003 0303 	and.w	r3, r3, #3
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d005      	beq.n	8005f3c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005f38:	2b02      	cmp	r3, #2
 8005f3a:	d130      	bne.n	8005f9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	005b      	lsls	r3, r3, #1
 8005f46:	2203      	movs	r2, #3
 8005f48:	fa02 f303 	lsl.w	r3, r2, r3
 8005f4c:	43db      	mvns	r3, r3
 8005f4e:	693a      	ldr	r2, [r7, #16]
 8005f50:	4013      	ands	r3, r2
 8005f52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	68da      	ldr	r2, [r3, #12]
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	005b      	lsls	r3, r3, #1
 8005f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f60:	693a      	ldr	r2, [r7, #16]
 8005f62:	4313      	orrs	r3, r2
 8005f64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	693a      	ldr	r2, [r7, #16]
 8005f6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f72:	2201      	movs	r2, #1
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	fa02 f303 	lsl.w	r3, r2, r3
 8005f7a:	43db      	mvns	r3, r3
 8005f7c:	693a      	ldr	r2, [r7, #16]
 8005f7e:	4013      	ands	r3, r2
 8005f80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	091b      	lsrs	r3, r3, #4
 8005f88:	f003 0201 	and.w	r2, r3, #1
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f92:	693a      	ldr	r2, [r7, #16]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	693a      	ldr	r2, [r7, #16]
 8005f9c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	f003 0303 	and.w	r3, r3, #3
 8005fa6:	2b03      	cmp	r3, #3
 8005fa8:	d017      	beq.n	8005fda <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	68db      	ldr	r3, [r3, #12]
 8005fae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	005b      	lsls	r3, r3, #1
 8005fb4:	2203      	movs	r2, #3
 8005fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fba:	43db      	mvns	r3, r3
 8005fbc:	693a      	ldr	r2, [r7, #16]
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	689a      	ldr	r2, [r3, #8]
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	005b      	lsls	r3, r3, #1
 8005fca:	fa02 f303 	lsl.w	r3, r2, r3
 8005fce:	693a      	ldr	r2, [r7, #16]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	693a      	ldr	r2, [r7, #16]
 8005fd8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	f003 0303 	and.w	r3, r3, #3
 8005fe2:	2b02      	cmp	r3, #2
 8005fe4:	d123      	bne.n	800602e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	08da      	lsrs	r2, r3, #3
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	3208      	adds	r2, #8
 8005fee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ff2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	f003 0307 	and.w	r3, r3, #7
 8005ffa:	009b      	lsls	r3, r3, #2
 8005ffc:	220f      	movs	r2, #15
 8005ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8006002:	43db      	mvns	r3, r3
 8006004:	693a      	ldr	r2, [r7, #16]
 8006006:	4013      	ands	r3, r2
 8006008:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	691a      	ldr	r2, [r3, #16]
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	f003 0307 	and.w	r3, r3, #7
 8006014:	009b      	lsls	r3, r3, #2
 8006016:	fa02 f303 	lsl.w	r3, r2, r3
 800601a:	693a      	ldr	r2, [r7, #16]
 800601c:	4313      	orrs	r3, r2
 800601e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	08da      	lsrs	r2, r3, #3
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	3208      	adds	r2, #8
 8006028:	6939      	ldr	r1, [r7, #16]
 800602a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	005b      	lsls	r3, r3, #1
 8006038:	2203      	movs	r2, #3
 800603a:	fa02 f303 	lsl.w	r3, r2, r3
 800603e:	43db      	mvns	r3, r3
 8006040:	693a      	ldr	r2, [r7, #16]
 8006042:	4013      	ands	r3, r2
 8006044:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	f003 0203 	and.w	r2, r3, #3
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	005b      	lsls	r3, r3, #1
 8006052:	fa02 f303 	lsl.w	r3, r2, r3
 8006056:	693a      	ldr	r2, [r7, #16]
 8006058:	4313      	orrs	r3, r2
 800605a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	693a      	ldr	r2, [r7, #16]
 8006060:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800606a:	2b00      	cmp	r3, #0
 800606c:	f000 80a6 	beq.w	80061bc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006070:	4b5b      	ldr	r3, [pc, #364]	@ (80061e0 <HAL_GPIO_Init+0x2e4>)
 8006072:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006074:	4a5a      	ldr	r2, [pc, #360]	@ (80061e0 <HAL_GPIO_Init+0x2e4>)
 8006076:	f043 0301 	orr.w	r3, r3, #1
 800607a:	6613      	str	r3, [r2, #96]	@ 0x60
 800607c:	4b58      	ldr	r3, [pc, #352]	@ (80061e0 <HAL_GPIO_Init+0x2e4>)
 800607e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006080:	f003 0301 	and.w	r3, r3, #1
 8006084:	60bb      	str	r3, [r7, #8]
 8006086:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006088:	4a56      	ldr	r2, [pc, #344]	@ (80061e4 <HAL_GPIO_Init+0x2e8>)
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	089b      	lsrs	r3, r3, #2
 800608e:	3302      	adds	r3, #2
 8006090:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006094:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	f003 0303 	and.w	r3, r3, #3
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	220f      	movs	r2, #15
 80060a0:	fa02 f303 	lsl.w	r3, r2, r3
 80060a4:	43db      	mvns	r3, r3
 80060a6:	693a      	ldr	r2, [r7, #16]
 80060a8:	4013      	ands	r3, r2
 80060aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80060b2:	d01f      	beq.n	80060f4 <HAL_GPIO_Init+0x1f8>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	4a4c      	ldr	r2, [pc, #304]	@ (80061e8 <HAL_GPIO_Init+0x2ec>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d019      	beq.n	80060f0 <HAL_GPIO_Init+0x1f4>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	4a4b      	ldr	r2, [pc, #300]	@ (80061ec <HAL_GPIO_Init+0x2f0>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d013      	beq.n	80060ec <HAL_GPIO_Init+0x1f0>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	4a4a      	ldr	r2, [pc, #296]	@ (80061f0 <HAL_GPIO_Init+0x2f4>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d00d      	beq.n	80060e8 <HAL_GPIO_Init+0x1ec>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	4a49      	ldr	r2, [pc, #292]	@ (80061f4 <HAL_GPIO_Init+0x2f8>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d007      	beq.n	80060e4 <HAL_GPIO_Init+0x1e8>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	4a48      	ldr	r2, [pc, #288]	@ (80061f8 <HAL_GPIO_Init+0x2fc>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d101      	bne.n	80060e0 <HAL_GPIO_Init+0x1e4>
 80060dc:	2305      	movs	r3, #5
 80060de:	e00a      	b.n	80060f6 <HAL_GPIO_Init+0x1fa>
 80060e0:	2306      	movs	r3, #6
 80060e2:	e008      	b.n	80060f6 <HAL_GPIO_Init+0x1fa>
 80060e4:	2304      	movs	r3, #4
 80060e6:	e006      	b.n	80060f6 <HAL_GPIO_Init+0x1fa>
 80060e8:	2303      	movs	r3, #3
 80060ea:	e004      	b.n	80060f6 <HAL_GPIO_Init+0x1fa>
 80060ec:	2302      	movs	r3, #2
 80060ee:	e002      	b.n	80060f6 <HAL_GPIO_Init+0x1fa>
 80060f0:	2301      	movs	r3, #1
 80060f2:	e000      	b.n	80060f6 <HAL_GPIO_Init+0x1fa>
 80060f4:	2300      	movs	r3, #0
 80060f6:	697a      	ldr	r2, [r7, #20]
 80060f8:	f002 0203 	and.w	r2, r2, #3
 80060fc:	0092      	lsls	r2, r2, #2
 80060fe:	4093      	lsls	r3, r2
 8006100:	693a      	ldr	r2, [r7, #16]
 8006102:	4313      	orrs	r3, r2
 8006104:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006106:	4937      	ldr	r1, [pc, #220]	@ (80061e4 <HAL_GPIO_Init+0x2e8>)
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	089b      	lsrs	r3, r3, #2
 800610c:	3302      	adds	r3, #2
 800610e:	693a      	ldr	r2, [r7, #16]
 8006110:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006114:	4b39      	ldr	r3, [pc, #228]	@ (80061fc <HAL_GPIO_Init+0x300>)
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	43db      	mvns	r3, r3
 800611e:	693a      	ldr	r2, [r7, #16]
 8006120:	4013      	ands	r3, r2
 8006122:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800612c:	2b00      	cmp	r3, #0
 800612e:	d003      	beq.n	8006138 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006130:	693a      	ldr	r2, [r7, #16]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	4313      	orrs	r3, r2
 8006136:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006138:	4a30      	ldr	r2, [pc, #192]	@ (80061fc <HAL_GPIO_Init+0x300>)
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800613e:	4b2f      	ldr	r3, [pc, #188]	@ (80061fc <HAL_GPIO_Init+0x300>)
 8006140:	68db      	ldr	r3, [r3, #12]
 8006142:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	43db      	mvns	r3, r3
 8006148:	693a      	ldr	r2, [r7, #16]
 800614a:	4013      	ands	r3, r2
 800614c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006156:	2b00      	cmp	r3, #0
 8006158:	d003      	beq.n	8006162 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800615a:	693a      	ldr	r2, [r7, #16]
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	4313      	orrs	r3, r2
 8006160:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006162:	4a26      	ldr	r2, [pc, #152]	@ (80061fc <HAL_GPIO_Init+0x300>)
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006168:	4b24      	ldr	r3, [pc, #144]	@ (80061fc <HAL_GPIO_Init+0x300>)
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	43db      	mvns	r3, r3
 8006172:	693a      	ldr	r2, [r7, #16]
 8006174:	4013      	ands	r3, r2
 8006176:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006180:	2b00      	cmp	r3, #0
 8006182:	d003      	beq.n	800618c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006184:	693a      	ldr	r2, [r7, #16]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	4313      	orrs	r3, r2
 800618a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800618c:	4a1b      	ldr	r2, [pc, #108]	@ (80061fc <HAL_GPIO_Init+0x300>)
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006192:	4b1a      	ldr	r3, [pc, #104]	@ (80061fc <HAL_GPIO_Init+0x300>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	43db      	mvns	r3, r3
 800619c:	693a      	ldr	r2, [r7, #16]
 800619e:	4013      	ands	r3, r2
 80061a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d003      	beq.n	80061b6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80061ae:	693a      	ldr	r2, [r7, #16]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	4313      	orrs	r3, r2
 80061b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80061b6:	4a11      	ldr	r2, [pc, #68]	@ (80061fc <HAL_GPIO_Init+0x300>)
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	3301      	adds	r3, #1
 80061c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	fa22 f303 	lsr.w	r3, r2, r3
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	f47f ae9d 	bne.w	8005f0c <HAL_GPIO_Init+0x10>
  }
}
 80061d2:	bf00      	nop
 80061d4:	bf00      	nop
 80061d6:	371c      	adds	r7, #28
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr
 80061e0:	40021000 	.word	0x40021000
 80061e4:	40010000 	.word	0x40010000
 80061e8:	48000400 	.word	0x48000400
 80061ec:	48000800 	.word	0x48000800
 80061f0:	48000c00 	.word	0x48000c00
 80061f4:	48001000 	.word	0x48001000
 80061f8:	48001400 	.word	0x48001400
 80061fc:	40010400 	.word	0x40010400

08006200 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006200:	b480      	push	{r7}
 8006202:	b085      	sub	sp, #20
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
 8006208:	460b      	mov	r3, r1
 800620a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	691a      	ldr	r2, [r3, #16]
 8006210:	887b      	ldrh	r3, [r7, #2]
 8006212:	4013      	ands	r3, r2
 8006214:	2b00      	cmp	r3, #0
 8006216:	d002      	beq.n	800621e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006218:	2301      	movs	r3, #1
 800621a:	73fb      	strb	r3, [r7, #15]
 800621c:	e001      	b.n	8006222 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800621e:	2300      	movs	r3, #0
 8006220:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006222:	7bfb      	ldrb	r3, [r7, #15]
}
 8006224:	4618      	mov	r0, r3
 8006226:	3714      	adds	r7, #20
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr

08006230 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006230:	b480      	push	{r7}
 8006232:	b083      	sub	sp, #12
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	460b      	mov	r3, r1
 800623a:	807b      	strh	r3, [r7, #2]
 800623c:	4613      	mov	r3, r2
 800623e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006240:	787b      	ldrb	r3, [r7, #1]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d003      	beq.n	800624e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006246:	887a      	ldrh	r2, [r7, #2]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800624c:	e002      	b.n	8006254 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800624e:	887a      	ldrh	r2, [r7, #2]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006254:	bf00      	nop
 8006256:	370c      	adds	r7, #12
 8006258:	46bd      	mov	sp, r7
 800625a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625e:	4770      	bx	lr

08006260 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b082      	sub	sp, #8
 8006264:	af00      	add	r7, sp, #0
 8006266:	4603      	mov	r3, r0
 8006268:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800626a:	4b08      	ldr	r3, [pc, #32]	@ (800628c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800626c:	695a      	ldr	r2, [r3, #20]
 800626e:	88fb      	ldrh	r3, [r7, #6]
 8006270:	4013      	ands	r3, r2
 8006272:	2b00      	cmp	r3, #0
 8006274:	d006      	beq.n	8006284 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006276:	4a05      	ldr	r2, [pc, #20]	@ (800628c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006278:	88fb      	ldrh	r3, [r7, #6]
 800627a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800627c:	88fb      	ldrh	r3, [r7, #6]
 800627e:	4618      	mov	r0, r3
 8006280:	f7fb fb7a 	bl	8001978 <HAL_GPIO_EXTI_Callback>
  }
}
 8006284:	bf00      	nop
 8006286:	3708      	adds	r7, #8
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}
 800628c:	40010400 	.word	0x40010400

08006290 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006290:	b480      	push	{r7}
 8006292:	b085      	sub	sp, #20
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d141      	bne.n	8006322 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800629e:	4b4b      	ldr	r3, [pc, #300]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80062a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062aa:	d131      	bne.n	8006310 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80062ac:	4b47      	ldr	r3, [pc, #284]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80062ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062b2:	4a46      	ldr	r2, [pc, #280]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80062b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80062bc:	4b43      	ldr	r3, [pc, #268]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80062c4:	4a41      	ldr	r2, [pc, #260]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80062c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80062ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80062cc:	4b40      	ldr	r3, [pc, #256]	@ (80063d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	2232      	movs	r2, #50	@ 0x32
 80062d2:	fb02 f303 	mul.w	r3, r2, r3
 80062d6:	4a3f      	ldr	r2, [pc, #252]	@ (80063d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80062d8:	fba2 2303 	umull	r2, r3, r2, r3
 80062dc:	0c9b      	lsrs	r3, r3, #18
 80062de:	3301      	adds	r3, #1
 80062e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80062e2:	e002      	b.n	80062ea <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	3b01      	subs	r3, #1
 80062e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80062ea:	4b38      	ldr	r3, [pc, #224]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80062ec:	695b      	ldr	r3, [r3, #20]
 80062ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062f6:	d102      	bne.n	80062fe <HAL_PWREx_ControlVoltageScaling+0x6e>
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d1f2      	bne.n	80062e4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80062fe:	4b33      	ldr	r3, [pc, #204]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006300:	695b      	ldr	r3, [r3, #20]
 8006302:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006306:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800630a:	d158      	bne.n	80063be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800630c:	2303      	movs	r3, #3
 800630e:	e057      	b.n	80063c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006310:	4b2e      	ldr	r3, [pc, #184]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006312:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006316:	4a2d      	ldr	r2, [pc, #180]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006318:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800631c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006320:	e04d      	b.n	80063be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006328:	d141      	bne.n	80063ae <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800632a:	4b28      	ldr	r3, [pc, #160]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006332:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006336:	d131      	bne.n	800639c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006338:	4b24      	ldr	r3, [pc, #144]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800633a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800633e:	4a23      	ldr	r2, [pc, #140]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006340:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006344:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006348:	4b20      	ldr	r3, [pc, #128]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006350:	4a1e      	ldr	r2, [pc, #120]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006352:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006356:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006358:	4b1d      	ldr	r3, [pc, #116]	@ (80063d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2232      	movs	r2, #50	@ 0x32
 800635e:	fb02 f303 	mul.w	r3, r2, r3
 8006362:	4a1c      	ldr	r2, [pc, #112]	@ (80063d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006364:	fba2 2303 	umull	r2, r3, r2, r3
 8006368:	0c9b      	lsrs	r3, r3, #18
 800636a:	3301      	adds	r3, #1
 800636c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800636e:	e002      	b.n	8006376 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	3b01      	subs	r3, #1
 8006374:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006376:	4b15      	ldr	r3, [pc, #84]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006378:	695b      	ldr	r3, [r3, #20]
 800637a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800637e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006382:	d102      	bne.n	800638a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d1f2      	bne.n	8006370 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800638a:	4b10      	ldr	r3, [pc, #64]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800638c:	695b      	ldr	r3, [r3, #20]
 800638e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006392:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006396:	d112      	bne.n	80063be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006398:	2303      	movs	r3, #3
 800639a:	e011      	b.n	80063c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800639c:	4b0b      	ldr	r3, [pc, #44]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800639e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063a2:	4a0a      	ldr	r2, [pc, #40]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80063ac:	e007      	b.n	80063be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80063ae:	4b07      	ldr	r3, [pc, #28]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80063b6:	4a05      	ldr	r2, [pc, #20]	@ (80063cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063b8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80063bc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80063be:	2300      	movs	r3, #0
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	3714      	adds	r7, #20
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr
 80063cc:	40007000 	.word	0x40007000
 80063d0:	20000348 	.word	0x20000348
 80063d4:	431bde83 	.word	0x431bde83

080063d8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80063d8:	b480      	push	{r7}
 80063da:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80063dc:	4b05      	ldr	r3, [pc, #20]	@ (80063f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	4a04      	ldr	r2, [pc, #16]	@ (80063f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80063e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80063e6:	6093      	str	r3, [r2, #8]
}
 80063e8:	bf00      	nop
 80063ea:	46bd      	mov	sp, r7
 80063ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f0:	4770      	bx	lr
 80063f2:	bf00      	nop
 80063f4:	40007000 	.word	0x40007000

080063f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b088      	sub	sp, #32
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d101      	bne.n	800640a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e2fe      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f003 0301 	and.w	r3, r3, #1
 8006412:	2b00      	cmp	r3, #0
 8006414:	d075      	beq.n	8006502 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006416:	4b97      	ldr	r3, [pc, #604]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	f003 030c 	and.w	r3, r3, #12
 800641e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006420:	4b94      	ldr	r3, [pc, #592]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 8006422:	68db      	ldr	r3, [r3, #12]
 8006424:	f003 0303 	and.w	r3, r3, #3
 8006428:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800642a:	69bb      	ldr	r3, [r7, #24]
 800642c:	2b0c      	cmp	r3, #12
 800642e:	d102      	bne.n	8006436 <HAL_RCC_OscConfig+0x3e>
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	2b03      	cmp	r3, #3
 8006434:	d002      	beq.n	800643c <HAL_RCC_OscConfig+0x44>
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	2b08      	cmp	r3, #8
 800643a:	d10b      	bne.n	8006454 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800643c:	4b8d      	ldr	r3, [pc, #564]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006444:	2b00      	cmp	r3, #0
 8006446:	d05b      	beq.n	8006500 <HAL_RCC_OscConfig+0x108>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d157      	bne.n	8006500 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e2d9      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800645c:	d106      	bne.n	800646c <HAL_RCC_OscConfig+0x74>
 800645e:	4b85      	ldr	r3, [pc, #532]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a84      	ldr	r2, [pc, #528]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 8006464:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006468:	6013      	str	r3, [r2, #0]
 800646a:	e01d      	b.n	80064a8 <HAL_RCC_OscConfig+0xb0>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006474:	d10c      	bne.n	8006490 <HAL_RCC_OscConfig+0x98>
 8006476:	4b7f      	ldr	r3, [pc, #508]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a7e      	ldr	r2, [pc, #504]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 800647c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006480:	6013      	str	r3, [r2, #0]
 8006482:	4b7c      	ldr	r3, [pc, #496]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a7b      	ldr	r2, [pc, #492]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 8006488:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800648c:	6013      	str	r3, [r2, #0]
 800648e:	e00b      	b.n	80064a8 <HAL_RCC_OscConfig+0xb0>
 8006490:	4b78      	ldr	r3, [pc, #480]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a77      	ldr	r2, [pc, #476]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 8006496:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800649a:	6013      	str	r3, [r2, #0]
 800649c:	4b75      	ldr	r3, [pc, #468]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a74      	ldr	r2, [pc, #464]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 80064a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80064a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	685b      	ldr	r3, [r3, #4]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d013      	beq.n	80064d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064b0:	f7fd f9ea 	bl	8003888 <HAL_GetTick>
 80064b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80064b6:	e008      	b.n	80064ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80064b8:	f7fd f9e6 	bl	8003888 <HAL_GetTick>
 80064bc:	4602      	mov	r2, r0
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	1ad3      	subs	r3, r2, r3
 80064c2:	2b64      	cmp	r3, #100	@ 0x64
 80064c4:	d901      	bls.n	80064ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80064c6:	2303      	movs	r3, #3
 80064c8:	e29e      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80064ca:	4b6a      	ldr	r3, [pc, #424]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d0f0      	beq.n	80064b8 <HAL_RCC_OscConfig+0xc0>
 80064d6:	e014      	b.n	8006502 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064d8:	f7fd f9d6 	bl	8003888 <HAL_GetTick>
 80064dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80064de:	e008      	b.n	80064f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80064e0:	f7fd f9d2 	bl	8003888 <HAL_GetTick>
 80064e4:	4602      	mov	r2, r0
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	1ad3      	subs	r3, r2, r3
 80064ea:	2b64      	cmp	r3, #100	@ 0x64
 80064ec:	d901      	bls.n	80064f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80064ee:	2303      	movs	r3, #3
 80064f0:	e28a      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80064f2:	4b60      	ldr	r3, [pc, #384]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d1f0      	bne.n	80064e0 <HAL_RCC_OscConfig+0xe8>
 80064fe:	e000      	b.n	8006502 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006500:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f003 0302 	and.w	r3, r3, #2
 800650a:	2b00      	cmp	r3, #0
 800650c:	d075      	beq.n	80065fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800650e:	4b59      	ldr	r3, [pc, #356]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f003 030c 	and.w	r3, r3, #12
 8006516:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006518:	4b56      	ldr	r3, [pc, #344]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 800651a:	68db      	ldr	r3, [r3, #12]
 800651c:	f003 0303 	and.w	r3, r3, #3
 8006520:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006522:	69bb      	ldr	r3, [r7, #24]
 8006524:	2b0c      	cmp	r3, #12
 8006526:	d102      	bne.n	800652e <HAL_RCC_OscConfig+0x136>
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	2b02      	cmp	r3, #2
 800652c:	d002      	beq.n	8006534 <HAL_RCC_OscConfig+0x13c>
 800652e:	69bb      	ldr	r3, [r7, #24]
 8006530:	2b04      	cmp	r3, #4
 8006532:	d11f      	bne.n	8006574 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006534:	4b4f      	ldr	r3, [pc, #316]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800653c:	2b00      	cmp	r3, #0
 800653e:	d005      	beq.n	800654c <HAL_RCC_OscConfig+0x154>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d101      	bne.n	800654c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	e25d      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800654c:	4b49      	ldr	r3, [pc, #292]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	691b      	ldr	r3, [r3, #16]
 8006558:	061b      	lsls	r3, r3, #24
 800655a:	4946      	ldr	r1, [pc, #280]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 800655c:	4313      	orrs	r3, r2
 800655e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006560:	4b45      	ldr	r3, [pc, #276]	@ (8006678 <HAL_RCC_OscConfig+0x280>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4618      	mov	r0, r3
 8006566:	f7fd f943 	bl	80037f0 <HAL_InitTick>
 800656a:	4603      	mov	r3, r0
 800656c:	2b00      	cmp	r3, #0
 800656e:	d043      	beq.n	80065f8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	e249      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	68db      	ldr	r3, [r3, #12]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d023      	beq.n	80065c4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800657c:	4b3d      	ldr	r3, [pc, #244]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a3c      	ldr	r2, [pc, #240]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 8006582:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006586:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006588:	f7fd f97e 	bl	8003888 <HAL_GetTick>
 800658c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800658e:	e008      	b.n	80065a2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006590:	f7fd f97a 	bl	8003888 <HAL_GetTick>
 8006594:	4602      	mov	r2, r0
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	1ad3      	subs	r3, r2, r3
 800659a:	2b02      	cmp	r3, #2
 800659c:	d901      	bls.n	80065a2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800659e:	2303      	movs	r3, #3
 80065a0:	e232      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80065a2:	4b34      	ldr	r3, [pc, #208]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d0f0      	beq.n	8006590 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065ae:	4b31      	ldr	r3, [pc, #196]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	691b      	ldr	r3, [r3, #16]
 80065ba:	061b      	lsls	r3, r3, #24
 80065bc:	492d      	ldr	r1, [pc, #180]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 80065be:	4313      	orrs	r3, r2
 80065c0:	604b      	str	r3, [r1, #4]
 80065c2:	e01a      	b.n	80065fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80065c4:	4b2b      	ldr	r3, [pc, #172]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a2a      	ldr	r2, [pc, #168]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 80065ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065d0:	f7fd f95a 	bl	8003888 <HAL_GetTick>
 80065d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80065d6:	e008      	b.n	80065ea <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80065d8:	f7fd f956 	bl	8003888 <HAL_GetTick>
 80065dc:	4602      	mov	r2, r0
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	1ad3      	subs	r3, r2, r3
 80065e2:	2b02      	cmp	r3, #2
 80065e4:	d901      	bls.n	80065ea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80065e6:	2303      	movs	r3, #3
 80065e8:	e20e      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80065ea:	4b22      	ldr	r3, [pc, #136]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d1f0      	bne.n	80065d8 <HAL_RCC_OscConfig+0x1e0>
 80065f6:	e000      	b.n	80065fa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80065f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f003 0308 	and.w	r3, r3, #8
 8006602:	2b00      	cmp	r3, #0
 8006604:	d041      	beq.n	800668a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	695b      	ldr	r3, [r3, #20]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d01c      	beq.n	8006648 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800660e:	4b19      	ldr	r3, [pc, #100]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 8006610:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006614:	4a17      	ldr	r2, [pc, #92]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 8006616:	f043 0301 	orr.w	r3, r3, #1
 800661a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800661e:	f7fd f933 	bl	8003888 <HAL_GetTick>
 8006622:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006624:	e008      	b.n	8006638 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006626:	f7fd f92f 	bl	8003888 <HAL_GetTick>
 800662a:	4602      	mov	r2, r0
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	1ad3      	subs	r3, r2, r3
 8006630:	2b02      	cmp	r3, #2
 8006632:	d901      	bls.n	8006638 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006634:	2303      	movs	r3, #3
 8006636:	e1e7      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006638:	4b0e      	ldr	r3, [pc, #56]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 800663a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800663e:	f003 0302 	and.w	r3, r3, #2
 8006642:	2b00      	cmp	r3, #0
 8006644:	d0ef      	beq.n	8006626 <HAL_RCC_OscConfig+0x22e>
 8006646:	e020      	b.n	800668a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006648:	4b0a      	ldr	r3, [pc, #40]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 800664a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800664e:	4a09      	ldr	r2, [pc, #36]	@ (8006674 <HAL_RCC_OscConfig+0x27c>)
 8006650:	f023 0301 	bic.w	r3, r3, #1
 8006654:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006658:	f7fd f916 	bl	8003888 <HAL_GetTick>
 800665c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800665e:	e00d      	b.n	800667c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006660:	f7fd f912 	bl	8003888 <HAL_GetTick>
 8006664:	4602      	mov	r2, r0
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	1ad3      	subs	r3, r2, r3
 800666a:	2b02      	cmp	r3, #2
 800666c:	d906      	bls.n	800667c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800666e:	2303      	movs	r3, #3
 8006670:	e1ca      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
 8006672:	bf00      	nop
 8006674:	40021000 	.word	0x40021000
 8006678:	2000034c 	.word	0x2000034c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800667c:	4b8c      	ldr	r3, [pc, #560]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 800667e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006682:	f003 0302 	and.w	r3, r3, #2
 8006686:	2b00      	cmp	r3, #0
 8006688:	d1ea      	bne.n	8006660 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f003 0304 	and.w	r3, r3, #4
 8006692:	2b00      	cmp	r3, #0
 8006694:	f000 80a6 	beq.w	80067e4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006698:	2300      	movs	r3, #0
 800669a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800669c:	4b84      	ldr	r3, [pc, #528]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 800669e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d101      	bne.n	80066ac <HAL_RCC_OscConfig+0x2b4>
 80066a8:	2301      	movs	r3, #1
 80066aa:	e000      	b.n	80066ae <HAL_RCC_OscConfig+0x2b6>
 80066ac:	2300      	movs	r3, #0
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d00d      	beq.n	80066ce <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066b2:	4b7f      	ldr	r3, [pc, #508]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 80066b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066b6:	4a7e      	ldr	r2, [pc, #504]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 80066b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80066be:	4b7c      	ldr	r3, [pc, #496]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 80066c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066c6:	60fb      	str	r3, [r7, #12]
 80066c8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80066ca:	2301      	movs	r3, #1
 80066cc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80066ce:	4b79      	ldr	r3, [pc, #484]	@ (80068b4 <HAL_RCC_OscConfig+0x4bc>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d118      	bne.n	800670c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80066da:	4b76      	ldr	r3, [pc, #472]	@ (80068b4 <HAL_RCC_OscConfig+0x4bc>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a75      	ldr	r2, [pc, #468]	@ (80068b4 <HAL_RCC_OscConfig+0x4bc>)
 80066e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80066e6:	f7fd f8cf 	bl	8003888 <HAL_GetTick>
 80066ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80066ec:	e008      	b.n	8006700 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066ee:	f7fd f8cb 	bl	8003888 <HAL_GetTick>
 80066f2:	4602      	mov	r2, r0
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	1ad3      	subs	r3, r2, r3
 80066f8:	2b02      	cmp	r3, #2
 80066fa:	d901      	bls.n	8006700 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80066fc:	2303      	movs	r3, #3
 80066fe:	e183      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006700:	4b6c      	ldr	r3, [pc, #432]	@ (80068b4 <HAL_RCC_OscConfig+0x4bc>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006708:	2b00      	cmp	r3, #0
 800670a:	d0f0      	beq.n	80066ee <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	2b01      	cmp	r3, #1
 8006712:	d108      	bne.n	8006726 <HAL_RCC_OscConfig+0x32e>
 8006714:	4b66      	ldr	r3, [pc, #408]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 8006716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800671a:	4a65      	ldr	r2, [pc, #404]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 800671c:	f043 0301 	orr.w	r3, r3, #1
 8006720:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006724:	e024      	b.n	8006770 <HAL_RCC_OscConfig+0x378>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	2b05      	cmp	r3, #5
 800672c:	d110      	bne.n	8006750 <HAL_RCC_OscConfig+0x358>
 800672e:	4b60      	ldr	r3, [pc, #384]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 8006730:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006734:	4a5e      	ldr	r2, [pc, #376]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 8006736:	f043 0304 	orr.w	r3, r3, #4
 800673a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800673e:	4b5c      	ldr	r3, [pc, #368]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 8006740:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006744:	4a5a      	ldr	r2, [pc, #360]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 8006746:	f043 0301 	orr.w	r3, r3, #1
 800674a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800674e:	e00f      	b.n	8006770 <HAL_RCC_OscConfig+0x378>
 8006750:	4b57      	ldr	r3, [pc, #348]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 8006752:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006756:	4a56      	ldr	r2, [pc, #344]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 8006758:	f023 0301 	bic.w	r3, r3, #1
 800675c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006760:	4b53      	ldr	r3, [pc, #332]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 8006762:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006766:	4a52      	ldr	r2, [pc, #328]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 8006768:	f023 0304 	bic.w	r3, r3, #4
 800676c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d016      	beq.n	80067a6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006778:	f7fd f886 	bl	8003888 <HAL_GetTick>
 800677c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800677e:	e00a      	b.n	8006796 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006780:	f7fd f882 	bl	8003888 <HAL_GetTick>
 8006784:	4602      	mov	r2, r0
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800678e:	4293      	cmp	r3, r2
 8006790:	d901      	bls.n	8006796 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006792:	2303      	movs	r3, #3
 8006794:	e138      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006796:	4b46      	ldr	r3, [pc, #280]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 8006798:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800679c:	f003 0302 	and.w	r3, r3, #2
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d0ed      	beq.n	8006780 <HAL_RCC_OscConfig+0x388>
 80067a4:	e015      	b.n	80067d2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067a6:	f7fd f86f 	bl	8003888 <HAL_GetTick>
 80067aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80067ac:	e00a      	b.n	80067c4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067ae:	f7fd f86b 	bl	8003888 <HAL_GetTick>
 80067b2:	4602      	mov	r2, r0
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	1ad3      	subs	r3, r2, r3
 80067b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067bc:	4293      	cmp	r3, r2
 80067be:	d901      	bls.n	80067c4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80067c0:	2303      	movs	r3, #3
 80067c2:	e121      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80067c4:	4b3a      	ldr	r3, [pc, #232]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 80067c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067ca:	f003 0302 	and.w	r3, r3, #2
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d1ed      	bne.n	80067ae <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80067d2:	7ffb      	ldrb	r3, [r7, #31]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d105      	bne.n	80067e4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80067d8:	4b35      	ldr	r3, [pc, #212]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 80067da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067dc:	4a34      	ldr	r2, [pc, #208]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 80067de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80067e2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f003 0320 	and.w	r3, r3, #32
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d03c      	beq.n	800686a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	699b      	ldr	r3, [r3, #24]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d01c      	beq.n	8006832 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80067f8:	4b2d      	ldr	r3, [pc, #180]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 80067fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80067fe:	4a2c      	ldr	r2, [pc, #176]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 8006800:	f043 0301 	orr.w	r3, r3, #1
 8006804:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006808:	f7fd f83e 	bl	8003888 <HAL_GetTick>
 800680c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800680e:	e008      	b.n	8006822 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006810:	f7fd f83a 	bl	8003888 <HAL_GetTick>
 8006814:	4602      	mov	r2, r0
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	2b02      	cmp	r3, #2
 800681c:	d901      	bls.n	8006822 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800681e:	2303      	movs	r3, #3
 8006820:	e0f2      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006822:	4b23      	ldr	r3, [pc, #140]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 8006824:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006828:	f003 0302 	and.w	r3, r3, #2
 800682c:	2b00      	cmp	r3, #0
 800682e:	d0ef      	beq.n	8006810 <HAL_RCC_OscConfig+0x418>
 8006830:	e01b      	b.n	800686a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006832:	4b1f      	ldr	r3, [pc, #124]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 8006834:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006838:	4a1d      	ldr	r2, [pc, #116]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 800683a:	f023 0301 	bic.w	r3, r3, #1
 800683e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006842:	f7fd f821 	bl	8003888 <HAL_GetTick>
 8006846:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006848:	e008      	b.n	800685c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800684a:	f7fd f81d 	bl	8003888 <HAL_GetTick>
 800684e:	4602      	mov	r2, r0
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	1ad3      	subs	r3, r2, r3
 8006854:	2b02      	cmp	r3, #2
 8006856:	d901      	bls.n	800685c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006858:	2303      	movs	r3, #3
 800685a:	e0d5      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800685c:	4b14      	ldr	r3, [pc, #80]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 800685e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006862:	f003 0302 	and.w	r3, r3, #2
 8006866:	2b00      	cmp	r3, #0
 8006868:	d1ef      	bne.n	800684a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	69db      	ldr	r3, [r3, #28]
 800686e:	2b00      	cmp	r3, #0
 8006870:	f000 80c9 	beq.w	8006a06 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006874:	4b0e      	ldr	r3, [pc, #56]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	f003 030c 	and.w	r3, r3, #12
 800687c:	2b0c      	cmp	r3, #12
 800687e:	f000 8083 	beq.w	8006988 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	69db      	ldr	r3, [r3, #28]
 8006886:	2b02      	cmp	r3, #2
 8006888:	d15e      	bne.n	8006948 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800688a:	4b09      	ldr	r3, [pc, #36]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a08      	ldr	r2, [pc, #32]	@ (80068b0 <HAL_RCC_OscConfig+0x4b8>)
 8006890:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006894:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006896:	f7fc fff7 	bl	8003888 <HAL_GetTick>
 800689a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800689c:	e00c      	b.n	80068b8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800689e:	f7fc fff3 	bl	8003888 <HAL_GetTick>
 80068a2:	4602      	mov	r2, r0
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	1ad3      	subs	r3, r2, r3
 80068a8:	2b02      	cmp	r3, #2
 80068aa:	d905      	bls.n	80068b8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80068ac:	2303      	movs	r3, #3
 80068ae:	e0ab      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
 80068b0:	40021000 	.word	0x40021000
 80068b4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80068b8:	4b55      	ldr	r3, [pc, #340]	@ (8006a10 <HAL_RCC_OscConfig+0x618>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d1ec      	bne.n	800689e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80068c4:	4b52      	ldr	r3, [pc, #328]	@ (8006a10 <HAL_RCC_OscConfig+0x618>)
 80068c6:	68da      	ldr	r2, [r3, #12]
 80068c8:	4b52      	ldr	r3, [pc, #328]	@ (8006a14 <HAL_RCC_OscConfig+0x61c>)
 80068ca:	4013      	ands	r3, r2
 80068cc:	687a      	ldr	r2, [r7, #4]
 80068ce:	6a11      	ldr	r1, [r2, #32]
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80068d4:	3a01      	subs	r2, #1
 80068d6:	0112      	lsls	r2, r2, #4
 80068d8:	4311      	orrs	r1, r2
 80068da:	687a      	ldr	r2, [r7, #4]
 80068dc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80068de:	0212      	lsls	r2, r2, #8
 80068e0:	4311      	orrs	r1, r2
 80068e2:	687a      	ldr	r2, [r7, #4]
 80068e4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80068e6:	0852      	lsrs	r2, r2, #1
 80068e8:	3a01      	subs	r2, #1
 80068ea:	0552      	lsls	r2, r2, #21
 80068ec:	4311      	orrs	r1, r2
 80068ee:	687a      	ldr	r2, [r7, #4]
 80068f0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80068f2:	0852      	lsrs	r2, r2, #1
 80068f4:	3a01      	subs	r2, #1
 80068f6:	0652      	lsls	r2, r2, #25
 80068f8:	4311      	orrs	r1, r2
 80068fa:	687a      	ldr	r2, [r7, #4]
 80068fc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80068fe:	06d2      	lsls	r2, r2, #27
 8006900:	430a      	orrs	r2, r1
 8006902:	4943      	ldr	r1, [pc, #268]	@ (8006a10 <HAL_RCC_OscConfig+0x618>)
 8006904:	4313      	orrs	r3, r2
 8006906:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006908:	4b41      	ldr	r3, [pc, #260]	@ (8006a10 <HAL_RCC_OscConfig+0x618>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a40      	ldr	r2, [pc, #256]	@ (8006a10 <HAL_RCC_OscConfig+0x618>)
 800690e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006912:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006914:	4b3e      	ldr	r3, [pc, #248]	@ (8006a10 <HAL_RCC_OscConfig+0x618>)
 8006916:	68db      	ldr	r3, [r3, #12]
 8006918:	4a3d      	ldr	r2, [pc, #244]	@ (8006a10 <HAL_RCC_OscConfig+0x618>)
 800691a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800691e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006920:	f7fc ffb2 	bl	8003888 <HAL_GetTick>
 8006924:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006926:	e008      	b.n	800693a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006928:	f7fc ffae 	bl	8003888 <HAL_GetTick>
 800692c:	4602      	mov	r2, r0
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	1ad3      	subs	r3, r2, r3
 8006932:	2b02      	cmp	r3, #2
 8006934:	d901      	bls.n	800693a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006936:	2303      	movs	r3, #3
 8006938:	e066      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800693a:	4b35      	ldr	r3, [pc, #212]	@ (8006a10 <HAL_RCC_OscConfig+0x618>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006942:	2b00      	cmp	r3, #0
 8006944:	d0f0      	beq.n	8006928 <HAL_RCC_OscConfig+0x530>
 8006946:	e05e      	b.n	8006a06 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006948:	4b31      	ldr	r3, [pc, #196]	@ (8006a10 <HAL_RCC_OscConfig+0x618>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a30      	ldr	r2, [pc, #192]	@ (8006a10 <HAL_RCC_OscConfig+0x618>)
 800694e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006952:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006954:	f7fc ff98 	bl	8003888 <HAL_GetTick>
 8006958:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800695a:	e008      	b.n	800696e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800695c:	f7fc ff94 	bl	8003888 <HAL_GetTick>
 8006960:	4602      	mov	r2, r0
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	1ad3      	subs	r3, r2, r3
 8006966:	2b02      	cmp	r3, #2
 8006968:	d901      	bls.n	800696e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800696a:	2303      	movs	r3, #3
 800696c:	e04c      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800696e:	4b28      	ldr	r3, [pc, #160]	@ (8006a10 <HAL_RCC_OscConfig+0x618>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006976:	2b00      	cmp	r3, #0
 8006978:	d1f0      	bne.n	800695c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800697a:	4b25      	ldr	r3, [pc, #148]	@ (8006a10 <HAL_RCC_OscConfig+0x618>)
 800697c:	68da      	ldr	r2, [r3, #12]
 800697e:	4924      	ldr	r1, [pc, #144]	@ (8006a10 <HAL_RCC_OscConfig+0x618>)
 8006980:	4b25      	ldr	r3, [pc, #148]	@ (8006a18 <HAL_RCC_OscConfig+0x620>)
 8006982:	4013      	ands	r3, r2
 8006984:	60cb      	str	r3, [r1, #12]
 8006986:	e03e      	b.n	8006a06 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	69db      	ldr	r3, [r3, #28]
 800698c:	2b01      	cmp	r3, #1
 800698e:	d101      	bne.n	8006994 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006990:	2301      	movs	r3, #1
 8006992:	e039      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006994:	4b1e      	ldr	r3, [pc, #120]	@ (8006a10 <HAL_RCC_OscConfig+0x618>)
 8006996:	68db      	ldr	r3, [r3, #12]
 8006998:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	f003 0203 	and.w	r2, r3, #3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6a1b      	ldr	r3, [r3, #32]
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d12c      	bne.n	8006a02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069b2:	3b01      	subs	r3, #1
 80069b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d123      	bne.n	8006a02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d11b      	bne.n	8006a02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80069ca:	697b      	ldr	r3, [r7, #20]
 80069cc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069d4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80069d6:	429a      	cmp	r2, r3
 80069d8:	d113      	bne.n	8006a02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80069da:	697b      	ldr	r3, [r7, #20]
 80069dc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069e4:	085b      	lsrs	r3, r3, #1
 80069e6:	3b01      	subs	r3, #1
 80069e8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80069ea:	429a      	cmp	r2, r3
 80069ec:	d109      	bne.n	8006a02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069f8:	085b      	lsrs	r3, r3, #1
 80069fa:	3b01      	subs	r3, #1
 80069fc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80069fe:	429a      	cmp	r2, r3
 8006a00:	d001      	beq.n	8006a06 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	e000      	b.n	8006a08 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006a06:	2300      	movs	r3, #0
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3720      	adds	r7, #32
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}
 8006a10:	40021000 	.word	0x40021000
 8006a14:	019f800c 	.word	0x019f800c
 8006a18:	feeefffc 	.word	0xfeeefffc

08006a1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b086      	sub	sp, #24
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006a26:	2300      	movs	r3, #0
 8006a28:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d101      	bne.n	8006a34 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006a30:	2301      	movs	r3, #1
 8006a32:	e11e      	b.n	8006c72 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a34:	4b91      	ldr	r3, [pc, #580]	@ (8006c7c <HAL_RCC_ClockConfig+0x260>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f003 030f 	and.w	r3, r3, #15
 8006a3c:	683a      	ldr	r2, [r7, #0]
 8006a3e:	429a      	cmp	r2, r3
 8006a40:	d910      	bls.n	8006a64 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a42:	4b8e      	ldr	r3, [pc, #568]	@ (8006c7c <HAL_RCC_ClockConfig+0x260>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f023 020f 	bic.w	r2, r3, #15
 8006a4a:	498c      	ldr	r1, [pc, #560]	@ (8006c7c <HAL_RCC_ClockConfig+0x260>)
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a52:	4b8a      	ldr	r3, [pc, #552]	@ (8006c7c <HAL_RCC_ClockConfig+0x260>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f003 030f 	and.w	r3, r3, #15
 8006a5a:	683a      	ldr	r2, [r7, #0]
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d001      	beq.n	8006a64 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006a60:	2301      	movs	r3, #1
 8006a62:	e106      	b.n	8006c72 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f003 0301 	and.w	r3, r3, #1
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d073      	beq.n	8006b58 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	2b03      	cmp	r3, #3
 8006a76:	d129      	bne.n	8006acc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a78:	4b81      	ldr	r3, [pc, #516]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d101      	bne.n	8006a88 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006a84:	2301      	movs	r3, #1
 8006a86:	e0f4      	b.n	8006c72 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006a88:	f000 f99c 	bl	8006dc4 <RCC_GetSysClockFreqFromPLLSource>
 8006a8c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	4a7c      	ldr	r2, [pc, #496]	@ (8006c84 <HAL_RCC_ClockConfig+0x268>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d93f      	bls.n	8006b16 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006a96:	4b7a      	ldr	r3, [pc, #488]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d009      	beq.n	8006ab6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d033      	beq.n	8006b16 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d12f      	bne.n	8006b16 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006ab6:	4b72      	ldr	r3, [pc, #456]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006abe:	4a70      	ldr	r2, [pc, #448]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006ac0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ac4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006ac6:	2380      	movs	r3, #128	@ 0x80
 8006ac8:	617b      	str	r3, [r7, #20]
 8006aca:	e024      	b.n	8006b16 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	2b02      	cmp	r3, #2
 8006ad2:	d107      	bne.n	8006ae4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006ad4:	4b6a      	ldr	r3, [pc, #424]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d109      	bne.n	8006af4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	e0c6      	b.n	8006c72 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ae4:	4b66      	ldr	r3, [pc, #408]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d101      	bne.n	8006af4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	e0be      	b.n	8006c72 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006af4:	f000 f8ce 	bl	8006c94 <HAL_RCC_GetSysClockFreq>
 8006af8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006afa:	693b      	ldr	r3, [r7, #16]
 8006afc:	4a61      	ldr	r2, [pc, #388]	@ (8006c84 <HAL_RCC_ClockConfig+0x268>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d909      	bls.n	8006b16 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006b02:	4b5f      	ldr	r3, [pc, #380]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006b04:	689b      	ldr	r3, [r3, #8]
 8006b06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006b0a:	4a5d      	ldr	r2, [pc, #372]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006b0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b10:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006b12:	2380      	movs	r3, #128	@ 0x80
 8006b14:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006b16:	4b5a      	ldr	r3, [pc, #360]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	f023 0203 	bic.w	r2, r3, #3
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	4957      	ldr	r1, [pc, #348]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006b24:	4313      	orrs	r3, r2
 8006b26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b28:	f7fc feae 	bl	8003888 <HAL_GetTick>
 8006b2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b2e:	e00a      	b.n	8006b46 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b30:	f7fc feaa 	bl	8003888 <HAL_GetTick>
 8006b34:	4602      	mov	r2, r0
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	1ad3      	subs	r3, r2, r3
 8006b3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d901      	bls.n	8006b46 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006b42:	2303      	movs	r3, #3
 8006b44:	e095      	b.n	8006c72 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b46:	4b4e      	ldr	r3, [pc, #312]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006b48:	689b      	ldr	r3, [r3, #8]
 8006b4a:	f003 020c 	and.w	r2, r3, #12
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	009b      	lsls	r3, r3, #2
 8006b54:	429a      	cmp	r2, r3
 8006b56:	d1eb      	bne.n	8006b30 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f003 0302 	and.w	r3, r3, #2
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d023      	beq.n	8006bac <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f003 0304 	and.w	r3, r3, #4
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d005      	beq.n	8006b7c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b70:	4b43      	ldr	r3, [pc, #268]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	4a42      	ldr	r2, [pc, #264]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006b76:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006b7a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f003 0308 	and.w	r3, r3, #8
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d007      	beq.n	8006b98 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006b88:	4b3d      	ldr	r3, [pc, #244]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006b8a:	689b      	ldr	r3, [r3, #8]
 8006b8c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006b90:	4a3b      	ldr	r2, [pc, #236]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006b92:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006b96:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b98:	4b39      	ldr	r3, [pc, #228]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	4936      	ldr	r1, [pc, #216]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	608b      	str	r3, [r1, #8]
 8006baa:	e008      	b.n	8006bbe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	2b80      	cmp	r3, #128	@ 0x80
 8006bb0:	d105      	bne.n	8006bbe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006bb2:	4b33      	ldr	r3, [pc, #204]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006bb4:	689b      	ldr	r3, [r3, #8]
 8006bb6:	4a32      	ldr	r2, [pc, #200]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006bb8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006bbc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006bbe:	4b2f      	ldr	r3, [pc, #188]	@ (8006c7c <HAL_RCC_ClockConfig+0x260>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 030f 	and.w	r3, r3, #15
 8006bc6:	683a      	ldr	r2, [r7, #0]
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d21d      	bcs.n	8006c08 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bcc:	4b2b      	ldr	r3, [pc, #172]	@ (8006c7c <HAL_RCC_ClockConfig+0x260>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f023 020f 	bic.w	r2, r3, #15
 8006bd4:	4929      	ldr	r1, [pc, #164]	@ (8006c7c <HAL_RCC_ClockConfig+0x260>)
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006bdc:	f7fc fe54 	bl	8003888 <HAL_GetTick>
 8006be0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006be2:	e00a      	b.n	8006bfa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006be4:	f7fc fe50 	bl	8003888 <HAL_GetTick>
 8006be8:	4602      	mov	r2, r0
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	1ad3      	subs	r3, r2, r3
 8006bee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d901      	bls.n	8006bfa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006bf6:	2303      	movs	r3, #3
 8006bf8:	e03b      	b.n	8006c72 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bfa:	4b20      	ldr	r3, [pc, #128]	@ (8006c7c <HAL_RCC_ClockConfig+0x260>)
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f003 030f 	and.w	r3, r3, #15
 8006c02:	683a      	ldr	r2, [r7, #0]
 8006c04:	429a      	cmp	r2, r3
 8006c06:	d1ed      	bne.n	8006be4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 0304 	and.w	r3, r3, #4
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d008      	beq.n	8006c26 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c14:	4b1a      	ldr	r3, [pc, #104]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	4917      	ldr	r1, [pc, #92]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006c22:	4313      	orrs	r3, r2
 8006c24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f003 0308 	and.w	r3, r3, #8
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d009      	beq.n	8006c46 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006c32:	4b13      	ldr	r3, [pc, #76]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	691b      	ldr	r3, [r3, #16]
 8006c3e:	00db      	lsls	r3, r3, #3
 8006c40:	490f      	ldr	r1, [pc, #60]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006c42:	4313      	orrs	r3, r2
 8006c44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006c46:	f000 f825 	bl	8006c94 <HAL_RCC_GetSysClockFreq>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8006c80 <HAL_RCC_ClockConfig+0x264>)
 8006c4e:	689b      	ldr	r3, [r3, #8]
 8006c50:	091b      	lsrs	r3, r3, #4
 8006c52:	f003 030f 	and.w	r3, r3, #15
 8006c56:	490c      	ldr	r1, [pc, #48]	@ (8006c88 <HAL_RCC_ClockConfig+0x26c>)
 8006c58:	5ccb      	ldrb	r3, [r1, r3]
 8006c5a:	f003 031f 	and.w	r3, r3, #31
 8006c5e:	fa22 f303 	lsr.w	r3, r2, r3
 8006c62:	4a0a      	ldr	r2, [pc, #40]	@ (8006c8c <HAL_RCC_ClockConfig+0x270>)
 8006c64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006c66:	4b0a      	ldr	r3, [pc, #40]	@ (8006c90 <HAL_RCC_ClockConfig+0x274>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f7fc fdc0 	bl	80037f0 <HAL_InitTick>
 8006c70:	4603      	mov	r3, r0
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3718      	adds	r7, #24
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
 8006c7a:	bf00      	nop
 8006c7c:	40022000 	.word	0x40022000
 8006c80:	40021000 	.word	0x40021000
 8006c84:	04c4b400 	.word	0x04c4b400
 8006c88:	0800bad4 	.word	0x0800bad4
 8006c8c:	20000348 	.word	0x20000348
 8006c90:	2000034c 	.word	0x2000034c

08006c94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b087      	sub	sp, #28
 8006c98:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006c9a:	4b2c      	ldr	r3, [pc, #176]	@ (8006d4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006c9c:	689b      	ldr	r3, [r3, #8]
 8006c9e:	f003 030c 	and.w	r3, r3, #12
 8006ca2:	2b04      	cmp	r3, #4
 8006ca4:	d102      	bne.n	8006cac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006ca6:	4b2a      	ldr	r3, [pc, #168]	@ (8006d50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006ca8:	613b      	str	r3, [r7, #16]
 8006caa:	e047      	b.n	8006d3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006cac:	4b27      	ldr	r3, [pc, #156]	@ (8006d4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	f003 030c 	and.w	r3, r3, #12
 8006cb4:	2b08      	cmp	r3, #8
 8006cb6:	d102      	bne.n	8006cbe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006cb8:	4b25      	ldr	r3, [pc, #148]	@ (8006d50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006cba:	613b      	str	r3, [r7, #16]
 8006cbc:	e03e      	b.n	8006d3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006cbe:	4b23      	ldr	r3, [pc, #140]	@ (8006d4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006cc0:	689b      	ldr	r3, [r3, #8]
 8006cc2:	f003 030c 	and.w	r3, r3, #12
 8006cc6:	2b0c      	cmp	r3, #12
 8006cc8:	d136      	bne.n	8006d38 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006cca:	4b20      	ldr	r3, [pc, #128]	@ (8006d4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006ccc:	68db      	ldr	r3, [r3, #12]
 8006cce:	f003 0303 	and.w	r3, r3, #3
 8006cd2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006cd4:	4b1d      	ldr	r3, [pc, #116]	@ (8006d4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006cd6:	68db      	ldr	r3, [r3, #12]
 8006cd8:	091b      	lsrs	r3, r3, #4
 8006cda:	f003 030f 	and.w	r3, r3, #15
 8006cde:	3301      	adds	r3, #1
 8006ce0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2b03      	cmp	r3, #3
 8006ce6:	d10c      	bne.n	8006d02 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006ce8:	4a19      	ldr	r2, [pc, #100]	@ (8006d50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cf0:	4a16      	ldr	r2, [pc, #88]	@ (8006d4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006cf2:	68d2      	ldr	r2, [r2, #12]
 8006cf4:	0a12      	lsrs	r2, r2, #8
 8006cf6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006cfa:	fb02 f303 	mul.w	r3, r2, r3
 8006cfe:	617b      	str	r3, [r7, #20]
      break;
 8006d00:	e00c      	b.n	8006d1c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006d02:	4a13      	ldr	r2, [pc, #76]	@ (8006d50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d0a:	4a10      	ldr	r2, [pc, #64]	@ (8006d4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d0c:	68d2      	ldr	r2, [r2, #12]
 8006d0e:	0a12      	lsrs	r2, r2, #8
 8006d10:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006d14:	fb02 f303 	mul.w	r3, r2, r3
 8006d18:	617b      	str	r3, [r7, #20]
      break;
 8006d1a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006d1c:	4b0b      	ldr	r3, [pc, #44]	@ (8006d4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d1e:	68db      	ldr	r3, [r3, #12]
 8006d20:	0e5b      	lsrs	r3, r3, #25
 8006d22:	f003 0303 	and.w	r3, r3, #3
 8006d26:	3301      	adds	r3, #1
 8006d28:	005b      	lsls	r3, r3, #1
 8006d2a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006d2c:	697a      	ldr	r2, [r7, #20]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d34:	613b      	str	r3, [r7, #16]
 8006d36:	e001      	b.n	8006d3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006d38:	2300      	movs	r3, #0
 8006d3a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006d3c:	693b      	ldr	r3, [r7, #16]
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	371c      	adds	r7, #28
 8006d42:	46bd      	mov	sp, r7
 8006d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d48:	4770      	bx	lr
 8006d4a:	bf00      	nop
 8006d4c:	40021000 	.word	0x40021000
 8006d50:	00f42400 	.word	0x00f42400

08006d54 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d54:	b480      	push	{r7}
 8006d56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d58:	4b03      	ldr	r3, [pc, #12]	@ (8006d68 <HAL_RCC_GetHCLKFreq+0x14>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr
 8006d66:	bf00      	nop
 8006d68:	20000348 	.word	0x20000348

08006d6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006d70:	f7ff fff0 	bl	8006d54 <HAL_RCC_GetHCLKFreq>
 8006d74:	4602      	mov	r2, r0
 8006d76:	4b06      	ldr	r3, [pc, #24]	@ (8006d90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	0a1b      	lsrs	r3, r3, #8
 8006d7c:	f003 0307 	and.w	r3, r3, #7
 8006d80:	4904      	ldr	r1, [pc, #16]	@ (8006d94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006d82:	5ccb      	ldrb	r3, [r1, r3]
 8006d84:	f003 031f 	and.w	r3, r3, #31
 8006d88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	bd80      	pop	{r7, pc}
 8006d90:	40021000 	.word	0x40021000
 8006d94:	0800bae4 	.word	0x0800bae4

08006d98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006d9c:	f7ff ffda 	bl	8006d54 <HAL_RCC_GetHCLKFreq>
 8006da0:	4602      	mov	r2, r0
 8006da2:	4b06      	ldr	r3, [pc, #24]	@ (8006dbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8006da4:	689b      	ldr	r3, [r3, #8]
 8006da6:	0adb      	lsrs	r3, r3, #11
 8006da8:	f003 0307 	and.w	r3, r3, #7
 8006dac:	4904      	ldr	r1, [pc, #16]	@ (8006dc0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006dae:	5ccb      	ldrb	r3, [r1, r3]
 8006db0:	f003 031f 	and.w	r3, r3, #31
 8006db4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	bd80      	pop	{r7, pc}
 8006dbc:	40021000 	.word	0x40021000
 8006dc0:	0800bae4 	.word	0x0800bae4

08006dc4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b087      	sub	sp, #28
 8006dc8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006dca:	4b1e      	ldr	r3, [pc, #120]	@ (8006e44 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006dcc:	68db      	ldr	r3, [r3, #12]
 8006dce:	f003 0303 	and.w	r3, r3, #3
 8006dd2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006dd4:	4b1b      	ldr	r3, [pc, #108]	@ (8006e44 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	091b      	lsrs	r3, r3, #4
 8006dda:	f003 030f 	and.w	r3, r3, #15
 8006dde:	3301      	adds	r3, #1
 8006de0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	2b03      	cmp	r3, #3
 8006de6:	d10c      	bne.n	8006e02 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006de8:	4a17      	ldr	r2, [pc, #92]	@ (8006e48 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8006df0:	4a14      	ldr	r2, [pc, #80]	@ (8006e44 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006df2:	68d2      	ldr	r2, [r2, #12]
 8006df4:	0a12      	lsrs	r2, r2, #8
 8006df6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006dfa:	fb02 f303 	mul.w	r3, r2, r3
 8006dfe:	617b      	str	r3, [r7, #20]
    break;
 8006e00:	e00c      	b.n	8006e1c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006e02:	4a11      	ldr	r2, [pc, #68]	@ (8006e48 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e0a:	4a0e      	ldr	r2, [pc, #56]	@ (8006e44 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006e0c:	68d2      	ldr	r2, [r2, #12]
 8006e0e:	0a12      	lsrs	r2, r2, #8
 8006e10:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006e14:	fb02 f303 	mul.w	r3, r2, r3
 8006e18:	617b      	str	r3, [r7, #20]
    break;
 8006e1a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006e1c:	4b09      	ldr	r3, [pc, #36]	@ (8006e44 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006e1e:	68db      	ldr	r3, [r3, #12]
 8006e20:	0e5b      	lsrs	r3, r3, #25
 8006e22:	f003 0303 	and.w	r3, r3, #3
 8006e26:	3301      	adds	r3, #1
 8006e28:	005b      	lsls	r3, r3, #1
 8006e2a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006e2c:	697a      	ldr	r2, [r7, #20]
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e34:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006e36:	687b      	ldr	r3, [r7, #4]
}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	371c      	adds	r7, #28
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e42:	4770      	bx	lr
 8006e44:	40021000 	.word	0x40021000
 8006e48:	00f42400 	.word	0x00f42400

08006e4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b086      	sub	sp, #24
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006e54:	2300      	movs	r3, #0
 8006e56:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006e58:	2300      	movs	r3, #0
 8006e5a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	f000 8098 	beq.w	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e6e:	4b43      	ldr	r3, [pc, #268]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d10d      	bne.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e7a:	4b40      	ldr	r3, [pc, #256]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e7e:	4a3f      	ldr	r2, [pc, #252]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006e80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e84:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e86:	4b3d      	ldr	r3, [pc, #244]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e8e:	60bb      	str	r3, [r7, #8]
 8006e90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006e92:	2301      	movs	r3, #1
 8006e94:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006e96:	4b3a      	ldr	r3, [pc, #232]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a39      	ldr	r2, [pc, #228]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006e9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ea0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006ea2:	f7fc fcf1 	bl	8003888 <HAL_GetTick>
 8006ea6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006ea8:	e009      	b.n	8006ebe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006eaa:	f7fc fced 	bl	8003888 <HAL_GetTick>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	1ad3      	subs	r3, r2, r3
 8006eb4:	2b02      	cmp	r3, #2
 8006eb6:	d902      	bls.n	8006ebe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006eb8:	2303      	movs	r3, #3
 8006eba:	74fb      	strb	r3, [r7, #19]
        break;
 8006ebc:	e005      	b.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006ebe:	4b30      	ldr	r3, [pc, #192]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d0ef      	beq.n	8006eaa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006eca:	7cfb      	ldrb	r3, [r7, #19]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d159      	bne.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006ed0:	4b2a      	ldr	r3, [pc, #168]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ed6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006eda:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d01e      	beq.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ee6:	697a      	ldr	r2, [r7, #20]
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d019      	beq.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006eec:	4b23      	ldr	r3, [pc, #140]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ef2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ef6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006ef8:	4b20      	ldr	r3, [pc, #128]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006efe:	4a1f      	ldr	r2, [pc, #124]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006f08:	4b1c      	ldr	r3, [pc, #112]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f0e:	4a1b      	ldr	r2, [pc, #108]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006f18:	4a18      	ldr	r2, [pc, #96]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	f003 0301 	and.w	r3, r3, #1
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d016      	beq.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f2a:	f7fc fcad 	bl	8003888 <HAL_GetTick>
 8006f2e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f30:	e00b      	b.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f32:	f7fc fca9 	bl	8003888 <HAL_GetTick>
 8006f36:	4602      	mov	r2, r0
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	1ad3      	subs	r3, r2, r3
 8006f3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d902      	bls.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006f44:	2303      	movs	r3, #3
 8006f46:	74fb      	strb	r3, [r7, #19]
            break;
 8006f48:	e006      	b.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f50:	f003 0302 	and.w	r3, r3, #2
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d0ec      	beq.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006f58:	7cfb      	ldrb	r3, [r7, #19]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d10b      	bne.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006f5e:	4b07      	ldr	r3, [pc, #28]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f6c:	4903      	ldr	r1, [pc, #12]	@ (8006f7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006f74:	e008      	b.n	8006f88 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006f76:	7cfb      	ldrb	r3, [r7, #19]
 8006f78:	74bb      	strb	r3, [r7, #18]
 8006f7a:	e005      	b.n	8006f88 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006f7c:	40021000 	.word	0x40021000
 8006f80:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f84:	7cfb      	ldrb	r3, [r7, #19]
 8006f86:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006f88:	7c7b      	ldrb	r3, [r7, #17]
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d105      	bne.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f8e:	4ba7      	ldr	r3, [pc, #668]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f92:	4aa6      	ldr	r2, [pc, #664]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f98:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 0301 	and.w	r3, r3, #1
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d00a      	beq.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006fa6:	4ba1      	ldr	r3, [pc, #644]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fac:	f023 0203 	bic.w	r2, r3, #3
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	499d      	ldr	r1, [pc, #628]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f003 0302 	and.w	r3, r3, #2
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d00a      	beq.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006fc8:	4b98      	ldr	r3, [pc, #608]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fce:	f023 020c 	bic.w	r2, r3, #12
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	4995      	ldr	r1, [pc, #596]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f003 0304 	and.w	r3, r3, #4
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d00a      	beq.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006fea:	4b90      	ldr	r3, [pc, #576]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ff0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	68db      	ldr	r3, [r3, #12]
 8006ff8:	498c      	ldr	r1, [pc, #560]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f003 0308 	and.w	r3, r3, #8
 8007008:	2b00      	cmp	r3, #0
 800700a:	d00a      	beq.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800700c:	4b87      	ldr	r3, [pc, #540]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800700e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007012:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	691b      	ldr	r3, [r3, #16]
 800701a:	4984      	ldr	r1, [pc, #528]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800701c:	4313      	orrs	r3, r2
 800701e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f003 0310 	and.w	r3, r3, #16
 800702a:	2b00      	cmp	r3, #0
 800702c:	d00a      	beq.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800702e:	4b7f      	ldr	r3, [pc, #508]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007034:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	695b      	ldr	r3, [r3, #20]
 800703c:	497b      	ldr	r1, [pc, #492]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800703e:	4313      	orrs	r3, r2
 8007040:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f003 0320 	and.w	r3, r3, #32
 800704c:	2b00      	cmp	r3, #0
 800704e:	d00a      	beq.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007050:	4b76      	ldr	r3, [pc, #472]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007056:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	699b      	ldr	r3, [r3, #24]
 800705e:	4973      	ldr	r1, [pc, #460]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007060:	4313      	orrs	r3, r2
 8007062:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800706e:	2b00      	cmp	r3, #0
 8007070:	d00a      	beq.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007072:	4b6e      	ldr	r3, [pc, #440]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007078:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	69db      	ldr	r3, [r3, #28]
 8007080:	496a      	ldr	r1, [pc, #424]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007082:	4313      	orrs	r3, r2
 8007084:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007090:	2b00      	cmp	r3, #0
 8007092:	d00a      	beq.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007094:	4b65      	ldr	r3, [pc, #404]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800709a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6a1b      	ldr	r3, [r3, #32]
 80070a2:	4962      	ldr	r1, [pc, #392]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070a4:	4313      	orrs	r3, r2
 80070a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d00a      	beq.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80070b6:	4b5d      	ldr	r3, [pc, #372]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070c4:	4959      	ldr	r1, [pc, #356]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070c6:	4313      	orrs	r3, r2
 80070c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d00a      	beq.n	80070ee <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80070d8:	4b54      	ldr	r3, [pc, #336]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80070de:	f023 0203 	bic.w	r2, r3, #3
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070e6:	4951      	ldr	r1, [pc, #324]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070e8:	4313      	orrs	r3, r2
 80070ea:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d00a      	beq.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80070fa:	4b4c      	ldr	r3, [pc, #304]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007100:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007108:	4948      	ldr	r1, [pc, #288]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800710a:	4313      	orrs	r3, r2
 800710c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007118:	2b00      	cmp	r3, #0
 800711a:	d015      	beq.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800711c:	4b43      	ldr	r3, [pc, #268]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800711e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007122:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800712a:	4940      	ldr	r1, [pc, #256]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800712c:	4313      	orrs	r3, r2
 800712e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007136:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800713a:	d105      	bne.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800713c:	4b3b      	ldr	r3, [pc, #236]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800713e:	68db      	ldr	r3, [r3, #12]
 8007140:	4a3a      	ldr	r2, [pc, #232]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007142:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007146:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007150:	2b00      	cmp	r3, #0
 8007152:	d015      	beq.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007154:	4b35      	ldr	r3, [pc, #212]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800715a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007162:	4932      	ldr	r1, [pc, #200]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007164:	4313      	orrs	r3, r2
 8007166:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800716e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007172:	d105      	bne.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007174:	4b2d      	ldr	r3, [pc, #180]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	4a2c      	ldr	r2, [pc, #176]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800717a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800717e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007188:	2b00      	cmp	r3, #0
 800718a:	d015      	beq.n	80071b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800718c:	4b27      	ldr	r3, [pc, #156]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800718e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007192:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800719a:	4924      	ldr	r1, [pc, #144]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800719c:	4313      	orrs	r3, r2
 800719e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80071aa:	d105      	bne.n	80071b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80071ac:	4b1f      	ldr	r3, [pc, #124]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071ae:	68db      	ldr	r3, [r3, #12]
 80071b0:	4a1e      	ldr	r2, [pc, #120]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80071b6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d015      	beq.n	80071f0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80071c4:	4b19      	ldr	r3, [pc, #100]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071ca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071d2:	4916      	ldr	r1, [pc, #88]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071d4:	4313      	orrs	r3, r2
 80071d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80071e2:	d105      	bne.n	80071f0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80071e4:	4b11      	ldr	r3, [pc, #68]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071e6:	68db      	ldr	r3, [r3, #12]
 80071e8:	4a10      	ldr	r2, [pc, #64]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80071ee:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d019      	beq.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80071fc:	4b0b      	ldr	r3, [pc, #44]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007202:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800720a:	4908      	ldr	r1, [pc, #32]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800720c:	4313      	orrs	r3, r2
 800720e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007216:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800721a:	d109      	bne.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800721c:	4b03      	ldr	r3, [pc, #12]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800721e:	68db      	ldr	r3, [r3, #12]
 8007220:	4a02      	ldr	r2, [pc, #8]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007222:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007226:	60d3      	str	r3, [r2, #12]
 8007228:	e002      	b.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800722a:	bf00      	nop
 800722c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007238:	2b00      	cmp	r3, #0
 800723a:	d015      	beq.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800723c:	4b29      	ldr	r3, [pc, #164]	@ (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800723e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007242:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800724a:	4926      	ldr	r1, [pc, #152]	@ (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800724c:	4313      	orrs	r3, r2
 800724e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007256:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800725a:	d105      	bne.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800725c:	4b21      	ldr	r3, [pc, #132]	@ (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800725e:	68db      	ldr	r3, [r3, #12]
 8007260:	4a20      	ldr	r2, [pc, #128]	@ (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007262:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007266:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007270:	2b00      	cmp	r3, #0
 8007272:	d015      	beq.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007274:	4b1b      	ldr	r3, [pc, #108]	@ (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800727a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007282:	4918      	ldr	r1, [pc, #96]	@ (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007284:	4313      	orrs	r3, r2
 8007286:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800728e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007292:	d105      	bne.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007294:	4b13      	ldr	r3, [pc, #76]	@ (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	4a12      	ldr	r2, [pc, #72]	@ (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800729a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800729e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d015      	beq.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80072ac:	4b0d      	ldr	r3, [pc, #52]	@ (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80072b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072ba:	490a      	ldr	r1, [pc, #40]	@ (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072bc:	4313      	orrs	r3, r2
 80072be:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80072ca:	d105      	bne.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80072cc:	4b05      	ldr	r3, [pc, #20]	@ (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072ce:	68db      	ldr	r3, [r3, #12]
 80072d0:	4a04      	ldr	r2, [pc, #16]	@ (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80072d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80072d6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80072d8:	7cbb      	ldrb	r3, [r7, #18]
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3718      	adds	r7, #24
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}
 80072e2:	bf00      	nop
 80072e4:	40021000 	.word	0x40021000

080072e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b084      	sub	sp, #16
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d101      	bne.n	80072fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80072f6:	2301      	movs	r3, #1
 80072f8:	e09d      	b.n	8007436 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d108      	bne.n	8007314 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800730a:	d009      	beq.n	8007320 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2200      	movs	r2, #0
 8007310:	61da      	str	r2, [r3, #28]
 8007312:	e005      	b.n	8007320 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2200      	movs	r2, #0
 8007318:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2200      	movs	r2, #0
 8007324:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800732c:	b2db      	uxtb	r3, r3
 800732e:	2b00      	cmp	r3, #0
 8007330:	d106      	bne.n	8007340 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2200      	movs	r2, #0
 8007336:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f7fb fc28 	bl	8002b90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2202      	movs	r2, #2
 8007344:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	681a      	ldr	r2, [r3, #0]
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007356:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	68db      	ldr	r3, [r3, #12]
 800735c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007360:	d902      	bls.n	8007368 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007362:	2300      	movs	r3, #0
 8007364:	60fb      	str	r3, [r7, #12]
 8007366:	e002      	b.n	800736e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007368:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800736c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	68db      	ldr	r3, [r3, #12]
 8007372:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007376:	d007      	beq.n	8007388 <HAL_SPI_Init+0xa0>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	68db      	ldr	r3, [r3, #12]
 800737c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007380:	d002      	beq.n	8007388 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2200      	movs	r2, #0
 8007386:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	689b      	ldr	r3, [r3, #8]
 8007394:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007398:	431a      	orrs	r2, r3
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	691b      	ldr	r3, [r3, #16]
 800739e:	f003 0302 	and.w	r3, r3, #2
 80073a2:	431a      	orrs	r2, r3
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	695b      	ldr	r3, [r3, #20]
 80073a8:	f003 0301 	and.w	r3, r3, #1
 80073ac:	431a      	orrs	r2, r3
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	699b      	ldr	r3, [r3, #24]
 80073b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073b6:	431a      	orrs	r2, r3
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	69db      	ldr	r3, [r3, #28]
 80073bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80073c0:	431a      	orrs	r2, r3
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6a1b      	ldr	r3, [r3, #32]
 80073c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073ca:	ea42 0103 	orr.w	r1, r2, r3
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073d2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	430a      	orrs	r2, r1
 80073dc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	699b      	ldr	r3, [r3, #24]
 80073e2:	0c1b      	lsrs	r3, r3, #16
 80073e4:	f003 0204 	and.w	r2, r3, #4
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073ec:	f003 0310 	and.w	r3, r3, #16
 80073f0:	431a      	orrs	r2, r3
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073f6:	f003 0308 	and.w	r3, r3, #8
 80073fa:	431a      	orrs	r2, r3
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	68db      	ldr	r3, [r3, #12]
 8007400:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007404:	ea42 0103 	orr.w	r1, r2, r3
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	430a      	orrs	r2, r1
 8007414:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	69da      	ldr	r2, [r3, #28]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007424:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2200      	movs	r2, #0
 800742a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2201      	movs	r2, #1
 8007430:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007434:	2300      	movs	r3, #0
}
 8007436:	4618      	mov	r0, r3
 8007438:	3710      	adds	r7, #16
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}

0800743e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800743e:	b580      	push	{r7, lr}
 8007440:	b088      	sub	sp, #32
 8007442:	af00      	add	r7, sp, #0
 8007444:	60f8      	str	r0, [r7, #12]
 8007446:	60b9      	str	r1, [r7, #8]
 8007448:	603b      	str	r3, [r7, #0]
 800744a:	4613      	mov	r3, r2
 800744c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800744e:	f7fc fa1b 	bl	8003888 <HAL_GetTick>
 8007452:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007454:	88fb      	ldrh	r3, [r7, #6]
 8007456:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800745e:	b2db      	uxtb	r3, r3
 8007460:	2b01      	cmp	r3, #1
 8007462:	d001      	beq.n	8007468 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007464:	2302      	movs	r3, #2
 8007466:	e15c      	b.n	8007722 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d002      	beq.n	8007474 <HAL_SPI_Transmit+0x36>
 800746e:	88fb      	ldrh	r3, [r7, #6]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d101      	bne.n	8007478 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007474:	2301      	movs	r3, #1
 8007476:	e154      	b.n	8007722 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800747e:	2b01      	cmp	r3, #1
 8007480:	d101      	bne.n	8007486 <HAL_SPI_Transmit+0x48>
 8007482:	2302      	movs	r3, #2
 8007484:	e14d      	b.n	8007722 <HAL_SPI_Transmit+0x2e4>
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2201      	movs	r2, #1
 800748a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2203      	movs	r2, #3
 8007492:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2200      	movs	r2, #0
 800749a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	68ba      	ldr	r2, [r7, #8]
 80074a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	88fa      	ldrh	r2, [r7, #6]
 80074a6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	88fa      	ldrh	r2, [r7, #6]
 80074ac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2200      	movs	r2, #0
 80074b2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2200      	movs	r2, #0
 80074b8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2200      	movs	r2, #0
 80074c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	2200      	movs	r2, #0
 80074c8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2200      	movs	r2, #0
 80074ce:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074d8:	d10f      	bne.n	80074fa <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	681a      	ldr	r2, [r3, #0]
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074e8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	681a      	ldr	r2, [r3, #0]
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80074f8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007504:	2b40      	cmp	r3, #64	@ 0x40
 8007506:	d007      	beq.n	8007518 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	681a      	ldr	r2, [r3, #0]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007516:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	68db      	ldr	r3, [r3, #12]
 800751c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007520:	d952      	bls.n	80075c8 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d002      	beq.n	8007530 <HAL_SPI_Transmit+0xf2>
 800752a:	8b7b      	ldrh	r3, [r7, #26]
 800752c:	2b01      	cmp	r3, #1
 800752e:	d145      	bne.n	80075bc <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007534:	881a      	ldrh	r2, [r3, #0]
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007540:	1c9a      	adds	r2, r3, #2
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800754a:	b29b      	uxth	r3, r3
 800754c:	3b01      	subs	r3, #1
 800754e:	b29a      	uxth	r2, r3
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007554:	e032      	b.n	80075bc <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	689b      	ldr	r3, [r3, #8]
 800755c:	f003 0302 	and.w	r3, r3, #2
 8007560:	2b02      	cmp	r3, #2
 8007562:	d112      	bne.n	800758a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007568:	881a      	ldrh	r2, [r3, #0]
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007574:	1c9a      	adds	r2, r3, #2
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800757e:	b29b      	uxth	r3, r3
 8007580:	3b01      	subs	r3, #1
 8007582:	b29a      	uxth	r2, r3
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007588:	e018      	b.n	80075bc <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800758a:	f7fc f97d 	bl	8003888 <HAL_GetTick>
 800758e:	4602      	mov	r2, r0
 8007590:	69fb      	ldr	r3, [r7, #28]
 8007592:	1ad3      	subs	r3, r2, r3
 8007594:	683a      	ldr	r2, [r7, #0]
 8007596:	429a      	cmp	r2, r3
 8007598:	d803      	bhi.n	80075a2 <HAL_SPI_Transmit+0x164>
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80075a0:	d102      	bne.n	80075a8 <HAL_SPI_Transmit+0x16a>
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d109      	bne.n	80075bc <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2201      	movs	r2, #1
 80075ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2200      	movs	r2, #0
 80075b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80075b8:	2303      	movs	r3, #3
 80075ba:	e0b2      	b.n	8007722 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075c0:	b29b      	uxth	r3, r3
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d1c7      	bne.n	8007556 <HAL_SPI_Transmit+0x118>
 80075c6:	e083      	b.n	80076d0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	685b      	ldr	r3, [r3, #4]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d002      	beq.n	80075d6 <HAL_SPI_Transmit+0x198>
 80075d0:	8b7b      	ldrh	r3, [r7, #26]
 80075d2:	2b01      	cmp	r3, #1
 80075d4:	d177      	bne.n	80076c6 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075da:	b29b      	uxth	r3, r3
 80075dc:	2b01      	cmp	r3, #1
 80075de:	d912      	bls.n	8007606 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075e4:	881a      	ldrh	r2, [r3, #0]
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075f0:	1c9a      	adds	r2, r3, #2
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	3b02      	subs	r3, #2
 80075fe:	b29a      	uxth	r2, r3
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007604:	e05f      	b.n	80076c6 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	330c      	adds	r3, #12
 8007610:	7812      	ldrb	r2, [r2, #0]
 8007612:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007618:	1c5a      	adds	r2, r3, #1
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007622:	b29b      	uxth	r3, r3
 8007624:	3b01      	subs	r3, #1
 8007626:	b29a      	uxth	r2, r3
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800762c:	e04b      	b.n	80076c6 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	f003 0302 	and.w	r3, r3, #2
 8007638:	2b02      	cmp	r3, #2
 800763a:	d12b      	bne.n	8007694 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007640:	b29b      	uxth	r3, r3
 8007642:	2b01      	cmp	r3, #1
 8007644:	d912      	bls.n	800766c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800764a:	881a      	ldrh	r2, [r3, #0]
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007656:	1c9a      	adds	r2, r3, #2
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007660:	b29b      	uxth	r3, r3
 8007662:	3b02      	subs	r3, #2
 8007664:	b29a      	uxth	r2, r3
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800766a:	e02c      	b.n	80076c6 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	330c      	adds	r3, #12
 8007676:	7812      	ldrb	r2, [r2, #0]
 8007678:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800767e:	1c5a      	adds	r2, r3, #1
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007688:	b29b      	uxth	r3, r3
 800768a:	3b01      	subs	r3, #1
 800768c:	b29a      	uxth	r2, r3
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007692:	e018      	b.n	80076c6 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007694:	f7fc f8f8 	bl	8003888 <HAL_GetTick>
 8007698:	4602      	mov	r2, r0
 800769a:	69fb      	ldr	r3, [r7, #28]
 800769c:	1ad3      	subs	r3, r2, r3
 800769e:	683a      	ldr	r2, [r7, #0]
 80076a0:	429a      	cmp	r2, r3
 80076a2:	d803      	bhi.n	80076ac <HAL_SPI_Transmit+0x26e>
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80076aa:	d102      	bne.n	80076b2 <HAL_SPI_Transmit+0x274>
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d109      	bne.n	80076c6 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	2201      	movs	r2, #1
 80076b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2200      	movs	r2, #0
 80076be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80076c2:	2303      	movs	r3, #3
 80076c4:	e02d      	b.n	8007722 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d1ae      	bne.n	800762e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80076d0:	69fa      	ldr	r2, [r7, #28]
 80076d2:	6839      	ldr	r1, [r7, #0]
 80076d4:	68f8      	ldr	r0, [r7, #12]
 80076d6:	f000 fb65 	bl	8007da4 <SPI_EndRxTxTransaction>
 80076da:	4603      	mov	r3, r0
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d002      	beq.n	80076e6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	2220      	movs	r2, #32
 80076e4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d10a      	bne.n	8007704 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80076ee:	2300      	movs	r3, #0
 80076f0:	617b      	str	r3, [r7, #20]
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	68db      	ldr	r3, [r3, #12]
 80076f8:	617b      	str	r3, [r7, #20]
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	689b      	ldr	r3, [r3, #8]
 8007700:	617b      	str	r3, [r7, #20]
 8007702:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2201      	movs	r2, #1
 8007708:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	2200      	movs	r2, #0
 8007710:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007718:	2b00      	cmp	r3, #0
 800771a:	d001      	beq.n	8007720 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800771c:	2301      	movs	r3, #1
 800771e:	e000      	b.n	8007722 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8007720:	2300      	movs	r3, #0
  }
}
 8007722:	4618      	mov	r0, r3
 8007724:	3720      	adds	r7, #32
 8007726:	46bd      	mov	sp, r7
 8007728:	bd80      	pop	{r7, pc}

0800772a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800772a:	b580      	push	{r7, lr}
 800772c:	b08a      	sub	sp, #40	@ 0x28
 800772e:	af00      	add	r7, sp, #0
 8007730:	60f8      	str	r0, [r7, #12]
 8007732:	60b9      	str	r1, [r7, #8]
 8007734:	607a      	str	r2, [r7, #4]
 8007736:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007738:	2301      	movs	r3, #1
 800773a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800773c:	f7fc f8a4 	bl	8003888 <HAL_GetTick>
 8007740:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007748:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007750:	887b      	ldrh	r3, [r7, #2]
 8007752:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007754:	887b      	ldrh	r3, [r7, #2]
 8007756:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007758:	7ffb      	ldrb	r3, [r7, #31]
 800775a:	2b01      	cmp	r3, #1
 800775c:	d00c      	beq.n	8007778 <HAL_SPI_TransmitReceive+0x4e>
 800775e:	69bb      	ldr	r3, [r7, #24]
 8007760:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007764:	d106      	bne.n	8007774 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	689b      	ldr	r3, [r3, #8]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d102      	bne.n	8007774 <HAL_SPI_TransmitReceive+0x4a>
 800776e:	7ffb      	ldrb	r3, [r7, #31]
 8007770:	2b04      	cmp	r3, #4
 8007772:	d001      	beq.n	8007778 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007774:	2302      	movs	r3, #2
 8007776:	e1f3      	b.n	8007b60 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d005      	beq.n	800778a <HAL_SPI_TransmitReceive+0x60>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d002      	beq.n	800778a <HAL_SPI_TransmitReceive+0x60>
 8007784:	887b      	ldrh	r3, [r7, #2]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d101      	bne.n	800778e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800778a:	2301      	movs	r3, #1
 800778c:	e1e8      	b.n	8007b60 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007794:	2b01      	cmp	r3, #1
 8007796:	d101      	bne.n	800779c <HAL_SPI_TransmitReceive+0x72>
 8007798:	2302      	movs	r3, #2
 800779a:	e1e1      	b.n	8007b60 <HAL_SPI_TransmitReceive+0x436>
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2201      	movs	r2, #1
 80077a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80077aa:	b2db      	uxtb	r3, r3
 80077ac:	2b04      	cmp	r3, #4
 80077ae:	d003      	beq.n	80077b8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2205      	movs	r2, #5
 80077b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2200      	movs	r2, #0
 80077bc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	687a      	ldr	r2, [r7, #4]
 80077c2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	887a      	ldrh	r2, [r7, #2]
 80077c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	887a      	ldrh	r2, [r7, #2]
 80077d0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	68ba      	ldr	r2, [r7, #8]
 80077d8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	887a      	ldrh	r2, [r7, #2]
 80077de:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	887a      	ldrh	r2, [r7, #2]
 80077e4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2200      	movs	r2, #0
 80077ea:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2200      	movs	r2, #0
 80077f0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	68db      	ldr	r3, [r3, #12]
 80077f6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80077fa:	d802      	bhi.n	8007802 <HAL_SPI_TransmitReceive+0xd8>
 80077fc:	8abb      	ldrh	r3, [r7, #20]
 80077fe:	2b01      	cmp	r3, #1
 8007800:	d908      	bls.n	8007814 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	685a      	ldr	r2, [r3, #4]
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007810:	605a      	str	r2, [r3, #4]
 8007812:	e007      	b.n	8007824 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	685a      	ldr	r2, [r3, #4]
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007822:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800782e:	2b40      	cmp	r3, #64	@ 0x40
 8007830:	d007      	beq.n	8007842 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	681a      	ldr	r2, [r3, #0]
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007840:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	68db      	ldr	r3, [r3, #12]
 8007846:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800784a:	f240 8083 	bls.w	8007954 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d002      	beq.n	800785c <HAL_SPI_TransmitReceive+0x132>
 8007856:	8afb      	ldrh	r3, [r7, #22]
 8007858:	2b01      	cmp	r3, #1
 800785a:	d16f      	bne.n	800793c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007860:	881a      	ldrh	r2, [r3, #0]
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800786c:	1c9a      	adds	r2, r3, #2
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007876:	b29b      	uxth	r3, r3
 8007878:	3b01      	subs	r3, #1
 800787a:	b29a      	uxth	r2, r3
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007880:	e05c      	b.n	800793c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	f003 0302 	and.w	r3, r3, #2
 800788c:	2b02      	cmp	r3, #2
 800788e:	d11b      	bne.n	80078c8 <HAL_SPI_TransmitReceive+0x19e>
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007894:	b29b      	uxth	r3, r3
 8007896:	2b00      	cmp	r3, #0
 8007898:	d016      	beq.n	80078c8 <HAL_SPI_TransmitReceive+0x19e>
 800789a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800789c:	2b01      	cmp	r3, #1
 800789e:	d113      	bne.n	80078c8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078a4:	881a      	ldrh	r2, [r3, #0]
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078b0:	1c9a      	adds	r2, r3, #2
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	3b01      	subs	r3, #1
 80078be:	b29a      	uxth	r2, r3
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80078c4:	2300      	movs	r3, #0
 80078c6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	689b      	ldr	r3, [r3, #8]
 80078ce:	f003 0301 	and.w	r3, r3, #1
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d11c      	bne.n	8007910 <HAL_SPI_TransmitReceive+0x1e6>
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80078dc:	b29b      	uxth	r3, r3
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d016      	beq.n	8007910 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	68da      	ldr	r2, [r3, #12]
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ec:	b292      	uxth	r2, r2
 80078ee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078f4:	1c9a      	adds	r2, r3, #2
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007900:	b29b      	uxth	r3, r3
 8007902:	3b01      	subs	r3, #1
 8007904:	b29a      	uxth	r2, r3
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800790c:	2301      	movs	r3, #1
 800790e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007910:	f7fb ffba 	bl	8003888 <HAL_GetTick>
 8007914:	4602      	mov	r2, r0
 8007916:	6a3b      	ldr	r3, [r7, #32]
 8007918:	1ad3      	subs	r3, r2, r3
 800791a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800791c:	429a      	cmp	r2, r3
 800791e:	d80d      	bhi.n	800793c <HAL_SPI_TransmitReceive+0x212>
 8007920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007922:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007926:	d009      	beq.n	800793c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2201      	movs	r2, #1
 800792c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	2200      	movs	r2, #0
 8007934:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007938:	2303      	movs	r3, #3
 800793a:	e111      	b.n	8007b60 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007940:	b29b      	uxth	r3, r3
 8007942:	2b00      	cmp	r3, #0
 8007944:	d19d      	bne.n	8007882 <HAL_SPI_TransmitReceive+0x158>
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800794c:	b29b      	uxth	r3, r3
 800794e:	2b00      	cmp	r3, #0
 8007950:	d197      	bne.n	8007882 <HAL_SPI_TransmitReceive+0x158>
 8007952:	e0e5      	b.n	8007b20 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	685b      	ldr	r3, [r3, #4]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d003      	beq.n	8007964 <HAL_SPI_TransmitReceive+0x23a>
 800795c:	8afb      	ldrh	r3, [r7, #22]
 800795e:	2b01      	cmp	r3, #1
 8007960:	f040 80d1 	bne.w	8007b06 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007968:	b29b      	uxth	r3, r3
 800796a:	2b01      	cmp	r3, #1
 800796c:	d912      	bls.n	8007994 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007972:	881a      	ldrh	r2, [r3, #0]
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800797e:	1c9a      	adds	r2, r3, #2
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007988:	b29b      	uxth	r3, r3
 800798a:	3b02      	subs	r3, #2
 800798c:	b29a      	uxth	r2, r3
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007992:	e0b8      	b.n	8007b06 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	330c      	adds	r3, #12
 800799e:	7812      	ldrb	r2, [r2, #0]
 80079a0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079a6:	1c5a      	adds	r2, r3, #1
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079b0:	b29b      	uxth	r3, r3
 80079b2:	3b01      	subs	r3, #1
 80079b4:	b29a      	uxth	r2, r3
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80079ba:	e0a4      	b.n	8007b06 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	f003 0302 	and.w	r3, r3, #2
 80079c6:	2b02      	cmp	r3, #2
 80079c8:	d134      	bne.n	8007a34 <HAL_SPI_TransmitReceive+0x30a>
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079ce:	b29b      	uxth	r3, r3
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d02f      	beq.n	8007a34 <HAL_SPI_TransmitReceive+0x30a>
 80079d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	d12c      	bne.n	8007a34 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079de:	b29b      	uxth	r3, r3
 80079e0:	2b01      	cmp	r3, #1
 80079e2:	d912      	bls.n	8007a0a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079e8:	881a      	ldrh	r2, [r3, #0]
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079f4:	1c9a      	adds	r2, r3, #2
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	3b02      	subs	r3, #2
 8007a02:	b29a      	uxth	r2, r3
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007a08:	e012      	b.n	8007a30 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	330c      	adds	r3, #12
 8007a14:	7812      	ldrb	r2, [r2, #0]
 8007a16:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a1c:	1c5a      	adds	r2, r3, #1
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a26:	b29b      	uxth	r3, r3
 8007a28:	3b01      	subs	r3, #1
 8007a2a:	b29a      	uxth	r2, r3
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007a30:	2300      	movs	r3, #0
 8007a32:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	689b      	ldr	r3, [r3, #8]
 8007a3a:	f003 0301 	and.w	r3, r3, #1
 8007a3e:	2b01      	cmp	r3, #1
 8007a40:	d148      	bne.n	8007ad4 <HAL_SPI_TransmitReceive+0x3aa>
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007a48:	b29b      	uxth	r3, r3
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d042      	beq.n	8007ad4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007a54:	b29b      	uxth	r3, r3
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	d923      	bls.n	8007aa2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	68da      	ldr	r2, [r3, #12]
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a64:	b292      	uxth	r2, r2
 8007a66:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a6c:	1c9a      	adds	r2, r3, #2
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007a78:	b29b      	uxth	r3, r3
 8007a7a:	3b02      	subs	r3, #2
 8007a7c:	b29a      	uxth	r2, r3
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d81f      	bhi.n	8007ad0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	685a      	ldr	r2, [r3, #4]
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007a9e:	605a      	str	r2, [r3, #4]
 8007aa0:	e016      	b.n	8007ad0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f103 020c 	add.w	r2, r3, #12
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aae:	7812      	ldrb	r2, [r2, #0]
 8007ab0:	b2d2      	uxtb	r2, r2
 8007ab2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ab8:	1c5a      	adds	r2, r3, #1
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	3b01      	subs	r3, #1
 8007ac8:	b29a      	uxth	r2, r3
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007ad4:	f7fb fed8 	bl	8003888 <HAL_GetTick>
 8007ad8:	4602      	mov	r2, r0
 8007ada:	6a3b      	ldr	r3, [r7, #32]
 8007adc:	1ad3      	subs	r3, r2, r3
 8007ade:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ae0:	429a      	cmp	r2, r3
 8007ae2:	d803      	bhi.n	8007aec <HAL_SPI_TransmitReceive+0x3c2>
 8007ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ae6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007aea:	d102      	bne.n	8007af2 <HAL_SPI_TransmitReceive+0x3c8>
 8007aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d109      	bne.n	8007b06 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2201      	movs	r2, #1
 8007af6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2200      	movs	r2, #0
 8007afe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007b02:	2303      	movs	r3, #3
 8007b04:	e02c      	b.n	8007b60 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	f47f af55 	bne.w	80079bc <HAL_SPI_TransmitReceive+0x292>
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b18:	b29b      	uxth	r3, r3
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	f47f af4e 	bne.w	80079bc <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007b20:	6a3a      	ldr	r2, [r7, #32]
 8007b22:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007b24:	68f8      	ldr	r0, [r7, #12]
 8007b26:	f000 f93d 	bl	8007da4 <SPI_EndRxTxTransaction>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d008      	beq.n	8007b42 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	2220      	movs	r2, #32
 8007b34:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007b3e:	2301      	movs	r3, #1
 8007b40:	e00e      	b.n	8007b60 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2201      	movs	r2, #1
 8007b46:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d001      	beq.n	8007b5e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	e000      	b.n	8007b60 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8007b5e:	2300      	movs	r3, #0
  }
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3728      	adds	r7, #40	@ 0x28
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bd80      	pop	{r7, pc}

08007b68 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b088      	sub	sp, #32
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	60f8      	str	r0, [r7, #12]
 8007b70:	60b9      	str	r1, [r7, #8]
 8007b72:	603b      	str	r3, [r7, #0]
 8007b74:	4613      	mov	r3, r2
 8007b76:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007b78:	f7fb fe86 	bl	8003888 <HAL_GetTick>
 8007b7c:	4602      	mov	r2, r0
 8007b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b80:	1a9b      	subs	r3, r3, r2
 8007b82:	683a      	ldr	r2, [r7, #0]
 8007b84:	4413      	add	r3, r2
 8007b86:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007b88:	f7fb fe7e 	bl	8003888 <HAL_GetTick>
 8007b8c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007b8e:	4b39      	ldr	r3, [pc, #228]	@ (8007c74 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	015b      	lsls	r3, r3, #5
 8007b94:	0d1b      	lsrs	r3, r3, #20
 8007b96:	69fa      	ldr	r2, [r7, #28]
 8007b98:	fb02 f303 	mul.w	r3, r2, r3
 8007b9c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007b9e:	e054      	b.n	8007c4a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ba6:	d050      	beq.n	8007c4a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007ba8:	f7fb fe6e 	bl	8003888 <HAL_GetTick>
 8007bac:	4602      	mov	r2, r0
 8007bae:	69bb      	ldr	r3, [r7, #24]
 8007bb0:	1ad3      	subs	r3, r2, r3
 8007bb2:	69fa      	ldr	r2, [r7, #28]
 8007bb4:	429a      	cmp	r2, r3
 8007bb6:	d902      	bls.n	8007bbe <SPI_WaitFlagStateUntilTimeout+0x56>
 8007bb8:	69fb      	ldr	r3, [r7, #28]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d13d      	bne.n	8007c3a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	685a      	ldr	r2, [r3, #4]
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007bcc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	685b      	ldr	r3, [r3, #4]
 8007bd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007bd6:	d111      	bne.n	8007bfc <SPI_WaitFlagStateUntilTimeout+0x94>
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	689b      	ldr	r3, [r3, #8]
 8007bdc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007be0:	d004      	beq.n	8007bec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	689b      	ldr	r3, [r3, #8]
 8007be6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bea:	d107      	bne.n	8007bfc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	681a      	ldr	r2, [r3, #0]
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007bfa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c04:	d10f      	bne.n	8007c26 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	681a      	ldr	r2, [r3, #0]
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007c14:	601a      	str	r2, [r3, #0]
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	681a      	ldr	r2, [r3, #0]
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007c24:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2201      	movs	r2, #1
 8007c2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2200      	movs	r2, #0
 8007c32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007c36:	2303      	movs	r3, #3
 8007c38:	e017      	b.n	8007c6a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d101      	bne.n	8007c44 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007c40:	2300      	movs	r3, #0
 8007c42:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	3b01      	subs	r3, #1
 8007c48:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	689a      	ldr	r2, [r3, #8]
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	4013      	ands	r3, r2
 8007c54:	68ba      	ldr	r2, [r7, #8]
 8007c56:	429a      	cmp	r2, r3
 8007c58:	bf0c      	ite	eq
 8007c5a:	2301      	moveq	r3, #1
 8007c5c:	2300      	movne	r3, #0
 8007c5e:	b2db      	uxtb	r3, r3
 8007c60:	461a      	mov	r2, r3
 8007c62:	79fb      	ldrb	r3, [r7, #7]
 8007c64:	429a      	cmp	r2, r3
 8007c66:	d19b      	bne.n	8007ba0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007c68:	2300      	movs	r3, #0
}
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	3720      	adds	r7, #32
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}
 8007c72:	bf00      	nop
 8007c74:	20000348 	.word	0x20000348

08007c78 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b08a      	sub	sp, #40	@ 0x28
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	60f8      	str	r0, [r7, #12]
 8007c80:	60b9      	str	r1, [r7, #8]
 8007c82:	607a      	str	r2, [r7, #4]
 8007c84:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007c86:	2300      	movs	r3, #0
 8007c88:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007c8a:	f7fb fdfd 	bl	8003888 <HAL_GetTick>
 8007c8e:	4602      	mov	r2, r0
 8007c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c92:	1a9b      	subs	r3, r3, r2
 8007c94:	683a      	ldr	r2, [r7, #0]
 8007c96:	4413      	add	r3, r2
 8007c98:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007c9a:	f7fb fdf5 	bl	8003888 <HAL_GetTick>
 8007c9e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	330c      	adds	r3, #12
 8007ca6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007ca8:	4b3d      	ldr	r3, [pc, #244]	@ (8007da0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007caa:	681a      	ldr	r2, [r3, #0]
 8007cac:	4613      	mov	r3, r2
 8007cae:	009b      	lsls	r3, r3, #2
 8007cb0:	4413      	add	r3, r2
 8007cb2:	00da      	lsls	r2, r3, #3
 8007cb4:	1ad3      	subs	r3, r2, r3
 8007cb6:	0d1b      	lsrs	r3, r3, #20
 8007cb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cba:	fb02 f303 	mul.w	r3, r2, r3
 8007cbe:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007cc0:	e060      	b.n	8007d84 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007cc8:	d107      	bne.n	8007cda <SPI_WaitFifoStateUntilTimeout+0x62>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d104      	bne.n	8007cda <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007cd0:	69fb      	ldr	r3, [r7, #28]
 8007cd2:	781b      	ldrb	r3, [r3, #0]
 8007cd4:	b2db      	uxtb	r3, r3
 8007cd6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007cd8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ce0:	d050      	beq.n	8007d84 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007ce2:	f7fb fdd1 	bl	8003888 <HAL_GetTick>
 8007ce6:	4602      	mov	r2, r0
 8007ce8:	6a3b      	ldr	r3, [r7, #32]
 8007cea:	1ad3      	subs	r3, r2, r3
 8007cec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d902      	bls.n	8007cf8 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d13d      	bne.n	8007d74 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	685a      	ldr	r2, [r3, #4]
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007d06:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007d10:	d111      	bne.n	8007d36 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	689b      	ldr	r3, [r3, #8]
 8007d16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d1a:	d004      	beq.n	8007d26 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	689b      	ldr	r3, [r3, #8]
 8007d20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d24:	d107      	bne.n	8007d36 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	681a      	ldr	r2, [r3, #0]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007d34:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d3e:	d10f      	bne.n	8007d60 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	681a      	ldr	r2, [r3, #0]
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007d4e:	601a      	str	r2, [r3, #0]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	681a      	ldr	r2, [r3, #0]
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007d5e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	2201      	movs	r2, #1
 8007d64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007d70:	2303      	movs	r3, #3
 8007d72:	e010      	b.n	8007d96 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007d74:	69bb      	ldr	r3, [r7, #24]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d101      	bne.n	8007d7e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007d7e:	69bb      	ldr	r3, [r7, #24]
 8007d80:	3b01      	subs	r3, #1
 8007d82:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	689a      	ldr	r2, [r3, #8]
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	4013      	ands	r3, r2
 8007d8e:	687a      	ldr	r2, [r7, #4]
 8007d90:	429a      	cmp	r2, r3
 8007d92:	d196      	bne.n	8007cc2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007d94:	2300      	movs	r3, #0
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3728      	adds	r7, #40	@ 0x28
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bd80      	pop	{r7, pc}
 8007d9e:	bf00      	nop
 8007da0:	20000348 	.word	0x20000348

08007da4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b086      	sub	sp, #24
 8007da8:	af02      	add	r7, sp, #8
 8007daa:	60f8      	str	r0, [r7, #12]
 8007dac:	60b9      	str	r1, [r7, #8]
 8007dae:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	9300      	str	r3, [sp, #0]
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	2200      	movs	r2, #0
 8007db8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007dbc:	68f8      	ldr	r0, [r7, #12]
 8007dbe:	f7ff ff5b 	bl	8007c78 <SPI_WaitFifoStateUntilTimeout>
 8007dc2:	4603      	mov	r3, r0
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d007      	beq.n	8007dd8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007dcc:	f043 0220 	orr.w	r2, r3, #32
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007dd4:	2303      	movs	r3, #3
 8007dd6:	e027      	b.n	8007e28 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	9300      	str	r3, [sp, #0]
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	2200      	movs	r2, #0
 8007de0:	2180      	movs	r1, #128	@ 0x80
 8007de2:	68f8      	ldr	r0, [r7, #12]
 8007de4:	f7ff fec0 	bl	8007b68 <SPI_WaitFlagStateUntilTimeout>
 8007de8:	4603      	mov	r3, r0
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d007      	beq.n	8007dfe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007df2:	f043 0220 	orr.w	r2, r3, #32
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007dfa:	2303      	movs	r3, #3
 8007dfc:	e014      	b.n	8007e28 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	9300      	str	r3, [sp, #0]
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	2200      	movs	r2, #0
 8007e06:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007e0a:	68f8      	ldr	r0, [r7, #12]
 8007e0c:	f7ff ff34 	bl	8007c78 <SPI_WaitFifoStateUntilTimeout>
 8007e10:	4603      	mov	r3, r0
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d007      	beq.n	8007e26 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e1a:	f043 0220 	orr.w	r2, r3, #32
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007e22:	2303      	movs	r3, #3
 8007e24:	e000      	b.n	8007e28 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007e26:	2300      	movs	r3, #0
}
 8007e28:	4618      	mov	r0, r3
 8007e2a:	3710      	adds	r7, #16
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	bd80      	pop	{r7, pc}

08007e30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b082      	sub	sp, #8
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d101      	bne.n	8007e42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007e3e:	2301      	movs	r3, #1
 8007e40:	e049      	b.n	8007ed6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e48:	b2db      	uxtb	r3, r3
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d106      	bne.n	8007e5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2200      	movs	r2, #0
 8007e52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007e56:	6878      	ldr	r0, [r7, #4]
 8007e58:	f7fb fa1a 	bl	8003290 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2202      	movs	r2, #2
 8007e60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681a      	ldr	r2, [r3, #0]
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	3304      	adds	r3, #4
 8007e6c:	4619      	mov	r1, r3
 8007e6e:	4610      	mov	r0, r2
 8007e70:	f001 f878 	bl	8008f64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2201      	movs	r2, #1
 8007e78:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2201      	movs	r2, #1
 8007e88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2201      	movs	r2, #1
 8007e90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2201      	movs	r2, #1
 8007e98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2201      	movs	r2, #1
 8007eb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2201      	movs	r2, #1
 8007ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007ed4:	2300      	movs	r3, #0
}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	3708      	adds	r7, #8
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bd80      	pop	{r7, pc}

08007ede <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007ede:	b580      	push	{r7, lr}
 8007ee0:	b082      	sub	sp, #8
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d101      	bne.n	8007ef0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007eec:	2301      	movs	r3, #1
 8007eee:	e049      	b.n	8007f84 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ef6:	b2db      	uxtb	r3, r3
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d106      	bne.n	8007f0a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2200      	movs	r2, #0
 8007f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f000 f841 	bl	8007f8c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2202      	movs	r2, #2
 8007f0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	3304      	adds	r3, #4
 8007f1a:	4619      	mov	r1, r3
 8007f1c:	4610      	mov	r0, r2
 8007f1e:	f001 f821 	bl	8008f64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2201      	movs	r2, #1
 8007f26:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2201      	movs	r2, #1
 8007f2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2201      	movs	r2, #1
 8007f36:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2201      	movs	r2, #1
 8007f46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2201      	movs	r2, #1
 8007f4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2201      	movs	r2, #1
 8007f56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2201      	movs	r2, #1
 8007f5e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2201      	movs	r2, #1
 8007f66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2201      	movs	r2, #1
 8007f6e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2201      	movs	r2, #1
 8007f76:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007f82:	2300      	movs	r3, #0
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	3708      	adds	r7, #8
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	bd80      	pop	{r7, pc}

08007f8c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b083      	sub	sp, #12
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007f94:	bf00      	nop
 8007f96:	370c      	adds	r7, #12
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b084      	sub	sp, #16
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
 8007fa8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d109      	bne.n	8007fc4 <HAL_TIM_PWM_Start+0x24>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007fb6:	b2db      	uxtb	r3, r3
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	bf14      	ite	ne
 8007fbc:	2301      	movne	r3, #1
 8007fbe:	2300      	moveq	r3, #0
 8007fc0:	b2db      	uxtb	r3, r3
 8007fc2:	e03c      	b.n	800803e <HAL_TIM_PWM_Start+0x9e>
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	2b04      	cmp	r3, #4
 8007fc8:	d109      	bne.n	8007fde <HAL_TIM_PWM_Start+0x3e>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007fd0:	b2db      	uxtb	r3, r3
 8007fd2:	2b01      	cmp	r3, #1
 8007fd4:	bf14      	ite	ne
 8007fd6:	2301      	movne	r3, #1
 8007fd8:	2300      	moveq	r3, #0
 8007fda:	b2db      	uxtb	r3, r3
 8007fdc:	e02f      	b.n	800803e <HAL_TIM_PWM_Start+0x9e>
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	2b08      	cmp	r3, #8
 8007fe2:	d109      	bne.n	8007ff8 <HAL_TIM_PWM_Start+0x58>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007fea:	b2db      	uxtb	r3, r3
 8007fec:	2b01      	cmp	r3, #1
 8007fee:	bf14      	ite	ne
 8007ff0:	2301      	movne	r3, #1
 8007ff2:	2300      	moveq	r3, #0
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	e022      	b.n	800803e <HAL_TIM_PWM_Start+0x9e>
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	2b0c      	cmp	r3, #12
 8007ffc:	d109      	bne.n	8008012 <HAL_TIM_PWM_Start+0x72>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008004:	b2db      	uxtb	r3, r3
 8008006:	2b01      	cmp	r3, #1
 8008008:	bf14      	ite	ne
 800800a:	2301      	movne	r3, #1
 800800c:	2300      	moveq	r3, #0
 800800e:	b2db      	uxtb	r3, r3
 8008010:	e015      	b.n	800803e <HAL_TIM_PWM_Start+0x9e>
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	2b10      	cmp	r3, #16
 8008016:	d109      	bne.n	800802c <HAL_TIM_PWM_Start+0x8c>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800801e:	b2db      	uxtb	r3, r3
 8008020:	2b01      	cmp	r3, #1
 8008022:	bf14      	ite	ne
 8008024:	2301      	movne	r3, #1
 8008026:	2300      	moveq	r3, #0
 8008028:	b2db      	uxtb	r3, r3
 800802a:	e008      	b.n	800803e <HAL_TIM_PWM_Start+0x9e>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008032:	b2db      	uxtb	r3, r3
 8008034:	2b01      	cmp	r3, #1
 8008036:	bf14      	ite	ne
 8008038:	2301      	movne	r3, #1
 800803a:	2300      	moveq	r3, #0
 800803c:	b2db      	uxtb	r3, r3
 800803e:	2b00      	cmp	r3, #0
 8008040:	d001      	beq.n	8008046 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	e0a6      	b.n	8008194 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d104      	bne.n	8008056 <HAL_TIM_PWM_Start+0xb6>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2202      	movs	r2, #2
 8008050:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008054:	e023      	b.n	800809e <HAL_TIM_PWM_Start+0xfe>
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	2b04      	cmp	r3, #4
 800805a:	d104      	bne.n	8008066 <HAL_TIM_PWM_Start+0xc6>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2202      	movs	r2, #2
 8008060:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008064:	e01b      	b.n	800809e <HAL_TIM_PWM_Start+0xfe>
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	2b08      	cmp	r3, #8
 800806a:	d104      	bne.n	8008076 <HAL_TIM_PWM_Start+0xd6>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2202      	movs	r2, #2
 8008070:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008074:	e013      	b.n	800809e <HAL_TIM_PWM_Start+0xfe>
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	2b0c      	cmp	r3, #12
 800807a:	d104      	bne.n	8008086 <HAL_TIM_PWM_Start+0xe6>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2202      	movs	r2, #2
 8008080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008084:	e00b      	b.n	800809e <HAL_TIM_PWM_Start+0xfe>
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	2b10      	cmp	r3, #16
 800808a:	d104      	bne.n	8008096 <HAL_TIM_PWM_Start+0xf6>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2202      	movs	r2, #2
 8008090:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008094:	e003      	b.n	800809e <HAL_TIM_PWM_Start+0xfe>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2202      	movs	r2, #2
 800809a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	2201      	movs	r2, #1
 80080a4:	6839      	ldr	r1, [r7, #0]
 80080a6:	4618      	mov	r0, r3
 80080a8:	f001 fd00 	bl	8009aac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a3a      	ldr	r2, [pc, #232]	@ (800819c <HAL_TIM_PWM_Start+0x1fc>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d018      	beq.n	80080e8 <HAL_TIM_PWM_Start+0x148>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a39      	ldr	r2, [pc, #228]	@ (80081a0 <HAL_TIM_PWM_Start+0x200>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d013      	beq.n	80080e8 <HAL_TIM_PWM_Start+0x148>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	4a37      	ldr	r2, [pc, #220]	@ (80081a4 <HAL_TIM_PWM_Start+0x204>)
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d00e      	beq.n	80080e8 <HAL_TIM_PWM_Start+0x148>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4a36      	ldr	r2, [pc, #216]	@ (80081a8 <HAL_TIM_PWM_Start+0x208>)
 80080d0:	4293      	cmp	r3, r2
 80080d2:	d009      	beq.n	80080e8 <HAL_TIM_PWM_Start+0x148>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	4a34      	ldr	r2, [pc, #208]	@ (80081ac <HAL_TIM_PWM_Start+0x20c>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d004      	beq.n	80080e8 <HAL_TIM_PWM_Start+0x148>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	4a33      	ldr	r2, [pc, #204]	@ (80081b0 <HAL_TIM_PWM_Start+0x210>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d101      	bne.n	80080ec <HAL_TIM_PWM_Start+0x14c>
 80080e8:	2301      	movs	r3, #1
 80080ea:	e000      	b.n	80080ee <HAL_TIM_PWM_Start+0x14e>
 80080ec:	2300      	movs	r3, #0
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d007      	beq.n	8008102 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008100:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a25      	ldr	r2, [pc, #148]	@ (800819c <HAL_TIM_PWM_Start+0x1fc>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d022      	beq.n	8008152 <HAL_TIM_PWM_Start+0x1b2>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008114:	d01d      	beq.n	8008152 <HAL_TIM_PWM_Start+0x1b2>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a26      	ldr	r2, [pc, #152]	@ (80081b4 <HAL_TIM_PWM_Start+0x214>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d018      	beq.n	8008152 <HAL_TIM_PWM_Start+0x1b2>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a24      	ldr	r2, [pc, #144]	@ (80081b8 <HAL_TIM_PWM_Start+0x218>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d013      	beq.n	8008152 <HAL_TIM_PWM_Start+0x1b2>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a23      	ldr	r2, [pc, #140]	@ (80081bc <HAL_TIM_PWM_Start+0x21c>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d00e      	beq.n	8008152 <HAL_TIM_PWM_Start+0x1b2>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a19      	ldr	r2, [pc, #100]	@ (80081a0 <HAL_TIM_PWM_Start+0x200>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d009      	beq.n	8008152 <HAL_TIM_PWM_Start+0x1b2>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a18      	ldr	r2, [pc, #96]	@ (80081a4 <HAL_TIM_PWM_Start+0x204>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d004      	beq.n	8008152 <HAL_TIM_PWM_Start+0x1b2>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a18      	ldr	r2, [pc, #96]	@ (80081b0 <HAL_TIM_PWM_Start+0x210>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d115      	bne.n	800817e <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	689a      	ldr	r2, [r3, #8]
 8008158:	4b19      	ldr	r3, [pc, #100]	@ (80081c0 <HAL_TIM_PWM_Start+0x220>)
 800815a:	4013      	ands	r3, r2
 800815c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	2b06      	cmp	r3, #6
 8008162:	d015      	beq.n	8008190 <HAL_TIM_PWM_Start+0x1f0>
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800816a:	d011      	beq.n	8008190 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	681a      	ldr	r2, [r3, #0]
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f042 0201 	orr.w	r2, r2, #1
 800817a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800817c:	e008      	b.n	8008190 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	681a      	ldr	r2, [r3, #0]
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f042 0201 	orr.w	r2, r2, #1
 800818c:	601a      	str	r2, [r3, #0]
 800818e:	e000      	b.n	8008192 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008190:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008192:	2300      	movs	r3, #0
}
 8008194:	4618      	mov	r0, r3
 8008196:	3710      	adds	r7, #16
 8008198:	46bd      	mov	sp, r7
 800819a:	bd80      	pop	{r7, pc}
 800819c:	40012c00 	.word	0x40012c00
 80081a0:	40013400 	.word	0x40013400
 80081a4:	40014000 	.word	0x40014000
 80081a8:	40014400 	.word	0x40014400
 80081ac:	40014800 	.word	0x40014800
 80081b0:	40015000 	.word	0x40015000
 80081b4:	40000400 	.word	0x40000400
 80081b8:	40000800 	.word	0x40000800
 80081bc:	40000c00 	.word	0x40000c00
 80081c0:	00010007 	.word	0x00010007

080081c4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b082      	sub	sp, #8
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
 80081cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	2200      	movs	r2, #0
 80081d4:	6839      	ldr	r1, [r7, #0]
 80081d6:	4618      	mov	r0, r3
 80081d8:	f001 fc68 	bl	8009aac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a40      	ldr	r2, [pc, #256]	@ (80082e4 <HAL_TIM_PWM_Stop+0x120>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d018      	beq.n	8008218 <HAL_TIM_PWM_Stop+0x54>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a3f      	ldr	r2, [pc, #252]	@ (80082e8 <HAL_TIM_PWM_Stop+0x124>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d013      	beq.n	8008218 <HAL_TIM_PWM_Stop+0x54>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a3d      	ldr	r2, [pc, #244]	@ (80082ec <HAL_TIM_PWM_Stop+0x128>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d00e      	beq.n	8008218 <HAL_TIM_PWM_Stop+0x54>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	4a3c      	ldr	r2, [pc, #240]	@ (80082f0 <HAL_TIM_PWM_Stop+0x12c>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d009      	beq.n	8008218 <HAL_TIM_PWM_Stop+0x54>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4a3a      	ldr	r2, [pc, #232]	@ (80082f4 <HAL_TIM_PWM_Stop+0x130>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d004      	beq.n	8008218 <HAL_TIM_PWM_Stop+0x54>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	4a39      	ldr	r2, [pc, #228]	@ (80082f8 <HAL_TIM_PWM_Stop+0x134>)
 8008214:	4293      	cmp	r3, r2
 8008216:	d101      	bne.n	800821c <HAL_TIM_PWM_Stop+0x58>
 8008218:	2301      	movs	r3, #1
 800821a:	e000      	b.n	800821e <HAL_TIM_PWM_Stop+0x5a>
 800821c:	2300      	movs	r3, #0
 800821e:	2b00      	cmp	r3, #0
 8008220:	d017      	beq.n	8008252 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	6a1a      	ldr	r2, [r3, #32]
 8008228:	f241 1311 	movw	r3, #4369	@ 0x1111
 800822c:	4013      	ands	r3, r2
 800822e:	2b00      	cmp	r3, #0
 8008230:	d10f      	bne.n	8008252 <HAL_TIM_PWM_Stop+0x8e>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	6a1a      	ldr	r2, [r3, #32]
 8008238:	f244 4344 	movw	r3, #17476	@ 0x4444
 800823c:	4013      	ands	r3, r2
 800823e:	2b00      	cmp	r3, #0
 8008240:	d107      	bne.n	8008252 <HAL_TIM_PWM_Stop+0x8e>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008250:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	6a1a      	ldr	r2, [r3, #32]
 8008258:	f241 1311 	movw	r3, #4369	@ 0x1111
 800825c:	4013      	ands	r3, r2
 800825e:	2b00      	cmp	r3, #0
 8008260:	d10f      	bne.n	8008282 <HAL_TIM_PWM_Stop+0xbe>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	6a1a      	ldr	r2, [r3, #32]
 8008268:	f244 4344 	movw	r3, #17476	@ 0x4444
 800826c:	4013      	ands	r3, r2
 800826e:	2b00      	cmp	r3, #0
 8008270:	d107      	bne.n	8008282 <HAL_TIM_PWM_Stop+0xbe>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	681a      	ldr	r2, [r3, #0]
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f022 0201 	bic.w	r2, r2, #1
 8008280:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d104      	bne.n	8008292 <HAL_TIM_PWM_Stop+0xce>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2201      	movs	r2, #1
 800828c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008290:	e023      	b.n	80082da <HAL_TIM_PWM_Stop+0x116>
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	2b04      	cmp	r3, #4
 8008296:	d104      	bne.n	80082a2 <HAL_TIM_PWM_Stop+0xde>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2201      	movs	r2, #1
 800829c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80082a0:	e01b      	b.n	80082da <HAL_TIM_PWM_Stop+0x116>
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	2b08      	cmp	r3, #8
 80082a6:	d104      	bne.n	80082b2 <HAL_TIM_PWM_Stop+0xee>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2201      	movs	r2, #1
 80082ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80082b0:	e013      	b.n	80082da <HAL_TIM_PWM_Stop+0x116>
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	2b0c      	cmp	r3, #12
 80082b6:	d104      	bne.n	80082c2 <HAL_TIM_PWM_Stop+0xfe>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2201      	movs	r2, #1
 80082bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80082c0:	e00b      	b.n	80082da <HAL_TIM_PWM_Stop+0x116>
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	2b10      	cmp	r3, #16
 80082c6:	d104      	bne.n	80082d2 <HAL_TIM_PWM_Stop+0x10e>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2201      	movs	r2, #1
 80082cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80082d0:	e003      	b.n	80082da <HAL_TIM_PWM_Stop+0x116>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	2201      	movs	r2, #1
 80082d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80082da:	2300      	movs	r3, #0
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3708      	adds	r7, #8
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bd80      	pop	{r7, pc}
 80082e4:	40012c00 	.word	0x40012c00
 80082e8:	40013400 	.word	0x40013400
 80082ec:	40014000 	.word	0x40014000
 80082f0:	40014400 	.word	0x40014400
 80082f4:	40014800 	.word	0x40014800
 80082f8:	40015000 	.word	0x40015000

080082fc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b082      	sub	sp, #8
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d101      	bne.n	800830e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800830a:	2301      	movs	r3, #1
 800830c:	e049      	b.n	80083a2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008314:	b2db      	uxtb	r3, r3
 8008316:	2b00      	cmp	r3, #0
 8008318:	d106      	bne.n	8008328 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2200      	movs	r2, #0
 800831e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f000 f841 	bl	80083aa <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2202      	movs	r2, #2
 800832c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681a      	ldr	r2, [r3, #0]
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	3304      	adds	r3, #4
 8008338:	4619      	mov	r1, r3
 800833a:	4610      	mov	r0, r2
 800833c:	f000 fe12 	bl	8008f64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2201      	movs	r2, #1
 8008344:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2201      	movs	r2, #1
 800834c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2201      	movs	r2, #1
 8008354:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2201      	movs	r2, #1
 800835c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2201      	movs	r2, #1
 8008364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2201      	movs	r2, #1
 800836c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2201      	movs	r2, #1
 8008374:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2201      	movs	r2, #1
 800837c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2201      	movs	r2, #1
 8008384:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2201      	movs	r2, #1
 800838c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2201      	movs	r2, #1
 8008394:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2201      	movs	r2, #1
 800839c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80083a0:	2300      	movs	r3, #0
}
 80083a2:	4618      	mov	r0, r3
 80083a4:	3708      	adds	r7, #8
 80083a6:	46bd      	mov	sp, r7
 80083a8:	bd80      	pop	{r7, pc}

080083aa <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80083aa:	b480      	push	{r7}
 80083ac:	b083      	sub	sp, #12
 80083ae:	af00      	add	r7, sp, #0
 80083b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80083b2:	bf00      	nop
 80083b4:	370c      	adds	r7, #12
 80083b6:	46bd      	mov	sp, r7
 80083b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083bc:	4770      	bx	lr
	...

080083c0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b084      	sub	sp, #16
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
 80083c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80083ca:	2300      	movs	r3, #0
 80083cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d104      	bne.n	80083de <HAL_TIM_IC_Start_IT+0x1e>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80083da:	b2db      	uxtb	r3, r3
 80083dc:	e023      	b.n	8008426 <HAL_TIM_IC_Start_IT+0x66>
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	2b04      	cmp	r3, #4
 80083e2:	d104      	bne.n	80083ee <HAL_TIM_IC_Start_IT+0x2e>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80083ea:	b2db      	uxtb	r3, r3
 80083ec:	e01b      	b.n	8008426 <HAL_TIM_IC_Start_IT+0x66>
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	2b08      	cmp	r3, #8
 80083f2:	d104      	bne.n	80083fe <HAL_TIM_IC_Start_IT+0x3e>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	e013      	b.n	8008426 <HAL_TIM_IC_Start_IT+0x66>
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	2b0c      	cmp	r3, #12
 8008402:	d104      	bne.n	800840e <HAL_TIM_IC_Start_IT+0x4e>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800840a:	b2db      	uxtb	r3, r3
 800840c:	e00b      	b.n	8008426 <HAL_TIM_IC_Start_IT+0x66>
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	2b10      	cmp	r3, #16
 8008412:	d104      	bne.n	800841e <HAL_TIM_IC_Start_IT+0x5e>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800841a:	b2db      	uxtb	r3, r3
 800841c:	e003      	b.n	8008426 <HAL_TIM_IC_Start_IT+0x66>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008424:	b2db      	uxtb	r3, r3
 8008426:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d104      	bne.n	8008438 <HAL_TIM_IC_Start_IT+0x78>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008434:	b2db      	uxtb	r3, r3
 8008436:	e013      	b.n	8008460 <HAL_TIM_IC_Start_IT+0xa0>
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	2b04      	cmp	r3, #4
 800843c:	d104      	bne.n	8008448 <HAL_TIM_IC_Start_IT+0x88>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008444:	b2db      	uxtb	r3, r3
 8008446:	e00b      	b.n	8008460 <HAL_TIM_IC_Start_IT+0xa0>
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	2b08      	cmp	r3, #8
 800844c:	d104      	bne.n	8008458 <HAL_TIM_IC_Start_IT+0x98>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008454:	b2db      	uxtb	r3, r3
 8008456:	e003      	b.n	8008460 <HAL_TIM_IC_Start_IT+0xa0>
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800845e:	b2db      	uxtb	r3, r3
 8008460:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008462:	7bbb      	ldrb	r3, [r7, #14]
 8008464:	2b01      	cmp	r3, #1
 8008466:	d102      	bne.n	800846e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8008468:	7b7b      	ldrb	r3, [r7, #13]
 800846a:	2b01      	cmp	r3, #1
 800846c:	d001      	beq.n	8008472 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800846e:	2301      	movs	r3, #1
 8008470:	e0e2      	b.n	8008638 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d104      	bne.n	8008482 <HAL_TIM_IC_Start_IT+0xc2>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2202      	movs	r2, #2
 800847c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008480:	e023      	b.n	80084ca <HAL_TIM_IC_Start_IT+0x10a>
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	2b04      	cmp	r3, #4
 8008486:	d104      	bne.n	8008492 <HAL_TIM_IC_Start_IT+0xd2>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2202      	movs	r2, #2
 800848c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008490:	e01b      	b.n	80084ca <HAL_TIM_IC_Start_IT+0x10a>
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	2b08      	cmp	r3, #8
 8008496:	d104      	bne.n	80084a2 <HAL_TIM_IC_Start_IT+0xe2>
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2202      	movs	r2, #2
 800849c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80084a0:	e013      	b.n	80084ca <HAL_TIM_IC_Start_IT+0x10a>
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	2b0c      	cmp	r3, #12
 80084a6:	d104      	bne.n	80084b2 <HAL_TIM_IC_Start_IT+0xf2>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2202      	movs	r2, #2
 80084ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80084b0:	e00b      	b.n	80084ca <HAL_TIM_IC_Start_IT+0x10a>
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	2b10      	cmp	r3, #16
 80084b6:	d104      	bne.n	80084c2 <HAL_TIM_IC_Start_IT+0x102>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2202      	movs	r2, #2
 80084bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80084c0:	e003      	b.n	80084ca <HAL_TIM_IC_Start_IT+0x10a>
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2202      	movs	r2, #2
 80084c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d104      	bne.n	80084da <HAL_TIM_IC_Start_IT+0x11a>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2202      	movs	r2, #2
 80084d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80084d8:	e013      	b.n	8008502 <HAL_TIM_IC_Start_IT+0x142>
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	2b04      	cmp	r3, #4
 80084de:	d104      	bne.n	80084ea <HAL_TIM_IC_Start_IT+0x12a>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2202      	movs	r2, #2
 80084e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80084e8:	e00b      	b.n	8008502 <HAL_TIM_IC_Start_IT+0x142>
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	2b08      	cmp	r3, #8
 80084ee:	d104      	bne.n	80084fa <HAL_TIM_IC_Start_IT+0x13a>
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2202      	movs	r2, #2
 80084f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80084f8:	e003      	b.n	8008502 <HAL_TIM_IC_Start_IT+0x142>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2202      	movs	r2, #2
 80084fe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	2b0c      	cmp	r3, #12
 8008506:	d841      	bhi.n	800858c <HAL_TIM_IC_Start_IT+0x1cc>
 8008508:	a201      	add	r2, pc, #4	@ (adr r2, 8008510 <HAL_TIM_IC_Start_IT+0x150>)
 800850a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800850e:	bf00      	nop
 8008510:	08008545 	.word	0x08008545
 8008514:	0800858d 	.word	0x0800858d
 8008518:	0800858d 	.word	0x0800858d
 800851c:	0800858d 	.word	0x0800858d
 8008520:	08008557 	.word	0x08008557
 8008524:	0800858d 	.word	0x0800858d
 8008528:	0800858d 	.word	0x0800858d
 800852c:	0800858d 	.word	0x0800858d
 8008530:	08008569 	.word	0x08008569
 8008534:	0800858d 	.word	0x0800858d
 8008538:	0800858d 	.word	0x0800858d
 800853c:	0800858d 	.word	0x0800858d
 8008540:	0800857b 	.word	0x0800857b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	68da      	ldr	r2, [r3, #12]
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f042 0202 	orr.w	r2, r2, #2
 8008552:	60da      	str	r2, [r3, #12]
      break;
 8008554:	e01d      	b.n	8008592 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	68da      	ldr	r2, [r3, #12]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f042 0204 	orr.w	r2, r2, #4
 8008564:	60da      	str	r2, [r3, #12]
      break;
 8008566:	e014      	b.n	8008592 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	68da      	ldr	r2, [r3, #12]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f042 0208 	orr.w	r2, r2, #8
 8008576:	60da      	str	r2, [r3, #12]
      break;
 8008578:	e00b      	b.n	8008592 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	68da      	ldr	r2, [r3, #12]
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f042 0210 	orr.w	r2, r2, #16
 8008588:	60da      	str	r2, [r3, #12]
      break;
 800858a:	e002      	b.n	8008592 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800858c:	2301      	movs	r3, #1
 800858e:	73fb      	strb	r3, [r7, #15]
      break;
 8008590:	bf00      	nop
  }

  if (status == HAL_OK)
 8008592:	7bfb      	ldrb	r3, [r7, #15]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d14e      	bne.n	8008636 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	2201      	movs	r2, #1
 800859e:	6839      	ldr	r1, [r7, #0]
 80085a0:	4618      	mov	r0, r3
 80085a2:	f001 fa83 	bl	8009aac <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4a25      	ldr	r2, [pc, #148]	@ (8008640 <HAL_TIM_IC_Start_IT+0x280>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d022      	beq.n	80085f6 <HAL_TIM_IC_Start_IT+0x236>
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085b8:	d01d      	beq.n	80085f6 <HAL_TIM_IC_Start_IT+0x236>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	4a21      	ldr	r2, [pc, #132]	@ (8008644 <HAL_TIM_IC_Start_IT+0x284>)
 80085c0:	4293      	cmp	r3, r2
 80085c2:	d018      	beq.n	80085f6 <HAL_TIM_IC_Start_IT+0x236>
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4a1f      	ldr	r2, [pc, #124]	@ (8008648 <HAL_TIM_IC_Start_IT+0x288>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d013      	beq.n	80085f6 <HAL_TIM_IC_Start_IT+0x236>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4a1e      	ldr	r2, [pc, #120]	@ (800864c <HAL_TIM_IC_Start_IT+0x28c>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d00e      	beq.n	80085f6 <HAL_TIM_IC_Start_IT+0x236>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4a1c      	ldr	r2, [pc, #112]	@ (8008650 <HAL_TIM_IC_Start_IT+0x290>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d009      	beq.n	80085f6 <HAL_TIM_IC_Start_IT+0x236>
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	4a1b      	ldr	r2, [pc, #108]	@ (8008654 <HAL_TIM_IC_Start_IT+0x294>)
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d004      	beq.n	80085f6 <HAL_TIM_IC_Start_IT+0x236>
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	4a19      	ldr	r2, [pc, #100]	@ (8008658 <HAL_TIM_IC_Start_IT+0x298>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d115      	bne.n	8008622 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	689a      	ldr	r2, [r3, #8]
 80085fc:	4b17      	ldr	r3, [pc, #92]	@ (800865c <HAL_TIM_IC_Start_IT+0x29c>)
 80085fe:	4013      	ands	r3, r2
 8008600:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	2b06      	cmp	r3, #6
 8008606:	d015      	beq.n	8008634 <HAL_TIM_IC_Start_IT+0x274>
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800860e:	d011      	beq.n	8008634 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	681a      	ldr	r2, [r3, #0]
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f042 0201 	orr.w	r2, r2, #1
 800861e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008620:	e008      	b.n	8008634 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	681a      	ldr	r2, [r3, #0]
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f042 0201 	orr.w	r2, r2, #1
 8008630:	601a      	str	r2, [r3, #0]
 8008632:	e000      	b.n	8008636 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008634:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8008636:	7bfb      	ldrb	r3, [r7, #15]
}
 8008638:	4618      	mov	r0, r3
 800863a:	3710      	adds	r7, #16
 800863c:	46bd      	mov	sp, r7
 800863e:	bd80      	pop	{r7, pc}
 8008640:	40012c00 	.word	0x40012c00
 8008644:	40000400 	.word	0x40000400
 8008648:	40000800 	.word	0x40000800
 800864c:	40000c00 	.word	0x40000c00
 8008650:	40013400 	.word	0x40013400
 8008654:	40014000 	.word	0x40014000
 8008658:	40015000 	.word	0x40015000
 800865c:	00010007 	.word	0x00010007

08008660 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b084      	sub	sp, #16
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	68db      	ldr	r3, [r3, #12]
 800866e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	691b      	ldr	r3, [r3, #16]
 8008676:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	f003 0302 	and.w	r3, r3, #2
 800867e:	2b00      	cmp	r3, #0
 8008680:	d020      	beq.n	80086c4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	f003 0302 	and.w	r3, r3, #2
 8008688:	2b00      	cmp	r3, #0
 800868a:	d01b      	beq.n	80086c4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f06f 0202 	mvn.w	r2, #2
 8008694:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2201      	movs	r2, #1
 800869a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	699b      	ldr	r3, [r3, #24]
 80086a2:	f003 0303 	and.w	r3, r3, #3
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d003      	beq.n	80086b2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f7f9 f956 	bl	800195c <HAL_TIM_IC_CaptureCallback>
 80086b0:	e005      	b.n	80086be <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f000 fc38 	bl	8008f28 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086b8:	6878      	ldr	r0, [r7, #4]
 80086ba:	f000 fc3f 	bl	8008f3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2200      	movs	r2, #0
 80086c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	f003 0304 	and.w	r3, r3, #4
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d020      	beq.n	8008710 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	f003 0304 	and.w	r3, r3, #4
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d01b      	beq.n	8008710 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f06f 0204 	mvn.w	r2, #4
 80086e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2202      	movs	r2, #2
 80086e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	699b      	ldr	r3, [r3, #24]
 80086ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d003      	beq.n	80086fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f7f9 f930 	bl	800195c <HAL_TIM_IC_CaptureCallback>
 80086fc:	e005      	b.n	800870a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f000 fc12 	bl	8008f28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	f000 fc19 	bl	8008f3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2200      	movs	r2, #0
 800870e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	f003 0308 	and.w	r3, r3, #8
 8008716:	2b00      	cmp	r3, #0
 8008718:	d020      	beq.n	800875c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	f003 0308 	and.w	r3, r3, #8
 8008720:	2b00      	cmp	r3, #0
 8008722:	d01b      	beq.n	800875c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f06f 0208 	mvn.w	r2, #8
 800872c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2204      	movs	r2, #4
 8008732:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	69db      	ldr	r3, [r3, #28]
 800873a:	f003 0303 	and.w	r3, r3, #3
 800873e:	2b00      	cmp	r3, #0
 8008740:	d003      	beq.n	800874a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f7f9 f90a 	bl	800195c <HAL_TIM_IC_CaptureCallback>
 8008748:	e005      	b.n	8008756 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f000 fbec 	bl	8008f28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008750:	6878      	ldr	r0, [r7, #4]
 8008752:	f000 fbf3 	bl	8008f3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2200      	movs	r2, #0
 800875a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	f003 0310 	and.w	r3, r3, #16
 8008762:	2b00      	cmp	r3, #0
 8008764:	d020      	beq.n	80087a8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	f003 0310 	and.w	r3, r3, #16
 800876c:	2b00      	cmp	r3, #0
 800876e:	d01b      	beq.n	80087a8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f06f 0210 	mvn.w	r2, #16
 8008778:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2208      	movs	r2, #8
 800877e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	69db      	ldr	r3, [r3, #28]
 8008786:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800878a:	2b00      	cmp	r3, #0
 800878c:	d003      	beq.n	8008796 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f7f9 f8e4 	bl	800195c <HAL_TIM_IC_CaptureCallback>
 8008794:	e005      	b.n	80087a2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f000 fbc6 	bl	8008f28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800879c:	6878      	ldr	r0, [r7, #4]
 800879e:	f000 fbcd 	bl	8008f3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2200      	movs	r2, #0
 80087a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	f003 0301 	and.w	r3, r3, #1
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d00c      	beq.n	80087cc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	f003 0301 	and.w	r3, r3, #1
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d007      	beq.n	80087cc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f06f 0201 	mvn.w	r2, #1
 80087c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80087c6:	6878      	ldr	r0, [r7, #4]
 80087c8:	f000 fba4 	bl	8008f14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d104      	bne.n	80087e0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d00c      	beq.n	80087fa <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d007      	beq.n	80087fa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80087f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80087f4:	6878      	ldr	r0, [r7, #4]
 80087f6:	f001 fbd3 	bl	8009fa0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008800:	2b00      	cmp	r3, #0
 8008802:	d00c      	beq.n	800881e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800880a:	2b00      	cmp	r3, #0
 800880c:	d007      	beq.n	800881e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008816:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f001 fbcb 	bl	8009fb4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008824:	2b00      	cmp	r3, #0
 8008826:	d00c      	beq.n	8008842 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800882e:	2b00      	cmp	r3, #0
 8008830:	d007      	beq.n	8008842 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800883a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f000 fb87 	bl	8008f50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	f003 0320 	and.w	r3, r3, #32
 8008848:	2b00      	cmp	r3, #0
 800884a:	d00c      	beq.n	8008866 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	f003 0320 	and.w	r3, r3, #32
 8008852:	2b00      	cmp	r3, #0
 8008854:	d007      	beq.n	8008866 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f06f 0220 	mvn.w	r2, #32
 800885e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008860:	6878      	ldr	r0, [r7, #4]
 8008862:	f001 fb93 	bl	8009f8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800886c:	2b00      	cmp	r3, #0
 800886e:	d00c      	beq.n	800888a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008876:	2b00      	cmp	r3, #0
 8008878:	d007      	beq.n	800888a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008882:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f001 fb9f 	bl	8009fc8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008890:	2b00      	cmp	r3, #0
 8008892:	d00c      	beq.n	80088ae <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800889a:	2b00      	cmp	r3, #0
 800889c:	d007      	beq.n	80088ae <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80088a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f001 fb97 	bl	8009fdc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d00c      	beq.n	80088d2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d007      	beq.n	80088d2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80088ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f001 fb8f 	bl	8009ff0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80088d2:	68bb      	ldr	r3, [r7, #8]
 80088d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d00c      	beq.n	80088f6 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d007      	beq.n	80088f6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80088ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	f001 fb87 	bl	800a004 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80088f6:	bf00      	nop
 80088f8:	3710      	adds	r7, #16
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd80      	pop	{r7, pc}

080088fe <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80088fe:	b580      	push	{r7, lr}
 8008900:	b086      	sub	sp, #24
 8008902:	af00      	add	r7, sp, #0
 8008904:	60f8      	str	r0, [r7, #12]
 8008906:	60b9      	str	r1, [r7, #8]
 8008908:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800890a:	2300      	movs	r3, #0
 800890c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008914:	2b01      	cmp	r3, #1
 8008916:	d101      	bne.n	800891c <HAL_TIM_IC_ConfigChannel+0x1e>
 8008918:	2302      	movs	r3, #2
 800891a:	e088      	b.n	8008a2e <HAL_TIM_IC_ConfigChannel+0x130>
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	2201      	movs	r2, #1
 8008920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d11b      	bne.n	8008962 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800893a:	f000 fef1 	bl	8009720 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	699a      	ldr	r2, [r3, #24]
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f022 020c 	bic.w	r2, r2, #12
 800894c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	6999      	ldr	r1, [r3, #24]
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	689a      	ldr	r2, [r3, #8]
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	430a      	orrs	r2, r1
 800895e:	619a      	str	r2, [r3, #24]
 8008960:	e060      	b.n	8008a24 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2b04      	cmp	r3, #4
 8008966:	d11c      	bne.n	80089a2 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008974:	68bb      	ldr	r3, [r7, #8]
 8008976:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8008978:	f000 ff75 	bl	8009866 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	699a      	ldr	r2, [r3, #24]
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800898a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	6999      	ldr	r1, [r3, #24]
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	689b      	ldr	r3, [r3, #8]
 8008996:	021a      	lsls	r2, r3, #8
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	430a      	orrs	r2, r1
 800899e:	619a      	str	r2, [r3, #24]
 80089a0:	e040      	b.n	8008a24 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2b08      	cmp	r3, #8
 80089a6:	d11b      	bne.n	80089e0 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80089b8:	f000 ffc2 	bl	8009940 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	69da      	ldr	r2, [r3, #28]
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f022 020c 	bic.w	r2, r2, #12
 80089ca:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	69d9      	ldr	r1, [r3, #28]
 80089d2:	68bb      	ldr	r3, [r7, #8]
 80089d4:	689a      	ldr	r2, [r3, #8]
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	430a      	orrs	r2, r1
 80089dc:	61da      	str	r2, [r3, #28]
 80089de:	e021      	b.n	8008a24 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2b0c      	cmp	r3, #12
 80089e4:	d11c      	bne.n	8008a20 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80089f2:	68bb      	ldr	r3, [r7, #8]
 80089f4:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80089f6:	f000 ffdf 	bl	80099b8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	69da      	ldr	r2, [r3, #28]
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008a08:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	69d9      	ldr	r1, [r3, #28]
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	689b      	ldr	r3, [r3, #8]
 8008a14:	021a      	lsls	r2, r3, #8
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	430a      	orrs	r2, r1
 8008a1c:	61da      	str	r2, [r3, #28]
 8008a1e:	e001      	b.n	8008a24 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008a20:	2301      	movs	r3, #1
 8008a22:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	2200      	movs	r2, #0
 8008a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008a2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a2e:	4618      	mov	r0, r3
 8008a30:	3718      	adds	r7, #24
 8008a32:	46bd      	mov	sp, r7
 8008a34:	bd80      	pop	{r7, pc}
	...

08008a38 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b086      	sub	sp, #24
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	60f8      	str	r0, [r7, #12]
 8008a40:	60b9      	str	r1, [r7, #8]
 8008a42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a44:	2300      	movs	r3, #0
 8008a46:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a4e:	2b01      	cmp	r3, #1
 8008a50:	d101      	bne.n	8008a56 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008a52:	2302      	movs	r3, #2
 8008a54:	e0ff      	b.n	8008c56 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2201      	movs	r2, #1
 8008a5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2b14      	cmp	r3, #20
 8008a62:	f200 80f0 	bhi.w	8008c46 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008a66:	a201      	add	r2, pc, #4	@ (adr r2, 8008a6c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a6c:	08008ac1 	.word	0x08008ac1
 8008a70:	08008c47 	.word	0x08008c47
 8008a74:	08008c47 	.word	0x08008c47
 8008a78:	08008c47 	.word	0x08008c47
 8008a7c:	08008b01 	.word	0x08008b01
 8008a80:	08008c47 	.word	0x08008c47
 8008a84:	08008c47 	.word	0x08008c47
 8008a88:	08008c47 	.word	0x08008c47
 8008a8c:	08008b43 	.word	0x08008b43
 8008a90:	08008c47 	.word	0x08008c47
 8008a94:	08008c47 	.word	0x08008c47
 8008a98:	08008c47 	.word	0x08008c47
 8008a9c:	08008b83 	.word	0x08008b83
 8008aa0:	08008c47 	.word	0x08008c47
 8008aa4:	08008c47 	.word	0x08008c47
 8008aa8:	08008c47 	.word	0x08008c47
 8008aac:	08008bc5 	.word	0x08008bc5
 8008ab0:	08008c47 	.word	0x08008c47
 8008ab4:	08008c47 	.word	0x08008c47
 8008ab8:	08008c47 	.word	0x08008c47
 8008abc:	08008c05 	.word	0x08008c05
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	68b9      	ldr	r1, [r7, #8]
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	f000 fb00 	bl	80090cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	699a      	ldr	r2, [r3, #24]
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f042 0208 	orr.w	r2, r2, #8
 8008ada:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	699a      	ldr	r2, [r3, #24]
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f022 0204 	bic.w	r2, r2, #4
 8008aea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	6999      	ldr	r1, [r3, #24]
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	691a      	ldr	r2, [r3, #16]
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	430a      	orrs	r2, r1
 8008afc:	619a      	str	r2, [r3, #24]
      break;
 8008afe:	e0a5      	b.n	8008c4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	68b9      	ldr	r1, [r7, #8]
 8008b06:	4618      	mov	r0, r3
 8008b08:	f000 fb7a 	bl	8009200 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	699a      	ldr	r2, [r3, #24]
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008b1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	699a      	ldr	r2, [r3, #24]
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	6999      	ldr	r1, [r3, #24]
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	691b      	ldr	r3, [r3, #16]
 8008b36:	021a      	lsls	r2, r3, #8
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	430a      	orrs	r2, r1
 8008b3e:	619a      	str	r2, [r3, #24]
      break;
 8008b40:	e084      	b.n	8008c4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	68b9      	ldr	r1, [r7, #8]
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f000 fbed 	bl	8009328 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	69da      	ldr	r2, [r3, #28]
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f042 0208 	orr.w	r2, r2, #8
 8008b5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	69da      	ldr	r2, [r3, #28]
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f022 0204 	bic.w	r2, r2, #4
 8008b6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	69d9      	ldr	r1, [r3, #28]
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	691a      	ldr	r2, [r3, #16]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	430a      	orrs	r2, r1
 8008b7e:	61da      	str	r2, [r3, #28]
      break;
 8008b80:	e064      	b.n	8008c4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	68b9      	ldr	r1, [r7, #8]
 8008b88:	4618      	mov	r0, r3
 8008b8a:	f000 fc5f 	bl	800944c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	69da      	ldr	r2, [r3, #28]
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008b9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	69da      	ldr	r2, [r3, #28]
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008bac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	69d9      	ldr	r1, [r3, #28]
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	691b      	ldr	r3, [r3, #16]
 8008bb8:	021a      	lsls	r2, r3, #8
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	430a      	orrs	r2, r1
 8008bc0:	61da      	str	r2, [r3, #28]
      break;
 8008bc2:	e043      	b.n	8008c4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	68b9      	ldr	r1, [r7, #8]
 8008bca:	4618      	mov	r0, r3
 8008bcc:	f000 fcd2 	bl	8009574 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f042 0208 	orr.w	r2, r2, #8
 8008bde:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f022 0204 	bic.w	r2, r2, #4
 8008bee:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	691a      	ldr	r2, [r3, #16]
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	430a      	orrs	r2, r1
 8008c00:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008c02:	e023      	b.n	8008c4c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	68b9      	ldr	r1, [r7, #8]
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f000 fd1c 	bl	8009648 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008c1e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c2e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	691b      	ldr	r3, [r3, #16]
 8008c3a:	021a      	lsls	r2, r3, #8
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	430a      	orrs	r2, r1
 8008c42:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008c44:	e002      	b.n	8008c4c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008c46:	2301      	movs	r3, #1
 8008c48:	75fb      	strb	r3, [r7, #23]
      break;
 8008c4a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	2200      	movs	r2, #0
 8008c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008c54:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c56:	4618      	mov	r0, r3
 8008c58:	3718      	adds	r7, #24
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	bd80      	pop	{r7, pc}
 8008c5e:	bf00      	nop

08008c60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b084      	sub	sp, #16
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
 8008c68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c74:	2b01      	cmp	r3, #1
 8008c76:	d101      	bne.n	8008c7c <HAL_TIM_ConfigClockSource+0x1c>
 8008c78:	2302      	movs	r3, #2
 8008c7a:	e0f6      	b.n	8008e6a <HAL_TIM_ConfigClockSource+0x20a>
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2201      	movs	r2, #1
 8008c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2202      	movs	r2, #2
 8008c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	689b      	ldr	r3, [r3, #8]
 8008c92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008c9a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008c9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008ca6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	68ba      	ldr	r2, [r7, #8]
 8008cae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	4a6f      	ldr	r2, [pc, #444]	@ (8008e74 <HAL_TIM_ConfigClockSource+0x214>)
 8008cb6:	4293      	cmp	r3, r2
 8008cb8:	f000 80c1 	beq.w	8008e3e <HAL_TIM_ConfigClockSource+0x1de>
 8008cbc:	4a6d      	ldr	r2, [pc, #436]	@ (8008e74 <HAL_TIM_ConfigClockSource+0x214>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	f200 80c6 	bhi.w	8008e50 <HAL_TIM_ConfigClockSource+0x1f0>
 8008cc4:	4a6c      	ldr	r2, [pc, #432]	@ (8008e78 <HAL_TIM_ConfigClockSource+0x218>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	f000 80b9 	beq.w	8008e3e <HAL_TIM_ConfigClockSource+0x1de>
 8008ccc:	4a6a      	ldr	r2, [pc, #424]	@ (8008e78 <HAL_TIM_ConfigClockSource+0x218>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	f200 80be 	bhi.w	8008e50 <HAL_TIM_ConfigClockSource+0x1f0>
 8008cd4:	4a69      	ldr	r2, [pc, #420]	@ (8008e7c <HAL_TIM_ConfigClockSource+0x21c>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	f000 80b1 	beq.w	8008e3e <HAL_TIM_ConfigClockSource+0x1de>
 8008cdc:	4a67      	ldr	r2, [pc, #412]	@ (8008e7c <HAL_TIM_ConfigClockSource+0x21c>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	f200 80b6 	bhi.w	8008e50 <HAL_TIM_ConfigClockSource+0x1f0>
 8008ce4:	4a66      	ldr	r2, [pc, #408]	@ (8008e80 <HAL_TIM_ConfigClockSource+0x220>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	f000 80a9 	beq.w	8008e3e <HAL_TIM_ConfigClockSource+0x1de>
 8008cec:	4a64      	ldr	r2, [pc, #400]	@ (8008e80 <HAL_TIM_ConfigClockSource+0x220>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	f200 80ae 	bhi.w	8008e50 <HAL_TIM_ConfigClockSource+0x1f0>
 8008cf4:	4a63      	ldr	r2, [pc, #396]	@ (8008e84 <HAL_TIM_ConfigClockSource+0x224>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	f000 80a1 	beq.w	8008e3e <HAL_TIM_ConfigClockSource+0x1de>
 8008cfc:	4a61      	ldr	r2, [pc, #388]	@ (8008e84 <HAL_TIM_ConfigClockSource+0x224>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	f200 80a6 	bhi.w	8008e50 <HAL_TIM_ConfigClockSource+0x1f0>
 8008d04:	4a60      	ldr	r2, [pc, #384]	@ (8008e88 <HAL_TIM_ConfigClockSource+0x228>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	f000 8099 	beq.w	8008e3e <HAL_TIM_ConfigClockSource+0x1de>
 8008d0c:	4a5e      	ldr	r2, [pc, #376]	@ (8008e88 <HAL_TIM_ConfigClockSource+0x228>)
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	f200 809e 	bhi.w	8008e50 <HAL_TIM_ConfigClockSource+0x1f0>
 8008d14:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008d18:	f000 8091 	beq.w	8008e3e <HAL_TIM_ConfigClockSource+0x1de>
 8008d1c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008d20:	f200 8096 	bhi.w	8008e50 <HAL_TIM_ConfigClockSource+0x1f0>
 8008d24:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d28:	f000 8089 	beq.w	8008e3e <HAL_TIM_ConfigClockSource+0x1de>
 8008d2c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d30:	f200 808e 	bhi.w	8008e50 <HAL_TIM_ConfigClockSource+0x1f0>
 8008d34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d38:	d03e      	beq.n	8008db8 <HAL_TIM_ConfigClockSource+0x158>
 8008d3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d3e:	f200 8087 	bhi.w	8008e50 <HAL_TIM_ConfigClockSource+0x1f0>
 8008d42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d46:	f000 8086 	beq.w	8008e56 <HAL_TIM_ConfigClockSource+0x1f6>
 8008d4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d4e:	d87f      	bhi.n	8008e50 <HAL_TIM_ConfigClockSource+0x1f0>
 8008d50:	2b70      	cmp	r3, #112	@ 0x70
 8008d52:	d01a      	beq.n	8008d8a <HAL_TIM_ConfigClockSource+0x12a>
 8008d54:	2b70      	cmp	r3, #112	@ 0x70
 8008d56:	d87b      	bhi.n	8008e50 <HAL_TIM_ConfigClockSource+0x1f0>
 8008d58:	2b60      	cmp	r3, #96	@ 0x60
 8008d5a:	d050      	beq.n	8008dfe <HAL_TIM_ConfigClockSource+0x19e>
 8008d5c:	2b60      	cmp	r3, #96	@ 0x60
 8008d5e:	d877      	bhi.n	8008e50 <HAL_TIM_ConfigClockSource+0x1f0>
 8008d60:	2b50      	cmp	r3, #80	@ 0x50
 8008d62:	d03c      	beq.n	8008dde <HAL_TIM_ConfigClockSource+0x17e>
 8008d64:	2b50      	cmp	r3, #80	@ 0x50
 8008d66:	d873      	bhi.n	8008e50 <HAL_TIM_ConfigClockSource+0x1f0>
 8008d68:	2b40      	cmp	r3, #64	@ 0x40
 8008d6a:	d058      	beq.n	8008e1e <HAL_TIM_ConfigClockSource+0x1be>
 8008d6c:	2b40      	cmp	r3, #64	@ 0x40
 8008d6e:	d86f      	bhi.n	8008e50 <HAL_TIM_ConfigClockSource+0x1f0>
 8008d70:	2b30      	cmp	r3, #48	@ 0x30
 8008d72:	d064      	beq.n	8008e3e <HAL_TIM_ConfigClockSource+0x1de>
 8008d74:	2b30      	cmp	r3, #48	@ 0x30
 8008d76:	d86b      	bhi.n	8008e50 <HAL_TIM_ConfigClockSource+0x1f0>
 8008d78:	2b20      	cmp	r3, #32
 8008d7a:	d060      	beq.n	8008e3e <HAL_TIM_ConfigClockSource+0x1de>
 8008d7c:	2b20      	cmp	r3, #32
 8008d7e:	d867      	bhi.n	8008e50 <HAL_TIM_ConfigClockSource+0x1f0>
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d05c      	beq.n	8008e3e <HAL_TIM_ConfigClockSource+0x1de>
 8008d84:	2b10      	cmp	r3, #16
 8008d86:	d05a      	beq.n	8008e3e <HAL_TIM_ConfigClockSource+0x1de>
 8008d88:	e062      	b.n	8008e50 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008d9a:	f000 fe67 	bl	8009a6c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	689b      	ldr	r3, [r3, #8]
 8008da4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008da6:	68bb      	ldr	r3, [r7, #8]
 8008da8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008dac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	68ba      	ldr	r2, [r7, #8]
 8008db4:	609a      	str	r2, [r3, #8]
      break;
 8008db6:	e04f      	b.n	8008e58 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008dc8:	f000 fe50 	bl	8009a6c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	689a      	ldr	r2, [r3, #8]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008dda:	609a      	str	r2, [r3, #8]
      break;
 8008ddc:	e03c      	b.n	8008e58 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008dea:	461a      	mov	r2, r3
 8008dec:	f000 fd0c 	bl	8009808 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	2150      	movs	r1, #80	@ 0x50
 8008df6:	4618      	mov	r0, r3
 8008df8:	f000 fe1b 	bl	8009a32 <TIM_ITRx_SetConfig>
      break;
 8008dfc:	e02c      	b.n	8008e58 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008e0a:	461a      	mov	r2, r3
 8008e0c:	f000 fd68 	bl	80098e0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	2160      	movs	r1, #96	@ 0x60
 8008e16:	4618      	mov	r0, r3
 8008e18:	f000 fe0b 	bl	8009a32 <TIM_ITRx_SetConfig>
      break;
 8008e1c:	e01c      	b.n	8008e58 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e2a:	461a      	mov	r2, r3
 8008e2c:	f000 fcec 	bl	8009808 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	2140      	movs	r1, #64	@ 0x40
 8008e36:	4618      	mov	r0, r3
 8008e38:	f000 fdfb 	bl	8009a32 <TIM_ITRx_SetConfig>
      break;
 8008e3c:	e00c      	b.n	8008e58 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681a      	ldr	r2, [r3, #0]
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	4619      	mov	r1, r3
 8008e48:	4610      	mov	r0, r2
 8008e4a:	f000 fdf2 	bl	8009a32 <TIM_ITRx_SetConfig>
      break;
 8008e4e:	e003      	b.n	8008e58 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8008e50:	2301      	movs	r3, #1
 8008e52:	73fb      	strb	r3, [r7, #15]
      break;
 8008e54:	e000      	b.n	8008e58 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8008e56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2200      	movs	r2, #0
 8008e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008e68:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	3710      	adds	r7, #16
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	bd80      	pop	{r7, pc}
 8008e72:	bf00      	nop
 8008e74:	00100070 	.word	0x00100070
 8008e78:	00100060 	.word	0x00100060
 8008e7c:	00100050 	.word	0x00100050
 8008e80:	00100040 	.word	0x00100040
 8008e84:	00100030 	.word	0x00100030
 8008e88:	00100020 	.word	0x00100020

08008e8c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b085      	sub	sp, #20
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
 8008e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8008e96:	2300      	movs	r3, #0
 8008e98:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	2b0c      	cmp	r3, #12
 8008e9e:	d831      	bhi.n	8008f04 <HAL_TIM_ReadCapturedValue+0x78>
 8008ea0:	a201      	add	r2, pc, #4	@ (adr r2, 8008ea8 <HAL_TIM_ReadCapturedValue+0x1c>)
 8008ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ea6:	bf00      	nop
 8008ea8:	08008edd 	.word	0x08008edd
 8008eac:	08008f05 	.word	0x08008f05
 8008eb0:	08008f05 	.word	0x08008f05
 8008eb4:	08008f05 	.word	0x08008f05
 8008eb8:	08008ee7 	.word	0x08008ee7
 8008ebc:	08008f05 	.word	0x08008f05
 8008ec0:	08008f05 	.word	0x08008f05
 8008ec4:	08008f05 	.word	0x08008f05
 8008ec8:	08008ef1 	.word	0x08008ef1
 8008ecc:	08008f05 	.word	0x08008f05
 8008ed0:	08008f05 	.word	0x08008f05
 8008ed4:	08008f05 	.word	0x08008f05
 8008ed8:	08008efb 	.word	0x08008efb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ee2:	60fb      	str	r3, [r7, #12]

      break;
 8008ee4:	e00f      	b.n	8008f06 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eec:	60fb      	str	r3, [r7, #12]

      break;
 8008eee:	e00a      	b.n	8008f06 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ef6:	60fb      	str	r3, [r7, #12]

      break;
 8008ef8:	e005      	b.n	8008f06 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f00:	60fb      	str	r3, [r7, #12]

      break;
 8008f02:	e000      	b.n	8008f06 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008f04:	bf00      	nop
  }

  return tmpreg;
 8008f06:	68fb      	ldr	r3, [r7, #12]
}
 8008f08:	4618      	mov	r0, r3
 8008f0a:	3714      	adds	r7, #20
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f12:	4770      	bx	lr

08008f14 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008f14:	b480      	push	{r7}
 8008f16:	b083      	sub	sp, #12
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008f1c:	bf00      	nop
 8008f1e:	370c      	adds	r7, #12
 8008f20:	46bd      	mov	sp, r7
 8008f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f26:	4770      	bx	lr

08008f28 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008f28:	b480      	push	{r7}
 8008f2a:	b083      	sub	sp, #12
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008f30:	bf00      	nop
 8008f32:	370c      	adds	r7, #12
 8008f34:	46bd      	mov	sp, r7
 8008f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3a:	4770      	bx	lr

08008f3c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b083      	sub	sp, #12
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008f44:	bf00      	nop
 8008f46:	370c      	adds	r7, #12
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4e:	4770      	bx	lr

08008f50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b083      	sub	sp, #12
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008f58:	bf00      	nop
 8008f5a:	370c      	adds	r7, #12
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f62:	4770      	bx	lr

08008f64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008f64:	b480      	push	{r7}
 8008f66:	b085      	sub	sp, #20
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
 8008f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	4a4c      	ldr	r2, [pc, #304]	@ (80090a8 <TIM_Base_SetConfig+0x144>)
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	d017      	beq.n	8008fac <TIM_Base_SetConfig+0x48>
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f82:	d013      	beq.n	8008fac <TIM_Base_SetConfig+0x48>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	4a49      	ldr	r2, [pc, #292]	@ (80090ac <TIM_Base_SetConfig+0x148>)
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d00f      	beq.n	8008fac <TIM_Base_SetConfig+0x48>
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	4a48      	ldr	r2, [pc, #288]	@ (80090b0 <TIM_Base_SetConfig+0x14c>)
 8008f90:	4293      	cmp	r3, r2
 8008f92:	d00b      	beq.n	8008fac <TIM_Base_SetConfig+0x48>
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	4a47      	ldr	r2, [pc, #284]	@ (80090b4 <TIM_Base_SetConfig+0x150>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d007      	beq.n	8008fac <TIM_Base_SetConfig+0x48>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	4a46      	ldr	r2, [pc, #280]	@ (80090b8 <TIM_Base_SetConfig+0x154>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d003      	beq.n	8008fac <TIM_Base_SetConfig+0x48>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	4a45      	ldr	r2, [pc, #276]	@ (80090bc <TIM_Base_SetConfig+0x158>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d108      	bne.n	8008fbe <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	685b      	ldr	r3, [r3, #4]
 8008fb8:	68fa      	ldr	r2, [r7, #12]
 8008fba:	4313      	orrs	r3, r2
 8008fbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	4a39      	ldr	r2, [pc, #228]	@ (80090a8 <TIM_Base_SetConfig+0x144>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d023      	beq.n	800900e <TIM_Base_SetConfig+0xaa>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fcc:	d01f      	beq.n	800900e <TIM_Base_SetConfig+0xaa>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	4a36      	ldr	r2, [pc, #216]	@ (80090ac <TIM_Base_SetConfig+0x148>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d01b      	beq.n	800900e <TIM_Base_SetConfig+0xaa>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	4a35      	ldr	r2, [pc, #212]	@ (80090b0 <TIM_Base_SetConfig+0x14c>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d017      	beq.n	800900e <TIM_Base_SetConfig+0xaa>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	4a34      	ldr	r2, [pc, #208]	@ (80090b4 <TIM_Base_SetConfig+0x150>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d013      	beq.n	800900e <TIM_Base_SetConfig+0xaa>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	4a33      	ldr	r2, [pc, #204]	@ (80090b8 <TIM_Base_SetConfig+0x154>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d00f      	beq.n	800900e <TIM_Base_SetConfig+0xaa>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	4a33      	ldr	r2, [pc, #204]	@ (80090c0 <TIM_Base_SetConfig+0x15c>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d00b      	beq.n	800900e <TIM_Base_SetConfig+0xaa>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	4a32      	ldr	r2, [pc, #200]	@ (80090c4 <TIM_Base_SetConfig+0x160>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d007      	beq.n	800900e <TIM_Base_SetConfig+0xaa>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	4a31      	ldr	r2, [pc, #196]	@ (80090c8 <TIM_Base_SetConfig+0x164>)
 8009002:	4293      	cmp	r3, r2
 8009004:	d003      	beq.n	800900e <TIM_Base_SetConfig+0xaa>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	4a2c      	ldr	r2, [pc, #176]	@ (80090bc <TIM_Base_SetConfig+0x158>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d108      	bne.n	8009020 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009014:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	68db      	ldr	r3, [r3, #12]
 800901a:	68fa      	ldr	r2, [r7, #12]
 800901c:	4313      	orrs	r3, r2
 800901e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	695b      	ldr	r3, [r3, #20]
 800902a:	4313      	orrs	r3, r2
 800902c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	68fa      	ldr	r2, [r7, #12]
 8009032:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	689a      	ldr	r2, [r3, #8]
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	681a      	ldr	r2, [r3, #0]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	4a18      	ldr	r2, [pc, #96]	@ (80090a8 <TIM_Base_SetConfig+0x144>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d013      	beq.n	8009074 <TIM_Base_SetConfig+0x110>
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	4a1a      	ldr	r2, [pc, #104]	@ (80090b8 <TIM_Base_SetConfig+0x154>)
 8009050:	4293      	cmp	r3, r2
 8009052:	d00f      	beq.n	8009074 <TIM_Base_SetConfig+0x110>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	4a1a      	ldr	r2, [pc, #104]	@ (80090c0 <TIM_Base_SetConfig+0x15c>)
 8009058:	4293      	cmp	r3, r2
 800905a:	d00b      	beq.n	8009074 <TIM_Base_SetConfig+0x110>
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	4a19      	ldr	r2, [pc, #100]	@ (80090c4 <TIM_Base_SetConfig+0x160>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d007      	beq.n	8009074 <TIM_Base_SetConfig+0x110>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	4a18      	ldr	r2, [pc, #96]	@ (80090c8 <TIM_Base_SetConfig+0x164>)
 8009068:	4293      	cmp	r3, r2
 800906a:	d003      	beq.n	8009074 <TIM_Base_SetConfig+0x110>
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	4a13      	ldr	r2, [pc, #76]	@ (80090bc <TIM_Base_SetConfig+0x158>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d103      	bne.n	800907c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	691a      	ldr	r2, [r3, #16]
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2201      	movs	r2, #1
 8009080:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	691b      	ldr	r3, [r3, #16]
 8009086:	f003 0301 	and.w	r3, r3, #1
 800908a:	2b01      	cmp	r3, #1
 800908c:	d105      	bne.n	800909a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	691b      	ldr	r3, [r3, #16]
 8009092:	f023 0201 	bic.w	r2, r3, #1
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	611a      	str	r2, [r3, #16]
  }
}
 800909a:	bf00      	nop
 800909c:	3714      	adds	r7, #20
 800909e:	46bd      	mov	sp, r7
 80090a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a4:	4770      	bx	lr
 80090a6:	bf00      	nop
 80090a8:	40012c00 	.word	0x40012c00
 80090ac:	40000400 	.word	0x40000400
 80090b0:	40000800 	.word	0x40000800
 80090b4:	40000c00 	.word	0x40000c00
 80090b8:	40013400 	.word	0x40013400
 80090bc:	40015000 	.word	0x40015000
 80090c0:	40014000 	.word	0x40014000
 80090c4:	40014400 	.word	0x40014400
 80090c8:	40014800 	.word	0x40014800

080090cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80090cc:	b480      	push	{r7}
 80090ce:	b087      	sub	sp, #28
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
 80090d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6a1b      	ldr	r3, [r3, #32]
 80090da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	6a1b      	ldr	r3, [r3, #32]
 80090e0:	f023 0201 	bic.w	r2, r3, #1
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	699b      	ldr	r3, [r3, #24]
 80090f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80090fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80090fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	f023 0303 	bic.w	r3, r3, #3
 8009106:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	68fa      	ldr	r2, [r7, #12]
 800910e:	4313      	orrs	r3, r2
 8009110:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	f023 0302 	bic.w	r3, r3, #2
 8009118:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	689b      	ldr	r3, [r3, #8]
 800911e:	697a      	ldr	r2, [r7, #20]
 8009120:	4313      	orrs	r3, r2
 8009122:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	4a30      	ldr	r2, [pc, #192]	@ (80091e8 <TIM_OC1_SetConfig+0x11c>)
 8009128:	4293      	cmp	r3, r2
 800912a:	d013      	beq.n	8009154 <TIM_OC1_SetConfig+0x88>
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	4a2f      	ldr	r2, [pc, #188]	@ (80091ec <TIM_OC1_SetConfig+0x120>)
 8009130:	4293      	cmp	r3, r2
 8009132:	d00f      	beq.n	8009154 <TIM_OC1_SetConfig+0x88>
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	4a2e      	ldr	r2, [pc, #184]	@ (80091f0 <TIM_OC1_SetConfig+0x124>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d00b      	beq.n	8009154 <TIM_OC1_SetConfig+0x88>
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	4a2d      	ldr	r2, [pc, #180]	@ (80091f4 <TIM_OC1_SetConfig+0x128>)
 8009140:	4293      	cmp	r3, r2
 8009142:	d007      	beq.n	8009154 <TIM_OC1_SetConfig+0x88>
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	4a2c      	ldr	r2, [pc, #176]	@ (80091f8 <TIM_OC1_SetConfig+0x12c>)
 8009148:	4293      	cmp	r3, r2
 800914a:	d003      	beq.n	8009154 <TIM_OC1_SetConfig+0x88>
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	4a2b      	ldr	r2, [pc, #172]	@ (80091fc <TIM_OC1_SetConfig+0x130>)
 8009150:	4293      	cmp	r3, r2
 8009152:	d10c      	bne.n	800916e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009154:	697b      	ldr	r3, [r7, #20]
 8009156:	f023 0308 	bic.w	r3, r3, #8
 800915a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	68db      	ldr	r3, [r3, #12]
 8009160:	697a      	ldr	r2, [r7, #20]
 8009162:	4313      	orrs	r3, r2
 8009164:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	f023 0304 	bic.w	r3, r3, #4
 800916c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	4a1d      	ldr	r2, [pc, #116]	@ (80091e8 <TIM_OC1_SetConfig+0x11c>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d013      	beq.n	800919e <TIM_OC1_SetConfig+0xd2>
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	4a1c      	ldr	r2, [pc, #112]	@ (80091ec <TIM_OC1_SetConfig+0x120>)
 800917a:	4293      	cmp	r3, r2
 800917c:	d00f      	beq.n	800919e <TIM_OC1_SetConfig+0xd2>
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	4a1b      	ldr	r2, [pc, #108]	@ (80091f0 <TIM_OC1_SetConfig+0x124>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d00b      	beq.n	800919e <TIM_OC1_SetConfig+0xd2>
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	4a1a      	ldr	r2, [pc, #104]	@ (80091f4 <TIM_OC1_SetConfig+0x128>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d007      	beq.n	800919e <TIM_OC1_SetConfig+0xd2>
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	4a19      	ldr	r2, [pc, #100]	@ (80091f8 <TIM_OC1_SetConfig+0x12c>)
 8009192:	4293      	cmp	r3, r2
 8009194:	d003      	beq.n	800919e <TIM_OC1_SetConfig+0xd2>
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	4a18      	ldr	r2, [pc, #96]	@ (80091fc <TIM_OC1_SetConfig+0x130>)
 800919a:	4293      	cmp	r3, r2
 800919c:	d111      	bne.n	80091c2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800919e:	693b      	ldr	r3, [r7, #16]
 80091a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80091a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80091a6:	693b      	ldr	r3, [r7, #16]
 80091a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80091ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	695b      	ldr	r3, [r3, #20]
 80091b2:	693a      	ldr	r2, [r7, #16]
 80091b4:	4313      	orrs	r3, r2
 80091b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	699b      	ldr	r3, [r3, #24]
 80091bc:	693a      	ldr	r2, [r7, #16]
 80091be:	4313      	orrs	r3, r2
 80091c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	693a      	ldr	r2, [r7, #16]
 80091c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	68fa      	ldr	r2, [r7, #12]
 80091cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	685a      	ldr	r2, [r3, #4]
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	697a      	ldr	r2, [r7, #20]
 80091da:	621a      	str	r2, [r3, #32]
}
 80091dc:	bf00      	nop
 80091de:	371c      	adds	r7, #28
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	4770      	bx	lr
 80091e8:	40012c00 	.word	0x40012c00
 80091ec:	40013400 	.word	0x40013400
 80091f0:	40014000 	.word	0x40014000
 80091f4:	40014400 	.word	0x40014400
 80091f8:	40014800 	.word	0x40014800
 80091fc:	40015000 	.word	0x40015000

08009200 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009200:	b480      	push	{r7}
 8009202:	b087      	sub	sp, #28
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
 8009208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6a1b      	ldr	r3, [r3, #32]
 800920e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6a1b      	ldr	r3, [r3, #32]
 8009214:	f023 0210 	bic.w	r2, r3, #16
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	685b      	ldr	r3, [r3, #4]
 8009220:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	699b      	ldr	r3, [r3, #24]
 8009226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800922e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009232:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800923a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800923c:	683b      	ldr	r3, [r7, #0]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	021b      	lsls	r3, r3, #8
 8009242:	68fa      	ldr	r2, [r7, #12]
 8009244:	4313      	orrs	r3, r2
 8009246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009248:	697b      	ldr	r3, [r7, #20]
 800924a:	f023 0320 	bic.w	r3, r3, #32
 800924e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	689b      	ldr	r3, [r3, #8]
 8009254:	011b      	lsls	r3, r3, #4
 8009256:	697a      	ldr	r2, [r7, #20]
 8009258:	4313      	orrs	r3, r2
 800925a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	4a2c      	ldr	r2, [pc, #176]	@ (8009310 <TIM_OC2_SetConfig+0x110>)
 8009260:	4293      	cmp	r3, r2
 8009262:	d007      	beq.n	8009274 <TIM_OC2_SetConfig+0x74>
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	4a2b      	ldr	r2, [pc, #172]	@ (8009314 <TIM_OC2_SetConfig+0x114>)
 8009268:	4293      	cmp	r3, r2
 800926a:	d003      	beq.n	8009274 <TIM_OC2_SetConfig+0x74>
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	4a2a      	ldr	r2, [pc, #168]	@ (8009318 <TIM_OC2_SetConfig+0x118>)
 8009270:	4293      	cmp	r3, r2
 8009272:	d10d      	bne.n	8009290 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009274:	697b      	ldr	r3, [r7, #20]
 8009276:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800927a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	68db      	ldr	r3, [r3, #12]
 8009280:	011b      	lsls	r3, r3, #4
 8009282:	697a      	ldr	r2, [r7, #20]
 8009284:	4313      	orrs	r3, r2
 8009286:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800928e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	4a1f      	ldr	r2, [pc, #124]	@ (8009310 <TIM_OC2_SetConfig+0x110>)
 8009294:	4293      	cmp	r3, r2
 8009296:	d013      	beq.n	80092c0 <TIM_OC2_SetConfig+0xc0>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	4a1e      	ldr	r2, [pc, #120]	@ (8009314 <TIM_OC2_SetConfig+0x114>)
 800929c:	4293      	cmp	r3, r2
 800929e:	d00f      	beq.n	80092c0 <TIM_OC2_SetConfig+0xc0>
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	4a1e      	ldr	r2, [pc, #120]	@ (800931c <TIM_OC2_SetConfig+0x11c>)
 80092a4:	4293      	cmp	r3, r2
 80092a6:	d00b      	beq.n	80092c0 <TIM_OC2_SetConfig+0xc0>
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	4a1d      	ldr	r2, [pc, #116]	@ (8009320 <TIM_OC2_SetConfig+0x120>)
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d007      	beq.n	80092c0 <TIM_OC2_SetConfig+0xc0>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	4a1c      	ldr	r2, [pc, #112]	@ (8009324 <TIM_OC2_SetConfig+0x124>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d003      	beq.n	80092c0 <TIM_OC2_SetConfig+0xc0>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	4a17      	ldr	r2, [pc, #92]	@ (8009318 <TIM_OC2_SetConfig+0x118>)
 80092bc:	4293      	cmp	r3, r2
 80092be:	d113      	bne.n	80092e8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80092c0:	693b      	ldr	r3, [r7, #16]
 80092c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80092c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80092c8:	693b      	ldr	r3, [r7, #16]
 80092ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80092ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	695b      	ldr	r3, [r3, #20]
 80092d4:	009b      	lsls	r3, r3, #2
 80092d6:	693a      	ldr	r2, [r7, #16]
 80092d8:	4313      	orrs	r3, r2
 80092da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	699b      	ldr	r3, [r3, #24]
 80092e0:	009b      	lsls	r3, r3, #2
 80092e2:	693a      	ldr	r2, [r7, #16]
 80092e4:	4313      	orrs	r3, r2
 80092e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	693a      	ldr	r2, [r7, #16]
 80092ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	68fa      	ldr	r2, [r7, #12]
 80092f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	685a      	ldr	r2, [r3, #4]
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	697a      	ldr	r2, [r7, #20]
 8009300:	621a      	str	r2, [r3, #32]
}
 8009302:	bf00      	nop
 8009304:	371c      	adds	r7, #28
 8009306:	46bd      	mov	sp, r7
 8009308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930c:	4770      	bx	lr
 800930e:	bf00      	nop
 8009310:	40012c00 	.word	0x40012c00
 8009314:	40013400 	.word	0x40013400
 8009318:	40015000 	.word	0x40015000
 800931c:	40014000 	.word	0x40014000
 8009320:	40014400 	.word	0x40014400
 8009324:	40014800 	.word	0x40014800

08009328 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009328:	b480      	push	{r7}
 800932a:	b087      	sub	sp, #28
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
 8009330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6a1b      	ldr	r3, [r3, #32]
 8009336:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	6a1b      	ldr	r3, [r3, #32]
 800933c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	685b      	ldr	r3, [r3, #4]
 8009348:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	69db      	ldr	r3, [r3, #28]
 800934e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009356:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800935a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	f023 0303 	bic.w	r3, r3, #3
 8009362:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	68fa      	ldr	r2, [r7, #12]
 800936a:	4313      	orrs	r3, r2
 800936c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009374:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	689b      	ldr	r3, [r3, #8]
 800937a:	021b      	lsls	r3, r3, #8
 800937c:	697a      	ldr	r2, [r7, #20]
 800937e:	4313      	orrs	r3, r2
 8009380:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	4a2b      	ldr	r2, [pc, #172]	@ (8009434 <TIM_OC3_SetConfig+0x10c>)
 8009386:	4293      	cmp	r3, r2
 8009388:	d007      	beq.n	800939a <TIM_OC3_SetConfig+0x72>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	4a2a      	ldr	r2, [pc, #168]	@ (8009438 <TIM_OC3_SetConfig+0x110>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d003      	beq.n	800939a <TIM_OC3_SetConfig+0x72>
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	4a29      	ldr	r2, [pc, #164]	@ (800943c <TIM_OC3_SetConfig+0x114>)
 8009396:	4293      	cmp	r3, r2
 8009398:	d10d      	bne.n	80093b6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80093a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	68db      	ldr	r3, [r3, #12]
 80093a6:	021b      	lsls	r3, r3, #8
 80093a8:	697a      	ldr	r2, [r7, #20]
 80093aa:	4313      	orrs	r3, r2
 80093ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80093b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	4a1e      	ldr	r2, [pc, #120]	@ (8009434 <TIM_OC3_SetConfig+0x10c>)
 80093ba:	4293      	cmp	r3, r2
 80093bc:	d013      	beq.n	80093e6 <TIM_OC3_SetConfig+0xbe>
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	4a1d      	ldr	r2, [pc, #116]	@ (8009438 <TIM_OC3_SetConfig+0x110>)
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d00f      	beq.n	80093e6 <TIM_OC3_SetConfig+0xbe>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	4a1d      	ldr	r2, [pc, #116]	@ (8009440 <TIM_OC3_SetConfig+0x118>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d00b      	beq.n	80093e6 <TIM_OC3_SetConfig+0xbe>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	4a1c      	ldr	r2, [pc, #112]	@ (8009444 <TIM_OC3_SetConfig+0x11c>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d007      	beq.n	80093e6 <TIM_OC3_SetConfig+0xbe>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	4a1b      	ldr	r2, [pc, #108]	@ (8009448 <TIM_OC3_SetConfig+0x120>)
 80093da:	4293      	cmp	r3, r2
 80093dc:	d003      	beq.n	80093e6 <TIM_OC3_SetConfig+0xbe>
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	4a16      	ldr	r2, [pc, #88]	@ (800943c <TIM_OC3_SetConfig+0x114>)
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d113      	bne.n	800940e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80093e6:	693b      	ldr	r3, [r7, #16]
 80093e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80093ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80093ee:	693b      	ldr	r3, [r7, #16]
 80093f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80093f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	695b      	ldr	r3, [r3, #20]
 80093fa:	011b      	lsls	r3, r3, #4
 80093fc:	693a      	ldr	r2, [r7, #16]
 80093fe:	4313      	orrs	r3, r2
 8009400:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	699b      	ldr	r3, [r3, #24]
 8009406:	011b      	lsls	r3, r3, #4
 8009408:	693a      	ldr	r2, [r7, #16]
 800940a:	4313      	orrs	r3, r2
 800940c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	693a      	ldr	r2, [r7, #16]
 8009412:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	68fa      	ldr	r2, [r7, #12]
 8009418:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	685a      	ldr	r2, [r3, #4]
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	697a      	ldr	r2, [r7, #20]
 8009426:	621a      	str	r2, [r3, #32]
}
 8009428:	bf00      	nop
 800942a:	371c      	adds	r7, #28
 800942c:	46bd      	mov	sp, r7
 800942e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009432:	4770      	bx	lr
 8009434:	40012c00 	.word	0x40012c00
 8009438:	40013400 	.word	0x40013400
 800943c:	40015000 	.word	0x40015000
 8009440:	40014000 	.word	0x40014000
 8009444:	40014400 	.word	0x40014400
 8009448:	40014800 	.word	0x40014800

0800944c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800944c:	b480      	push	{r7}
 800944e:	b087      	sub	sp, #28
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
 8009454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6a1b      	ldr	r3, [r3, #32]
 800945a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6a1b      	ldr	r3, [r3, #32]
 8009460:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	685b      	ldr	r3, [r3, #4]
 800946c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	69db      	ldr	r3, [r3, #28]
 8009472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800947a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800947e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009486:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	021b      	lsls	r3, r3, #8
 800948e:	68fa      	ldr	r2, [r7, #12]
 8009490:	4313      	orrs	r3, r2
 8009492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009494:	697b      	ldr	r3, [r7, #20]
 8009496:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800949a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	689b      	ldr	r3, [r3, #8]
 80094a0:	031b      	lsls	r3, r3, #12
 80094a2:	697a      	ldr	r2, [r7, #20]
 80094a4:	4313      	orrs	r3, r2
 80094a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	4a2c      	ldr	r2, [pc, #176]	@ (800955c <TIM_OC4_SetConfig+0x110>)
 80094ac:	4293      	cmp	r3, r2
 80094ae:	d007      	beq.n	80094c0 <TIM_OC4_SetConfig+0x74>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	4a2b      	ldr	r2, [pc, #172]	@ (8009560 <TIM_OC4_SetConfig+0x114>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d003      	beq.n	80094c0 <TIM_OC4_SetConfig+0x74>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	4a2a      	ldr	r2, [pc, #168]	@ (8009564 <TIM_OC4_SetConfig+0x118>)
 80094bc:	4293      	cmp	r3, r2
 80094be:	d10d      	bne.n	80094dc <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80094c0:	697b      	ldr	r3, [r7, #20]
 80094c2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80094c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	68db      	ldr	r3, [r3, #12]
 80094cc:	031b      	lsls	r3, r3, #12
 80094ce:	697a      	ldr	r2, [r7, #20]
 80094d0:	4313      	orrs	r3, r2
 80094d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80094d4:	697b      	ldr	r3, [r7, #20]
 80094d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80094da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	4a1f      	ldr	r2, [pc, #124]	@ (800955c <TIM_OC4_SetConfig+0x110>)
 80094e0:	4293      	cmp	r3, r2
 80094e2:	d013      	beq.n	800950c <TIM_OC4_SetConfig+0xc0>
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	4a1e      	ldr	r2, [pc, #120]	@ (8009560 <TIM_OC4_SetConfig+0x114>)
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d00f      	beq.n	800950c <TIM_OC4_SetConfig+0xc0>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	4a1e      	ldr	r2, [pc, #120]	@ (8009568 <TIM_OC4_SetConfig+0x11c>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d00b      	beq.n	800950c <TIM_OC4_SetConfig+0xc0>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	4a1d      	ldr	r2, [pc, #116]	@ (800956c <TIM_OC4_SetConfig+0x120>)
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d007      	beq.n	800950c <TIM_OC4_SetConfig+0xc0>
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	4a1c      	ldr	r2, [pc, #112]	@ (8009570 <TIM_OC4_SetConfig+0x124>)
 8009500:	4293      	cmp	r3, r2
 8009502:	d003      	beq.n	800950c <TIM_OC4_SetConfig+0xc0>
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	4a17      	ldr	r2, [pc, #92]	@ (8009564 <TIM_OC4_SetConfig+0x118>)
 8009508:	4293      	cmp	r3, r2
 800950a:	d113      	bne.n	8009534 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800950c:	693b      	ldr	r3, [r7, #16]
 800950e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009512:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009514:	693b      	ldr	r3, [r7, #16]
 8009516:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800951a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	695b      	ldr	r3, [r3, #20]
 8009520:	019b      	lsls	r3, r3, #6
 8009522:	693a      	ldr	r2, [r7, #16]
 8009524:	4313      	orrs	r3, r2
 8009526:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	699b      	ldr	r3, [r3, #24]
 800952c:	019b      	lsls	r3, r3, #6
 800952e:	693a      	ldr	r2, [r7, #16]
 8009530:	4313      	orrs	r3, r2
 8009532:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	693a      	ldr	r2, [r7, #16]
 8009538:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	68fa      	ldr	r2, [r7, #12]
 800953e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	685a      	ldr	r2, [r3, #4]
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	697a      	ldr	r2, [r7, #20]
 800954c:	621a      	str	r2, [r3, #32]
}
 800954e:	bf00      	nop
 8009550:	371c      	adds	r7, #28
 8009552:	46bd      	mov	sp, r7
 8009554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009558:	4770      	bx	lr
 800955a:	bf00      	nop
 800955c:	40012c00 	.word	0x40012c00
 8009560:	40013400 	.word	0x40013400
 8009564:	40015000 	.word	0x40015000
 8009568:	40014000 	.word	0x40014000
 800956c:	40014400 	.word	0x40014400
 8009570:	40014800 	.word	0x40014800

08009574 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009574:	b480      	push	{r7}
 8009576:	b087      	sub	sp, #28
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
 800957c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6a1b      	ldr	r3, [r3, #32]
 8009582:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	6a1b      	ldr	r3, [r3, #32]
 8009588:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	685b      	ldr	r3, [r3, #4]
 8009594:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800959a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80095a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	68fa      	ldr	r2, [r7, #12]
 80095ae:	4313      	orrs	r3, r2
 80095b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80095b2:	693b      	ldr	r3, [r7, #16]
 80095b4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80095b8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	689b      	ldr	r3, [r3, #8]
 80095be:	041b      	lsls	r3, r3, #16
 80095c0:	693a      	ldr	r2, [r7, #16]
 80095c2:	4313      	orrs	r3, r2
 80095c4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	4a19      	ldr	r2, [pc, #100]	@ (8009630 <TIM_OC5_SetConfig+0xbc>)
 80095ca:	4293      	cmp	r3, r2
 80095cc:	d013      	beq.n	80095f6 <TIM_OC5_SetConfig+0x82>
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	4a18      	ldr	r2, [pc, #96]	@ (8009634 <TIM_OC5_SetConfig+0xc0>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d00f      	beq.n	80095f6 <TIM_OC5_SetConfig+0x82>
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	4a17      	ldr	r2, [pc, #92]	@ (8009638 <TIM_OC5_SetConfig+0xc4>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d00b      	beq.n	80095f6 <TIM_OC5_SetConfig+0x82>
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	4a16      	ldr	r2, [pc, #88]	@ (800963c <TIM_OC5_SetConfig+0xc8>)
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d007      	beq.n	80095f6 <TIM_OC5_SetConfig+0x82>
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	4a15      	ldr	r2, [pc, #84]	@ (8009640 <TIM_OC5_SetConfig+0xcc>)
 80095ea:	4293      	cmp	r3, r2
 80095ec:	d003      	beq.n	80095f6 <TIM_OC5_SetConfig+0x82>
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	4a14      	ldr	r2, [pc, #80]	@ (8009644 <TIM_OC5_SetConfig+0xd0>)
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d109      	bne.n	800960a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80095f6:	697b      	ldr	r3, [r7, #20]
 80095f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80095fc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	695b      	ldr	r3, [r3, #20]
 8009602:	021b      	lsls	r3, r3, #8
 8009604:	697a      	ldr	r2, [r7, #20]
 8009606:	4313      	orrs	r3, r2
 8009608:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	697a      	ldr	r2, [r7, #20]
 800960e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	68fa      	ldr	r2, [r7, #12]
 8009614:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009616:	683b      	ldr	r3, [r7, #0]
 8009618:	685a      	ldr	r2, [r3, #4]
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	693a      	ldr	r2, [r7, #16]
 8009622:	621a      	str	r2, [r3, #32]
}
 8009624:	bf00      	nop
 8009626:	371c      	adds	r7, #28
 8009628:	46bd      	mov	sp, r7
 800962a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962e:	4770      	bx	lr
 8009630:	40012c00 	.word	0x40012c00
 8009634:	40013400 	.word	0x40013400
 8009638:	40014000 	.word	0x40014000
 800963c:	40014400 	.word	0x40014400
 8009640:	40014800 	.word	0x40014800
 8009644:	40015000 	.word	0x40015000

08009648 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009648:	b480      	push	{r7}
 800964a:	b087      	sub	sp, #28
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
 8009650:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	6a1b      	ldr	r3, [r3, #32]
 8009656:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	6a1b      	ldr	r3, [r3, #32]
 800965c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	685b      	ldr	r3, [r3, #4]
 8009668:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800966e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009676:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800967a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	021b      	lsls	r3, r3, #8
 8009682:	68fa      	ldr	r2, [r7, #12]
 8009684:	4313      	orrs	r3, r2
 8009686:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009688:	693b      	ldr	r3, [r7, #16]
 800968a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800968e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	689b      	ldr	r3, [r3, #8]
 8009694:	051b      	lsls	r3, r3, #20
 8009696:	693a      	ldr	r2, [r7, #16]
 8009698:	4313      	orrs	r3, r2
 800969a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	4a1a      	ldr	r2, [pc, #104]	@ (8009708 <TIM_OC6_SetConfig+0xc0>)
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d013      	beq.n	80096cc <TIM_OC6_SetConfig+0x84>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	4a19      	ldr	r2, [pc, #100]	@ (800970c <TIM_OC6_SetConfig+0xc4>)
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d00f      	beq.n	80096cc <TIM_OC6_SetConfig+0x84>
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	4a18      	ldr	r2, [pc, #96]	@ (8009710 <TIM_OC6_SetConfig+0xc8>)
 80096b0:	4293      	cmp	r3, r2
 80096b2:	d00b      	beq.n	80096cc <TIM_OC6_SetConfig+0x84>
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	4a17      	ldr	r2, [pc, #92]	@ (8009714 <TIM_OC6_SetConfig+0xcc>)
 80096b8:	4293      	cmp	r3, r2
 80096ba:	d007      	beq.n	80096cc <TIM_OC6_SetConfig+0x84>
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	4a16      	ldr	r2, [pc, #88]	@ (8009718 <TIM_OC6_SetConfig+0xd0>)
 80096c0:	4293      	cmp	r3, r2
 80096c2:	d003      	beq.n	80096cc <TIM_OC6_SetConfig+0x84>
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	4a15      	ldr	r2, [pc, #84]	@ (800971c <TIM_OC6_SetConfig+0xd4>)
 80096c8:	4293      	cmp	r3, r2
 80096ca:	d109      	bne.n	80096e0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80096d2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	695b      	ldr	r3, [r3, #20]
 80096d8:	029b      	lsls	r3, r3, #10
 80096da:	697a      	ldr	r2, [r7, #20]
 80096dc:	4313      	orrs	r3, r2
 80096de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	697a      	ldr	r2, [r7, #20]
 80096e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	68fa      	ldr	r2, [r7, #12]
 80096ea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	685a      	ldr	r2, [r3, #4]
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	693a      	ldr	r2, [r7, #16]
 80096f8:	621a      	str	r2, [r3, #32]
}
 80096fa:	bf00      	nop
 80096fc:	371c      	adds	r7, #28
 80096fe:	46bd      	mov	sp, r7
 8009700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009704:	4770      	bx	lr
 8009706:	bf00      	nop
 8009708:	40012c00 	.word	0x40012c00
 800970c:	40013400 	.word	0x40013400
 8009710:	40014000 	.word	0x40014000
 8009714:	40014400 	.word	0x40014400
 8009718:	40014800 	.word	0x40014800
 800971c:	40015000 	.word	0x40015000

08009720 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009720:	b480      	push	{r7}
 8009722:	b087      	sub	sp, #28
 8009724:	af00      	add	r7, sp, #0
 8009726:	60f8      	str	r0, [r7, #12]
 8009728:	60b9      	str	r1, [r7, #8]
 800972a:	607a      	str	r2, [r7, #4]
 800972c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	6a1b      	ldr	r3, [r3, #32]
 8009732:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	6a1b      	ldr	r3, [r3, #32]
 8009738:	f023 0201 	bic.w	r2, r3, #1
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	699b      	ldr	r3, [r3, #24]
 8009744:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	4a28      	ldr	r2, [pc, #160]	@ (80097ec <TIM_TI1_SetConfig+0xcc>)
 800974a:	4293      	cmp	r3, r2
 800974c:	d01b      	beq.n	8009786 <TIM_TI1_SetConfig+0x66>
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009754:	d017      	beq.n	8009786 <TIM_TI1_SetConfig+0x66>
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	4a25      	ldr	r2, [pc, #148]	@ (80097f0 <TIM_TI1_SetConfig+0xd0>)
 800975a:	4293      	cmp	r3, r2
 800975c:	d013      	beq.n	8009786 <TIM_TI1_SetConfig+0x66>
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	4a24      	ldr	r2, [pc, #144]	@ (80097f4 <TIM_TI1_SetConfig+0xd4>)
 8009762:	4293      	cmp	r3, r2
 8009764:	d00f      	beq.n	8009786 <TIM_TI1_SetConfig+0x66>
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	4a23      	ldr	r2, [pc, #140]	@ (80097f8 <TIM_TI1_SetConfig+0xd8>)
 800976a:	4293      	cmp	r3, r2
 800976c:	d00b      	beq.n	8009786 <TIM_TI1_SetConfig+0x66>
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	4a22      	ldr	r2, [pc, #136]	@ (80097fc <TIM_TI1_SetConfig+0xdc>)
 8009772:	4293      	cmp	r3, r2
 8009774:	d007      	beq.n	8009786 <TIM_TI1_SetConfig+0x66>
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	4a21      	ldr	r2, [pc, #132]	@ (8009800 <TIM_TI1_SetConfig+0xe0>)
 800977a:	4293      	cmp	r3, r2
 800977c:	d003      	beq.n	8009786 <TIM_TI1_SetConfig+0x66>
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	4a20      	ldr	r2, [pc, #128]	@ (8009804 <TIM_TI1_SetConfig+0xe4>)
 8009782:	4293      	cmp	r3, r2
 8009784:	d101      	bne.n	800978a <TIM_TI1_SetConfig+0x6a>
 8009786:	2301      	movs	r3, #1
 8009788:	e000      	b.n	800978c <TIM_TI1_SetConfig+0x6c>
 800978a:	2300      	movs	r3, #0
 800978c:	2b00      	cmp	r3, #0
 800978e:	d008      	beq.n	80097a2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009790:	697b      	ldr	r3, [r7, #20]
 8009792:	f023 0303 	bic.w	r3, r3, #3
 8009796:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009798:	697a      	ldr	r2, [r7, #20]
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	4313      	orrs	r3, r2
 800979e:	617b      	str	r3, [r7, #20]
 80097a0:	e003      	b.n	80097aa <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80097a2:	697b      	ldr	r3, [r7, #20]
 80097a4:	f043 0301 	orr.w	r3, r3, #1
 80097a8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80097aa:	697b      	ldr	r3, [r7, #20]
 80097ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80097b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	011b      	lsls	r3, r3, #4
 80097b6:	b2db      	uxtb	r3, r3
 80097b8:	697a      	ldr	r2, [r7, #20]
 80097ba:	4313      	orrs	r3, r2
 80097bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80097be:	693b      	ldr	r3, [r7, #16]
 80097c0:	f023 030a 	bic.w	r3, r3, #10
 80097c4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	f003 030a 	and.w	r3, r3, #10
 80097cc:	693a      	ldr	r2, [r7, #16]
 80097ce:	4313      	orrs	r3, r2
 80097d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	697a      	ldr	r2, [r7, #20]
 80097d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	693a      	ldr	r2, [r7, #16]
 80097dc:	621a      	str	r2, [r3, #32]
}
 80097de:	bf00      	nop
 80097e0:	371c      	adds	r7, #28
 80097e2:	46bd      	mov	sp, r7
 80097e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e8:	4770      	bx	lr
 80097ea:	bf00      	nop
 80097ec:	40012c00 	.word	0x40012c00
 80097f0:	40000400 	.word	0x40000400
 80097f4:	40000800 	.word	0x40000800
 80097f8:	40000c00 	.word	0x40000c00
 80097fc:	40013400 	.word	0x40013400
 8009800:	40014000 	.word	0x40014000
 8009804:	40015000 	.word	0x40015000

08009808 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009808:	b480      	push	{r7}
 800980a:	b087      	sub	sp, #28
 800980c:	af00      	add	r7, sp, #0
 800980e:	60f8      	str	r0, [r7, #12]
 8009810:	60b9      	str	r1, [r7, #8]
 8009812:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	6a1b      	ldr	r3, [r3, #32]
 8009818:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	6a1b      	ldr	r3, [r3, #32]
 800981e:	f023 0201 	bic.w	r2, r3, #1
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	699b      	ldr	r3, [r3, #24]
 800982a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800982c:	693b      	ldr	r3, [r7, #16]
 800982e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009832:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	011b      	lsls	r3, r3, #4
 8009838:	693a      	ldr	r2, [r7, #16]
 800983a:	4313      	orrs	r3, r2
 800983c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800983e:	697b      	ldr	r3, [r7, #20]
 8009840:	f023 030a 	bic.w	r3, r3, #10
 8009844:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009846:	697a      	ldr	r2, [r7, #20]
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	4313      	orrs	r3, r2
 800984c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	693a      	ldr	r2, [r7, #16]
 8009852:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	697a      	ldr	r2, [r7, #20]
 8009858:	621a      	str	r2, [r3, #32]
}
 800985a:	bf00      	nop
 800985c:	371c      	adds	r7, #28
 800985e:	46bd      	mov	sp, r7
 8009860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009864:	4770      	bx	lr

08009866 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009866:	b480      	push	{r7}
 8009868:	b087      	sub	sp, #28
 800986a:	af00      	add	r7, sp, #0
 800986c:	60f8      	str	r0, [r7, #12]
 800986e:	60b9      	str	r1, [r7, #8]
 8009870:	607a      	str	r2, [r7, #4]
 8009872:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	6a1b      	ldr	r3, [r3, #32]
 8009878:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	6a1b      	ldr	r3, [r3, #32]
 800987e:	f023 0210 	bic.w	r2, r3, #16
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	699b      	ldr	r3, [r3, #24]
 800988a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009892:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	021b      	lsls	r3, r3, #8
 8009898:	693a      	ldr	r2, [r7, #16]
 800989a:	4313      	orrs	r3, r2
 800989c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800989e:	693b      	ldr	r3, [r7, #16]
 80098a0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80098a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80098a6:	683b      	ldr	r3, [r7, #0]
 80098a8:	031b      	lsls	r3, r3, #12
 80098aa:	b29b      	uxth	r3, r3
 80098ac:	693a      	ldr	r2, [r7, #16]
 80098ae:	4313      	orrs	r3, r2
 80098b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80098b2:	697b      	ldr	r3, [r7, #20]
 80098b4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80098b8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	011b      	lsls	r3, r3, #4
 80098be:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80098c2:	697a      	ldr	r2, [r7, #20]
 80098c4:	4313      	orrs	r3, r2
 80098c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	693a      	ldr	r2, [r7, #16]
 80098cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	697a      	ldr	r2, [r7, #20]
 80098d2:	621a      	str	r2, [r3, #32]
}
 80098d4:	bf00      	nop
 80098d6:	371c      	adds	r7, #28
 80098d8:	46bd      	mov	sp, r7
 80098da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098de:	4770      	bx	lr

080098e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80098e0:	b480      	push	{r7}
 80098e2:	b087      	sub	sp, #28
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	60f8      	str	r0, [r7, #12]
 80098e8:	60b9      	str	r1, [r7, #8]
 80098ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	6a1b      	ldr	r3, [r3, #32]
 80098f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	6a1b      	ldr	r3, [r3, #32]
 80098f6:	f023 0210 	bic.w	r2, r3, #16
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	699b      	ldr	r3, [r3, #24]
 8009902:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009904:	693b      	ldr	r3, [r7, #16]
 8009906:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800990a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	031b      	lsls	r3, r3, #12
 8009910:	693a      	ldr	r2, [r7, #16]
 8009912:	4313      	orrs	r3, r2
 8009914:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009916:	697b      	ldr	r3, [r7, #20]
 8009918:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800991c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	011b      	lsls	r3, r3, #4
 8009922:	697a      	ldr	r2, [r7, #20]
 8009924:	4313      	orrs	r3, r2
 8009926:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	693a      	ldr	r2, [r7, #16]
 800992c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	697a      	ldr	r2, [r7, #20]
 8009932:	621a      	str	r2, [r3, #32]
}
 8009934:	bf00      	nop
 8009936:	371c      	adds	r7, #28
 8009938:	46bd      	mov	sp, r7
 800993a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993e:	4770      	bx	lr

08009940 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009940:	b480      	push	{r7}
 8009942:	b087      	sub	sp, #28
 8009944:	af00      	add	r7, sp, #0
 8009946:	60f8      	str	r0, [r7, #12]
 8009948:	60b9      	str	r1, [r7, #8]
 800994a:	607a      	str	r2, [r7, #4]
 800994c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	6a1b      	ldr	r3, [r3, #32]
 8009952:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	6a1b      	ldr	r3, [r3, #32]
 8009958:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	69db      	ldr	r3, [r3, #28]
 8009964:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009966:	693b      	ldr	r3, [r7, #16]
 8009968:	f023 0303 	bic.w	r3, r3, #3
 800996c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800996e:	693a      	ldr	r2, [r7, #16]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	4313      	orrs	r3, r2
 8009974:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009976:	693b      	ldr	r3, [r7, #16]
 8009978:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800997c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	011b      	lsls	r3, r3, #4
 8009982:	b2db      	uxtb	r3, r3
 8009984:	693a      	ldr	r2, [r7, #16]
 8009986:	4313      	orrs	r3, r2
 8009988:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8009990:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8009992:	68bb      	ldr	r3, [r7, #8]
 8009994:	021b      	lsls	r3, r3, #8
 8009996:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800999a:	697a      	ldr	r2, [r7, #20]
 800999c:	4313      	orrs	r3, r2
 800999e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	693a      	ldr	r2, [r7, #16]
 80099a4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	697a      	ldr	r2, [r7, #20]
 80099aa:	621a      	str	r2, [r3, #32]
}
 80099ac:	bf00      	nop
 80099ae:	371c      	adds	r7, #28
 80099b0:	46bd      	mov	sp, r7
 80099b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b6:	4770      	bx	lr

080099b8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80099b8:	b480      	push	{r7}
 80099ba:	b087      	sub	sp, #28
 80099bc:	af00      	add	r7, sp, #0
 80099be:	60f8      	str	r0, [r7, #12]
 80099c0:	60b9      	str	r1, [r7, #8]
 80099c2:	607a      	str	r2, [r7, #4]
 80099c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	6a1b      	ldr	r3, [r3, #32]
 80099ca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	6a1b      	ldr	r3, [r3, #32]
 80099d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	69db      	ldr	r3, [r3, #28]
 80099dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80099de:	693b      	ldr	r3, [r7, #16]
 80099e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80099e4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	021b      	lsls	r3, r3, #8
 80099ea:	693a      	ldr	r2, [r7, #16]
 80099ec:	4313      	orrs	r3, r2
 80099ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80099f0:	693b      	ldr	r3, [r7, #16]
 80099f2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80099f6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	031b      	lsls	r3, r3, #12
 80099fc:	b29b      	uxth	r3, r3
 80099fe:	693a      	ldr	r2, [r7, #16]
 8009a00:	4313      	orrs	r3, r2
 8009a02:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8009a0a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009a0c:	68bb      	ldr	r3, [r7, #8]
 8009a0e:	031b      	lsls	r3, r3, #12
 8009a10:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8009a14:	697a      	ldr	r2, [r7, #20]
 8009a16:	4313      	orrs	r3, r2
 8009a18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	693a      	ldr	r2, [r7, #16]
 8009a1e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	697a      	ldr	r2, [r7, #20]
 8009a24:	621a      	str	r2, [r3, #32]
}
 8009a26:	bf00      	nop
 8009a28:	371c      	adds	r7, #28
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a30:	4770      	bx	lr

08009a32 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009a32:	b480      	push	{r7}
 8009a34:	b085      	sub	sp, #20
 8009a36:	af00      	add	r7, sp, #0
 8009a38:	6078      	str	r0, [r7, #4]
 8009a3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	689b      	ldr	r3, [r3, #8]
 8009a40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009a48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009a4e:	683a      	ldr	r2, [r7, #0]
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	4313      	orrs	r3, r2
 8009a54:	f043 0307 	orr.w	r3, r3, #7
 8009a58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	68fa      	ldr	r2, [r7, #12]
 8009a5e:	609a      	str	r2, [r3, #8]
}
 8009a60:	bf00      	nop
 8009a62:	3714      	adds	r7, #20
 8009a64:	46bd      	mov	sp, r7
 8009a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6a:	4770      	bx	lr

08009a6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009a6c:	b480      	push	{r7}
 8009a6e:	b087      	sub	sp, #28
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	60f8      	str	r0, [r7, #12]
 8009a74:	60b9      	str	r1, [r7, #8]
 8009a76:	607a      	str	r2, [r7, #4]
 8009a78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	689b      	ldr	r3, [r3, #8]
 8009a7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009a80:	697b      	ldr	r3, [r7, #20]
 8009a82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009a86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	021a      	lsls	r2, r3, #8
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	431a      	orrs	r2, r3
 8009a90:	68bb      	ldr	r3, [r7, #8]
 8009a92:	4313      	orrs	r3, r2
 8009a94:	697a      	ldr	r2, [r7, #20]
 8009a96:	4313      	orrs	r3, r2
 8009a98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	697a      	ldr	r2, [r7, #20]
 8009a9e:	609a      	str	r2, [r3, #8]
}
 8009aa0:	bf00      	nop
 8009aa2:	371c      	adds	r7, #28
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aaa:	4770      	bx	lr

08009aac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009aac:	b480      	push	{r7}
 8009aae:	b087      	sub	sp, #28
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	60f8      	str	r0, [r7, #12]
 8009ab4:	60b9      	str	r1, [r7, #8]
 8009ab6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	f003 031f 	and.w	r3, r3, #31
 8009abe:	2201      	movs	r2, #1
 8009ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8009ac4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	6a1a      	ldr	r2, [r3, #32]
 8009aca:	697b      	ldr	r3, [r7, #20]
 8009acc:	43db      	mvns	r3, r3
 8009ace:	401a      	ands	r2, r3
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	6a1a      	ldr	r2, [r3, #32]
 8009ad8:	68bb      	ldr	r3, [r7, #8]
 8009ada:	f003 031f 	and.w	r3, r3, #31
 8009ade:	6879      	ldr	r1, [r7, #4]
 8009ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8009ae4:	431a      	orrs	r2, r3
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	621a      	str	r2, [r3, #32]
}
 8009aea:	bf00      	nop
 8009aec:	371c      	adds	r7, #28
 8009aee:	46bd      	mov	sp, r7
 8009af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af4:	4770      	bx	lr
	...

08009af8 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b084      	sub	sp, #16
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
 8009b00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009b02:	683b      	ldr	r3, [r7, #0]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d109      	bne.n	8009b1c <HAL_TIMEx_PWMN_Start+0x24>
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009b0e:	b2db      	uxtb	r3, r3
 8009b10:	2b01      	cmp	r3, #1
 8009b12:	bf14      	ite	ne
 8009b14:	2301      	movne	r3, #1
 8009b16:	2300      	moveq	r3, #0
 8009b18:	b2db      	uxtb	r3, r3
 8009b1a:	e022      	b.n	8009b62 <HAL_TIMEx_PWMN_Start+0x6a>
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	2b04      	cmp	r3, #4
 8009b20:	d109      	bne.n	8009b36 <HAL_TIMEx_PWMN_Start+0x3e>
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009b28:	b2db      	uxtb	r3, r3
 8009b2a:	2b01      	cmp	r3, #1
 8009b2c:	bf14      	ite	ne
 8009b2e:	2301      	movne	r3, #1
 8009b30:	2300      	moveq	r3, #0
 8009b32:	b2db      	uxtb	r3, r3
 8009b34:	e015      	b.n	8009b62 <HAL_TIMEx_PWMN_Start+0x6a>
 8009b36:	683b      	ldr	r3, [r7, #0]
 8009b38:	2b08      	cmp	r3, #8
 8009b3a:	d109      	bne.n	8009b50 <HAL_TIMEx_PWMN_Start+0x58>
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009b42:	b2db      	uxtb	r3, r3
 8009b44:	2b01      	cmp	r3, #1
 8009b46:	bf14      	ite	ne
 8009b48:	2301      	movne	r3, #1
 8009b4a:	2300      	moveq	r3, #0
 8009b4c:	b2db      	uxtb	r3, r3
 8009b4e:	e008      	b.n	8009b62 <HAL_TIMEx_PWMN_Start+0x6a>
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8009b56:	b2db      	uxtb	r3, r3
 8009b58:	2b01      	cmp	r3, #1
 8009b5a:	bf14      	ite	ne
 8009b5c:	2301      	movne	r3, #1
 8009b5e:	2300      	moveq	r3, #0
 8009b60:	b2db      	uxtb	r3, r3
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d001      	beq.n	8009b6a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8009b66:	2301      	movs	r3, #1
 8009b68:	e073      	b.n	8009c52 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d104      	bne.n	8009b7a <HAL_TIMEx_PWMN_Start+0x82>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2202      	movs	r2, #2
 8009b74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009b78:	e013      	b.n	8009ba2 <HAL_TIMEx_PWMN_Start+0xaa>
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	2b04      	cmp	r3, #4
 8009b7e:	d104      	bne.n	8009b8a <HAL_TIMEx_PWMN_Start+0x92>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2202      	movs	r2, #2
 8009b84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009b88:	e00b      	b.n	8009ba2 <HAL_TIMEx_PWMN_Start+0xaa>
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	2b08      	cmp	r3, #8
 8009b8e:	d104      	bne.n	8009b9a <HAL_TIMEx_PWMN_Start+0xa2>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2202      	movs	r2, #2
 8009b94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009b98:	e003      	b.n	8009ba2 <HAL_TIMEx_PWMN_Start+0xaa>
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2202      	movs	r2, #2
 8009b9e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	2204      	movs	r2, #4
 8009ba8:	6839      	ldr	r1, [r7, #0]
 8009baa:	4618      	mov	r0, r3
 8009bac:	f000 fa34 	bl	800a018 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009bbe:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	4a25      	ldr	r2, [pc, #148]	@ (8009c5c <HAL_TIMEx_PWMN_Start+0x164>)
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d022      	beq.n	8009c10 <HAL_TIMEx_PWMN_Start+0x118>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bd2:	d01d      	beq.n	8009c10 <HAL_TIMEx_PWMN_Start+0x118>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4a21      	ldr	r2, [pc, #132]	@ (8009c60 <HAL_TIMEx_PWMN_Start+0x168>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d018      	beq.n	8009c10 <HAL_TIMEx_PWMN_Start+0x118>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a20      	ldr	r2, [pc, #128]	@ (8009c64 <HAL_TIMEx_PWMN_Start+0x16c>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d013      	beq.n	8009c10 <HAL_TIMEx_PWMN_Start+0x118>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a1e      	ldr	r2, [pc, #120]	@ (8009c68 <HAL_TIMEx_PWMN_Start+0x170>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d00e      	beq.n	8009c10 <HAL_TIMEx_PWMN_Start+0x118>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	4a1d      	ldr	r2, [pc, #116]	@ (8009c6c <HAL_TIMEx_PWMN_Start+0x174>)
 8009bf8:	4293      	cmp	r3, r2
 8009bfa:	d009      	beq.n	8009c10 <HAL_TIMEx_PWMN_Start+0x118>
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	4a1b      	ldr	r2, [pc, #108]	@ (8009c70 <HAL_TIMEx_PWMN_Start+0x178>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d004      	beq.n	8009c10 <HAL_TIMEx_PWMN_Start+0x118>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	4a1a      	ldr	r2, [pc, #104]	@ (8009c74 <HAL_TIMEx_PWMN_Start+0x17c>)
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d115      	bne.n	8009c3c <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	689a      	ldr	r2, [r3, #8]
 8009c16:	4b18      	ldr	r3, [pc, #96]	@ (8009c78 <HAL_TIMEx_PWMN_Start+0x180>)
 8009c18:	4013      	ands	r3, r2
 8009c1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	2b06      	cmp	r3, #6
 8009c20:	d015      	beq.n	8009c4e <HAL_TIMEx_PWMN_Start+0x156>
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c28:	d011      	beq.n	8009c4e <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	681a      	ldr	r2, [r3, #0]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	f042 0201 	orr.w	r2, r2, #1
 8009c38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c3a:	e008      	b.n	8009c4e <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	681a      	ldr	r2, [r3, #0]
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f042 0201 	orr.w	r2, r2, #1
 8009c4a:	601a      	str	r2, [r3, #0]
 8009c4c:	e000      	b.n	8009c50 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c4e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009c50:	2300      	movs	r3, #0
}
 8009c52:	4618      	mov	r0, r3
 8009c54:	3710      	adds	r7, #16
 8009c56:	46bd      	mov	sp, r7
 8009c58:	bd80      	pop	{r7, pc}
 8009c5a:	bf00      	nop
 8009c5c:	40012c00 	.word	0x40012c00
 8009c60:	40000400 	.word	0x40000400
 8009c64:	40000800 	.word	0x40000800
 8009c68:	40000c00 	.word	0x40000c00
 8009c6c:	40013400 	.word	0x40013400
 8009c70:	40014000 	.word	0x40014000
 8009c74:	40015000 	.word	0x40015000
 8009c78:	00010007 	.word	0x00010007

08009c7c <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b082      	sub	sp, #8
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
 8009c84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	6839      	ldr	r1, [r7, #0]
 8009c8e:	4618      	mov	r0, r3
 8009c90:	f000 f9c2 	bl	800a018 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	6a1a      	ldr	r2, [r3, #32]
 8009c9a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009c9e:	4013      	ands	r3, r2
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d10f      	bne.n	8009cc4 <HAL_TIMEx_PWMN_Stop+0x48>
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	6a1a      	ldr	r2, [r3, #32]
 8009caa:	f244 4344 	movw	r3, #17476	@ 0x4444
 8009cae:	4013      	ands	r3, r2
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d107      	bne.n	8009cc4 <HAL_TIMEx_PWMN_Stop+0x48>
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009cc2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	6a1a      	ldr	r2, [r3, #32]
 8009cca:	f241 1311 	movw	r3, #4369	@ 0x1111
 8009cce:	4013      	ands	r3, r2
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d10f      	bne.n	8009cf4 <HAL_TIMEx_PWMN_Stop+0x78>
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	6a1a      	ldr	r2, [r3, #32]
 8009cda:	f244 4344 	movw	r3, #17476	@ 0x4444
 8009cde:	4013      	ands	r3, r2
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d107      	bne.n	8009cf4 <HAL_TIMEx_PWMN_Stop+0x78>
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	681a      	ldr	r2, [r3, #0]
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	f022 0201 	bic.w	r2, r2, #1
 8009cf2:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d104      	bne.n	8009d04 <HAL_TIMEx_PWMN_Stop+0x88>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2201      	movs	r2, #1
 8009cfe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009d02:	e013      	b.n	8009d2c <HAL_TIMEx_PWMN_Stop+0xb0>
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	2b04      	cmp	r3, #4
 8009d08:	d104      	bne.n	8009d14 <HAL_TIMEx_PWMN_Stop+0x98>
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	2201      	movs	r2, #1
 8009d0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009d12:	e00b      	b.n	8009d2c <HAL_TIMEx_PWMN_Stop+0xb0>
 8009d14:	683b      	ldr	r3, [r7, #0]
 8009d16:	2b08      	cmp	r3, #8
 8009d18:	d104      	bne.n	8009d24 <HAL_TIMEx_PWMN_Stop+0xa8>
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2201      	movs	r2, #1
 8009d1e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009d22:	e003      	b.n	8009d2c <HAL_TIMEx_PWMN_Stop+0xb0>
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2201      	movs	r2, #1
 8009d28:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8009d2c:	2300      	movs	r3, #0
}
 8009d2e:	4618      	mov	r0, r3
 8009d30:	3708      	adds	r7, #8
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}
	...

08009d38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009d38:	b480      	push	{r7}
 8009d3a:	b085      	sub	sp, #20
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
 8009d40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	d101      	bne.n	8009d50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009d4c:	2302      	movs	r3, #2
 8009d4e:	e074      	b.n	8009e3a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2201      	movs	r2, #1
 8009d54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2202      	movs	r2, #2
 8009d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	685b      	ldr	r3, [r3, #4]
 8009d66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	689b      	ldr	r3, [r3, #8]
 8009d6e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	4a34      	ldr	r2, [pc, #208]	@ (8009e48 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009d76:	4293      	cmp	r3, r2
 8009d78:	d009      	beq.n	8009d8e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	4a33      	ldr	r2, [pc, #204]	@ (8009e4c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009d80:	4293      	cmp	r3, r2
 8009d82:	d004      	beq.n	8009d8e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	4a31      	ldr	r2, [pc, #196]	@ (8009e50 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009d8a:	4293      	cmp	r3, r2
 8009d8c:	d108      	bne.n	8009da0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009d94:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	685b      	ldr	r3, [r3, #4]
 8009d9a:	68fa      	ldr	r2, [r7, #12]
 8009d9c:	4313      	orrs	r3, r2
 8009d9e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009da6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009daa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	68fa      	ldr	r2, [r7, #12]
 8009db2:	4313      	orrs	r3, r2
 8009db4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	68fa      	ldr	r2, [r7, #12]
 8009dbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	4a21      	ldr	r2, [pc, #132]	@ (8009e48 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009dc4:	4293      	cmp	r3, r2
 8009dc6:	d022      	beq.n	8009e0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009dd0:	d01d      	beq.n	8009e0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	4a1f      	ldr	r2, [pc, #124]	@ (8009e54 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d018      	beq.n	8009e0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	4a1d      	ldr	r2, [pc, #116]	@ (8009e58 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8009de2:	4293      	cmp	r3, r2
 8009de4:	d013      	beq.n	8009e0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	4a1c      	ldr	r2, [pc, #112]	@ (8009e5c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d00e      	beq.n	8009e0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	4a15      	ldr	r2, [pc, #84]	@ (8009e4c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d009      	beq.n	8009e0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	4a18      	ldr	r2, [pc, #96]	@ (8009e60 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8009e00:	4293      	cmp	r3, r2
 8009e02:	d004      	beq.n	8009e0e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	4a11      	ldr	r2, [pc, #68]	@ (8009e50 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009e0a:	4293      	cmp	r3, r2
 8009e0c:	d10c      	bne.n	8009e28 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009e0e:	68bb      	ldr	r3, [r7, #8]
 8009e10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	689b      	ldr	r3, [r3, #8]
 8009e1a:	68ba      	ldr	r2, [r7, #8]
 8009e1c:	4313      	orrs	r3, r2
 8009e1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	68ba      	ldr	r2, [r7, #8]
 8009e26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	2201      	movs	r2, #1
 8009e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2200      	movs	r2, #0
 8009e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009e38:	2300      	movs	r3, #0
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3714      	adds	r7, #20
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e44:	4770      	bx	lr
 8009e46:	bf00      	nop
 8009e48:	40012c00 	.word	0x40012c00
 8009e4c:	40013400 	.word	0x40013400
 8009e50:	40015000 	.word	0x40015000
 8009e54:	40000400 	.word	0x40000400
 8009e58:	40000800 	.word	0x40000800
 8009e5c:	40000c00 	.word	0x40000c00
 8009e60:	40014000 	.word	0x40014000

08009e64 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009e64:	b480      	push	{r7}
 8009e66:	b085      	sub	sp, #20
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
 8009e6c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009e6e:	2300      	movs	r3, #0
 8009e70:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009e78:	2b01      	cmp	r3, #1
 8009e7a:	d101      	bne.n	8009e80 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009e7c:	2302      	movs	r3, #2
 8009e7e:	e078      	b.n	8009f72 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2201      	movs	r2, #1
 8009e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009e8e:	683b      	ldr	r3, [r7, #0]
 8009e90:	68db      	ldr	r3, [r3, #12]
 8009e92:	4313      	orrs	r3, r2
 8009e94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	689b      	ldr	r3, [r3, #8]
 8009ea0:	4313      	orrs	r3, r2
 8009ea2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	685b      	ldr	r3, [r3, #4]
 8009eae:	4313      	orrs	r3, r2
 8009eb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	4313      	orrs	r3, r2
 8009ebe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	691b      	ldr	r3, [r3, #16]
 8009eca:	4313      	orrs	r3, r2
 8009ecc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	695b      	ldr	r3, [r3, #20]
 8009ed8:	4313      	orrs	r3, r2
 8009eda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ee6:	4313      	orrs	r3, r2
 8009ee8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8009ef0:	683b      	ldr	r3, [r7, #0]
 8009ef2:	699b      	ldr	r3, [r3, #24]
 8009ef4:	041b      	lsls	r3, r3, #16
 8009ef6:	4313      	orrs	r3, r2
 8009ef8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8009f00:	683b      	ldr	r3, [r7, #0]
 8009f02:	69db      	ldr	r3, [r3, #28]
 8009f04:	4313      	orrs	r3, r2
 8009f06:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4a1c      	ldr	r2, [pc, #112]	@ (8009f80 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d009      	beq.n	8009f26 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4a1b      	ldr	r2, [pc, #108]	@ (8009f84 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d004      	beq.n	8009f26 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	4a19      	ldr	r2, [pc, #100]	@ (8009f88 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8009f22:	4293      	cmp	r3, r2
 8009f24:	d11c      	bne.n	8009f60 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f30:	051b      	lsls	r3, r3, #20
 8009f32:	4313      	orrs	r3, r2
 8009f34:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	6a1b      	ldr	r3, [r3, #32]
 8009f40:	4313      	orrs	r3, r2
 8009f42:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f4e:	4313      	orrs	r3, r2
 8009f50:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f5c:	4313      	orrs	r3, r2
 8009f5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	68fa      	ldr	r2, [r7, #12]
 8009f66:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009f70:	2300      	movs	r3, #0
}
 8009f72:	4618      	mov	r0, r3
 8009f74:	3714      	adds	r7, #20
 8009f76:	46bd      	mov	sp, r7
 8009f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7c:	4770      	bx	lr
 8009f7e:	bf00      	nop
 8009f80:	40012c00 	.word	0x40012c00
 8009f84:	40013400 	.word	0x40013400
 8009f88:	40015000 	.word	0x40015000

08009f8c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b083      	sub	sp, #12
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009f94:	bf00      	nop
 8009f96:	370c      	adds	r7, #12
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9e:	4770      	bx	lr

08009fa0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b083      	sub	sp, #12
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009fa8:	bf00      	nop
 8009faa:	370c      	adds	r7, #12
 8009fac:	46bd      	mov	sp, r7
 8009fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb2:	4770      	bx	lr

08009fb4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009fb4:	b480      	push	{r7}
 8009fb6:	b083      	sub	sp, #12
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009fbc:	bf00      	nop
 8009fbe:	370c      	adds	r7, #12
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc6:	4770      	bx	lr

08009fc8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009fc8:	b480      	push	{r7}
 8009fca:	b083      	sub	sp, #12
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009fd0:	bf00      	nop
 8009fd2:	370c      	adds	r7, #12
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr

08009fdc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b083      	sub	sp, #12
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009fe4:	bf00      	nop
 8009fe6:	370c      	adds	r7, #12
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fee:	4770      	bx	lr

08009ff0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	b083      	sub	sp, #12
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8009ff8:	bf00      	nop
 8009ffa:	370c      	adds	r7, #12
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a002:	4770      	bx	lr

0800a004 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800a004:	b480      	push	{r7}
 800a006:	b083      	sub	sp, #12
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800a00c:	bf00      	nop
 800a00e:	370c      	adds	r7, #12
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr

0800a018 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800a018:	b480      	push	{r7}
 800a01a:	b087      	sub	sp, #28
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	60f8      	str	r0, [r7, #12]
 800a020:	60b9      	str	r1, [r7, #8]
 800a022:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800a024:	68bb      	ldr	r3, [r7, #8]
 800a026:	f003 030f 	and.w	r3, r3, #15
 800a02a:	2204      	movs	r2, #4
 800a02c:	fa02 f303 	lsl.w	r3, r2, r3
 800a030:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	6a1a      	ldr	r2, [r3, #32]
 800a036:	697b      	ldr	r3, [r7, #20]
 800a038:	43db      	mvns	r3, r3
 800a03a:	401a      	ands	r2, r3
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	6a1a      	ldr	r2, [r3, #32]
 800a044:	68bb      	ldr	r3, [r7, #8]
 800a046:	f003 030f 	and.w	r3, r3, #15
 800a04a:	6879      	ldr	r1, [r7, #4]
 800a04c:	fa01 f303 	lsl.w	r3, r1, r3
 800a050:	431a      	orrs	r2, r3
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	621a      	str	r2, [r3, #32]
}
 800a056:	bf00      	nop
 800a058:	371c      	adds	r7, #28
 800a05a:	46bd      	mov	sp, r7
 800a05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a060:	4770      	bx	lr

0800a062 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a062:	b580      	push	{r7, lr}
 800a064:	b082      	sub	sp, #8
 800a066:	af00      	add	r7, sp, #0
 800a068:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d101      	bne.n	800a074 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a070:	2301      	movs	r3, #1
 800a072:	e042      	b.n	800a0fa <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d106      	bne.n	800a08c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2200      	movs	r2, #0
 800a082:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a086:	6878      	ldr	r0, [r7, #4]
 800a088:	f7f9 fae0 	bl	800364c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	2224      	movs	r2, #36	@ 0x24
 800a090:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	681a      	ldr	r2, [r3, #0]
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	f022 0201 	bic.w	r2, r2, #1
 800a0a2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d002      	beq.n	800a0b2 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f000 ff1d 	bl	800aeec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a0b2:	6878      	ldr	r0, [r7, #4]
 800a0b4:	f000 fc1e 	bl	800a8f4 <UART_SetConfig>
 800a0b8:	4603      	mov	r3, r0
 800a0ba:	2b01      	cmp	r3, #1
 800a0bc:	d101      	bne.n	800a0c2 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a0be:	2301      	movs	r3, #1
 800a0c0:	e01b      	b.n	800a0fa <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	685a      	ldr	r2, [r3, #4]
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a0d0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	689a      	ldr	r2, [r3, #8]
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a0e0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	681a      	ldr	r2, [r3, #0]
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	f042 0201 	orr.w	r2, r2, #1
 800a0f0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a0f2:	6878      	ldr	r0, [r7, #4]
 800a0f4:	f000 ff9c 	bl	800b030 <UART_CheckIdleState>
 800a0f8:	4603      	mov	r3, r0
}
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	3708      	adds	r7, #8
 800a0fe:	46bd      	mov	sp, r7
 800a100:	bd80      	pop	{r7, pc}

0800a102 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a102:	b580      	push	{r7, lr}
 800a104:	b08a      	sub	sp, #40	@ 0x28
 800a106:	af02      	add	r7, sp, #8
 800a108:	60f8      	str	r0, [r7, #12]
 800a10a:	60b9      	str	r1, [r7, #8]
 800a10c:	603b      	str	r3, [r7, #0]
 800a10e:	4613      	mov	r3, r2
 800a110:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a118:	2b20      	cmp	r3, #32
 800a11a:	d17b      	bne.n	800a214 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a11c:	68bb      	ldr	r3, [r7, #8]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d002      	beq.n	800a128 <HAL_UART_Transmit+0x26>
 800a122:	88fb      	ldrh	r3, [r7, #6]
 800a124:	2b00      	cmp	r3, #0
 800a126:	d101      	bne.n	800a12c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a128:	2301      	movs	r3, #1
 800a12a:	e074      	b.n	800a216 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	2200      	movs	r2, #0
 800a130:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	2221      	movs	r2, #33	@ 0x21
 800a138:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a13c:	f7f9 fba4 	bl	8003888 <HAL_GetTick>
 800a140:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	88fa      	ldrh	r2, [r7, #6]
 800a146:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	88fa      	ldrh	r2, [r7, #6]
 800a14e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	689b      	ldr	r3, [r3, #8]
 800a156:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a15a:	d108      	bne.n	800a16e <HAL_UART_Transmit+0x6c>
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	691b      	ldr	r3, [r3, #16]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d104      	bne.n	800a16e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a164:	2300      	movs	r3, #0
 800a166:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a168:	68bb      	ldr	r3, [r7, #8]
 800a16a:	61bb      	str	r3, [r7, #24]
 800a16c:	e003      	b.n	800a176 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a172:	2300      	movs	r3, #0
 800a174:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a176:	e030      	b.n	800a1da <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a178:	683b      	ldr	r3, [r7, #0]
 800a17a:	9300      	str	r3, [sp, #0]
 800a17c:	697b      	ldr	r3, [r7, #20]
 800a17e:	2200      	movs	r2, #0
 800a180:	2180      	movs	r1, #128	@ 0x80
 800a182:	68f8      	ldr	r0, [r7, #12]
 800a184:	f000 fffe 	bl	800b184 <UART_WaitOnFlagUntilTimeout>
 800a188:	4603      	mov	r3, r0
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d005      	beq.n	800a19a <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	2220      	movs	r2, #32
 800a192:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a196:	2303      	movs	r3, #3
 800a198:	e03d      	b.n	800a216 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a19a:	69fb      	ldr	r3, [r7, #28]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d10b      	bne.n	800a1b8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a1a0:	69bb      	ldr	r3, [r7, #24]
 800a1a2:	881b      	ldrh	r3, [r3, #0]
 800a1a4:	461a      	mov	r2, r3
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a1ae:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a1b0:	69bb      	ldr	r3, [r7, #24]
 800a1b2:	3302      	adds	r3, #2
 800a1b4:	61bb      	str	r3, [r7, #24]
 800a1b6:	e007      	b.n	800a1c8 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a1b8:	69fb      	ldr	r3, [r7, #28]
 800a1ba:	781a      	ldrb	r2, [r3, #0]
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a1c2:	69fb      	ldr	r3, [r7, #28]
 800a1c4:	3301      	adds	r3, #1
 800a1c6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a1ce:	b29b      	uxth	r3, r3
 800a1d0:	3b01      	subs	r3, #1
 800a1d2:	b29a      	uxth	r2, r3
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a1e0:	b29b      	uxth	r3, r3
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d1c8      	bne.n	800a178 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	9300      	str	r3, [sp, #0]
 800a1ea:	697b      	ldr	r3, [r7, #20]
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	2140      	movs	r1, #64	@ 0x40
 800a1f0:	68f8      	ldr	r0, [r7, #12]
 800a1f2:	f000 ffc7 	bl	800b184 <UART_WaitOnFlagUntilTimeout>
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d005      	beq.n	800a208 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	2220      	movs	r2, #32
 800a200:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a204:	2303      	movs	r3, #3
 800a206:	e006      	b.n	800a216 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	2220      	movs	r2, #32
 800a20c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a210:	2300      	movs	r3, #0
 800a212:	e000      	b.n	800a216 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a214:	2302      	movs	r3, #2
  }
}
 800a216:	4618      	mov	r0, r3
 800a218:	3720      	adds	r7, #32
 800a21a:	46bd      	mov	sp, r7
 800a21c:	bd80      	pop	{r7, pc}
	...

0800a220 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b0ba      	sub	sp, #232	@ 0xe8
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	69db      	ldr	r3, [r3, #28]
 800a22e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	689b      	ldr	r3, [r3, #8]
 800a242:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a246:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a24a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a24e:	4013      	ands	r3, r2
 800a250:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a254:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d11b      	bne.n	800a294 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a25c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a260:	f003 0320 	and.w	r3, r3, #32
 800a264:	2b00      	cmp	r3, #0
 800a266:	d015      	beq.n	800a294 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a268:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a26c:	f003 0320 	and.w	r3, r3, #32
 800a270:	2b00      	cmp	r3, #0
 800a272:	d105      	bne.n	800a280 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a274:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a278:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d009      	beq.n	800a294 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a284:	2b00      	cmp	r3, #0
 800a286:	f000 8300 	beq.w	800a88a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a28e:	6878      	ldr	r0, [r7, #4]
 800a290:	4798      	blx	r3
      }
      return;
 800a292:	e2fa      	b.n	800a88a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a294:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a298:	2b00      	cmp	r3, #0
 800a29a:	f000 8123 	beq.w	800a4e4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a29e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a2a2:	4b8d      	ldr	r3, [pc, #564]	@ (800a4d8 <HAL_UART_IRQHandler+0x2b8>)
 800a2a4:	4013      	ands	r3, r2
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d106      	bne.n	800a2b8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a2aa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a2ae:	4b8b      	ldr	r3, [pc, #556]	@ (800a4dc <HAL_UART_IRQHandler+0x2bc>)
 800a2b0:	4013      	ands	r3, r2
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	f000 8116 	beq.w	800a4e4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a2b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2bc:	f003 0301 	and.w	r3, r3, #1
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d011      	beq.n	800a2e8 <HAL_UART_IRQHandler+0xc8>
 800a2c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a2c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d00b      	beq.n	800a2e8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	2201      	movs	r2, #1
 800a2d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2de:	f043 0201 	orr.w	r2, r3, #1
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a2e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2ec:	f003 0302 	and.w	r3, r3, #2
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d011      	beq.n	800a318 <HAL_UART_IRQHandler+0xf8>
 800a2f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a2f8:	f003 0301 	and.w	r3, r3, #1
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d00b      	beq.n	800a318 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	2202      	movs	r2, #2
 800a306:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a30e:	f043 0204 	orr.w	r2, r3, #4
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a318:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a31c:	f003 0304 	and.w	r3, r3, #4
 800a320:	2b00      	cmp	r3, #0
 800a322:	d011      	beq.n	800a348 <HAL_UART_IRQHandler+0x128>
 800a324:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a328:	f003 0301 	and.w	r3, r3, #1
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d00b      	beq.n	800a348 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	2204      	movs	r2, #4
 800a336:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a33e:	f043 0202 	orr.w	r2, r3, #2
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a348:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a34c:	f003 0308 	and.w	r3, r3, #8
 800a350:	2b00      	cmp	r3, #0
 800a352:	d017      	beq.n	800a384 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a354:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a358:	f003 0320 	and.w	r3, r3, #32
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d105      	bne.n	800a36c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a360:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a364:	4b5c      	ldr	r3, [pc, #368]	@ (800a4d8 <HAL_UART_IRQHandler+0x2b8>)
 800a366:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d00b      	beq.n	800a384 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	2208      	movs	r2, #8
 800a372:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a37a:	f043 0208 	orr.w	r2, r3, #8
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a384:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a388:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d012      	beq.n	800a3b6 <HAL_UART_IRQHandler+0x196>
 800a390:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a394:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d00c      	beq.n	800a3b6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a3a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3ac:	f043 0220 	orr.w	r2, r3, #32
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	f000 8266 	beq.w	800a88e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a3c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a3c6:	f003 0320 	and.w	r3, r3, #32
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d013      	beq.n	800a3f6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a3ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a3d2:	f003 0320 	and.w	r3, r3, #32
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d105      	bne.n	800a3e6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a3da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a3de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d007      	beq.n	800a3f6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d003      	beq.n	800a3f6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a3f2:	6878      	ldr	r0, [r7, #4]
 800a3f4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3fc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	689b      	ldr	r3, [r3, #8]
 800a406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a40a:	2b40      	cmp	r3, #64	@ 0x40
 800a40c:	d005      	beq.n	800a41a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a40e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a412:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a416:	2b00      	cmp	r3, #0
 800a418:	d054      	beq.n	800a4c4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	f001 f807 	bl	800b42e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	689b      	ldr	r3, [r3, #8]
 800a426:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a42a:	2b40      	cmp	r3, #64	@ 0x40
 800a42c:	d146      	bne.n	800a4bc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	3308      	adds	r3, #8
 800a434:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a438:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a43c:	e853 3f00 	ldrex	r3, [r3]
 800a440:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a444:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a448:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a44c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	3308      	adds	r3, #8
 800a456:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a45a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a45e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a462:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a466:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a46a:	e841 2300 	strex	r3, r2, [r1]
 800a46e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a472:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a476:	2b00      	cmp	r3, #0
 800a478:	d1d9      	bne.n	800a42e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a480:	2b00      	cmp	r3, #0
 800a482:	d017      	beq.n	800a4b4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a48a:	4a15      	ldr	r2, [pc, #84]	@ (800a4e0 <HAL_UART_IRQHandler+0x2c0>)
 800a48c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a494:	4618      	mov	r0, r3
 800a496:	f7fb f827 	bl	80054e8 <HAL_DMA_Abort_IT>
 800a49a:	4603      	mov	r3, r0
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d019      	beq.n	800a4d4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a4a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4a8:	687a      	ldr	r2, [r7, #4]
 800a4aa:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a4ae:	4610      	mov	r0, r2
 800a4b0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4b2:	e00f      	b.n	800a4d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a4b4:	6878      	ldr	r0, [r7, #4]
 800a4b6:	f000 fa13 	bl	800a8e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4ba:	e00b      	b.n	800a4d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f000 fa0f 	bl	800a8e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4c2:	e007      	b.n	800a4d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a4c4:	6878      	ldr	r0, [r7, #4]
 800a4c6:	f000 fa0b 	bl	800a8e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a4d2:	e1dc      	b.n	800a88e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4d4:	bf00      	nop
    return;
 800a4d6:	e1da      	b.n	800a88e <HAL_UART_IRQHandler+0x66e>
 800a4d8:	10000001 	.word	0x10000001
 800a4dc:	04000120 	.word	0x04000120
 800a4e0:	0800b6e5 	.word	0x0800b6e5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a4e8:	2b01      	cmp	r3, #1
 800a4ea:	f040 8170 	bne.w	800a7ce <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a4ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a4f2:	f003 0310 	and.w	r3, r3, #16
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	f000 8169 	beq.w	800a7ce <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a4fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a500:	f003 0310 	and.w	r3, r3, #16
 800a504:	2b00      	cmp	r3, #0
 800a506:	f000 8162 	beq.w	800a7ce <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	2210      	movs	r2, #16
 800a510:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	689b      	ldr	r3, [r3, #8]
 800a518:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a51c:	2b40      	cmp	r3, #64	@ 0x40
 800a51e:	f040 80d8 	bne.w	800a6d2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	685b      	ldr	r3, [r3, #4]
 800a52c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a530:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a534:	2b00      	cmp	r3, #0
 800a536:	f000 80af 	beq.w	800a698 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a540:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a544:	429a      	cmp	r2, r3
 800a546:	f080 80a7 	bcs.w	800a698 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a550:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	f003 0320 	and.w	r3, r3, #32
 800a562:	2b00      	cmp	r3, #0
 800a564:	f040 8087 	bne.w	800a676 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a570:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a574:	e853 3f00 	ldrex	r3, [r3]
 800a578:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a57c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a580:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a584:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	461a      	mov	r2, r3
 800a58e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a592:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a596:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a59a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a59e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a5a2:	e841 2300 	strex	r3, r2, [r1]
 800a5a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a5aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d1da      	bne.n	800a568 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	3308      	adds	r3, #8
 800a5b8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a5bc:	e853 3f00 	ldrex	r3, [r3]
 800a5c0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a5c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a5c4:	f023 0301 	bic.w	r3, r3, #1
 800a5c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	3308      	adds	r3, #8
 800a5d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a5d6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a5da:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5dc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a5de:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a5e2:	e841 2300 	strex	r3, r2, [r1]
 800a5e6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a5e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d1e1      	bne.n	800a5b2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	3308      	adds	r3, #8
 800a5f4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a5f8:	e853 3f00 	ldrex	r3, [r3]
 800a5fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a5fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a600:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a604:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	3308      	adds	r3, #8
 800a60e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a612:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a614:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a616:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a618:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a61a:	e841 2300 	strex	r3, r2, [r1]
 800a61e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a620:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a622:	2b00      	cmp	r3, #0
 800a624:	d1e3      	bne.n	800a5ee <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	2220      	movs	r2, #32
 800a62a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2200      	movs	r2, #0
 800a632:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a63a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a63c:	e853 3f00 	ldrex	r3, [r3]
 800a640:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a642:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a644:	f023 0310 	bic.w	r3, r3, #16
 800a648:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	461a      	mov	r2, r3
 800a652:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a656:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a658:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a65a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a65c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a65e:	e841 2300 	strex	r3, r2, [r1]
 800a662:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a664:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a666:	2b00      	cmp	r3, #0
 800a668:	d1e4      	bne.n	800a634 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a670:	4618      	mov	r0, r3
 800a672:	f7fa fee0 	bl	8005436 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2202      	movs	r2, #2
 800a67a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a688:	b29b      	uxth	r3, r3
 800a68a:	1ad3      	subs	r3, r2, r3
 800a68c:	b29b      	uxth	r3, r3
 800a68e:	4619      	mov	r1, r3
 800a690:	6878      	ldr	r0, [r7, #4]
 800a692:	f7f7 f981 	bl	8001998 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a696:	e0fc      	b.n	800a892 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a69e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a6a2:	429a      	cmp	r2, r3
 800a6a4:	f040 80f5 	bne.w	800a892 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	f003 0320 	and.w	r3, r3, #32
 800a6b6:	2b20      	cmp	r3, #32
 800a6b8:	f040 80eb 	bne.w	800a892 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2202      	movs	r2, #2
 800a6c0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a6c8:	4619      	mov	r1, r3
 800a6ca:	6878      	ldr	r0, [r7, #4]
 800a6cc:	f7f7 f964 	bl	8001998 <HAL_UARTEx_RxEventCallback>
      return;
 800a6d0:	e0df      	b.n	800a892 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a6de:	b29b      	uxth	r3, r3
 800a6e0:	1ad3      	subs	r3, r2, r3
 800a6e2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a6ec:	b29b      	uxth	r3, r3
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	f000 80d1 	beq.w	800a896 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800a6f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	f000 80cc 	beq.w	800a896 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a706:	e853 3f00 	ldrex	r3, [r3]
 800a70a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a70c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a70e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a712:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	461a      	mov	r2, r3
 800a71c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a720:	647b      	str	r3, [r7, #68]	@ 0x44
 800a722:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a724:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a726:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a728:	e841 2300 	strex	r3, r2, [r1]
 800a72c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a72e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a730:	2b00      	cmp	r3, #0
 800a732:	d1e4      	bne.n	800a6fe <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	3308      	adds	r3, #8
 800a73a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a73c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a73e:	e853 3f00 	ldrex	r3, [r3]
 800a742:	623b      	str	r3, [r7, #32]
   return(result);
 800a744:	6a3b      	ldr	r3, [r7, #32]
 800a746:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a74a:	f023 0301 	bic.w	r3, r3, #1
 800a74e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	3308      	adds	r3, #8
 800a758:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a75c:	633a      	str	r2, [r7, #48]	@ 0x30
 800a75e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a760:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a762:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a764:	e841 2300 	strex	r3, r2, [r1]
 800a768:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a76a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d1e1      	bne.n	800a734 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	2220      	movs	r2, #32
 800a774:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	2200      	movs	r2, #0
 800a77c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	2200      	movs	r2, #0
 800a782:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a78a:	693b      	ldr	r3, [r7, #16]
 800a78c:	e853 3f00 	ldrex	r3, [r3]
 800a790:	60fb      	str	r3, [r7, #12]
   return(result);
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	f023 0310 	bic.w	r3, r3, #16
 800a798:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	461a      	mov	r2, r3
 800a7a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a7a6:	61fb      	str	r3, [r7, #28]
 800a7a8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7aa:	69b9      	ldr	r1, [r7, #24]
 800a7ac:	69fa      	ldr	r2, [r7, #28]
 800a7ae:	e841 2300 	strex	r3, r2, [r1]
 800a7b2:	617b      	str	r3, [r7, #20]
   return(result);
 800a7b4:	697b      	ldr	r3, [r7, #20]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d1e4      	bne.n	800a784 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	2202      	movs	r2, #2
 800a7be:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a7c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a7c4:	4619      	mov	r1, r3
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	f7f7 f8e6 	bl	8001998 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a7cc:	e063      	b.n	800a896 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a7ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a7d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d00e      	beq.n	800a7f8 <HAL_UART_IRQHandler+0x5d8>
 800a7da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a7de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d008      	beq.n	800a7f8 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a7ee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a7f0:	6878      	ldr	r0, [r7, #4]
 800a7f2:	f000 ffb4 	bl	800b75e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a7f6:	e051      	b.n	800a89c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a7f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a7fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a800:	2b00      	cmp	r3, #0
 800a802:	d014      	beq.n	800a82e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a804:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a808:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d105      	bne.n	800a81c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a810:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a814:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d008      	beq.n	800a82e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a820:	2b00      	cmp	r3, #0
 800a822:	d03a      	beq.n	800a89a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a828:	6878      	ldr	r0, [r7, #4]
 800a82a:	4798      	blx	r3
    }
    return;
 800a82c:	e035      	b.n	800a89a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a82e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a832:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a836:	2b00      	cmp	r3, #0
 800a838:	d009      	beq.n	800a84e <HAL_UART_IRQHandler+0x62e>
 800a83a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a83e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a842:	2b00      	cmp	r3, #0
 800a844:	d003      	beq.n	800a84e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800a846:	6878      	ldr	r0, [r7, #4]
 800a848:	f000 ff5e 	bl	800b708 <UART_EndTransmit_IT>
    return;
 800a84c:	e026      	b.n	800a89c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a84e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a852:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a856:	2b00      	cmp	r3, #0
 800a858:	d009      	beq.n	800a86e <HAL_UART_IRQHandler+0x64e>
 800a85a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a85e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a862:	2b00      	cmp	r3, #0
 800a864:	d003      	beq.n	800a86e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a866:	6878      	ldr	r0, [r7, #4]
 800a868:	f000 ff8d 	bl	800b786 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a86c:	e016      	b.n	800a89c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a86e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a872:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a876:	2b00      	cmp	r3, #0
 800a878:	d010      	beq.n	800a89c <HAL_UART_IRQHandler+0x67c>
 800a87a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a87e:	2b00      	cmp	r3, #0
 800a880:	da0c      	bge.n	800a89c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f000 ff75 	bl	800b772 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a888:	e008      	b.n	800a89c <HAL_UART_IRQHandler+0x67c>
      return;
 800a88a:	bf00      	nop
 800a88c:	e006      	b.n	800a89c <HAL_UART_IRQHandler+0x67c>
    return;
 800a88e:	bf00      	nop
 800a890:	e004      	b.n	800a89c <HAL_UART_IRQHandler+0x67c>
      return;
 800a892:	bf00      	nop
 800a894:	e002      	b.n	800a89c <HAL_UART_IRQHandler+0x67c>
      return;
 800a896:	bf00      	nop
 800a898:	e000      	b.n	800a89c <HAL_UART_IRQHandler+0x67c>
    return;
 800a89a:	bf00      	nop
  }
}
 800a89c:	37e8      	adds	r7, #232	@ 0xe8
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	bd80      	pop	{r7, pc}
 800a8a2:	bf00      	nop

0800a8a4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	b083      	sub	sp, #12
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a8ac:	bf00      	nop
 800a8ae:	370c      	adds	r7, #12
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b6:	4770      	bx	lr

0800a8b8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a8b8:	b480      	push	{r7}
 800a8ba:	b083      	sub	sp, #12
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800a8c0:	bf00      	nop
 800a8c2:	370c      	adds	r7, #12
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ca:	4770      	bx	lr

0800a8cc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a8cc:	b480      	push	{r7}
 800a8ce:	b083      	sub	sp, #12
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800a8d4:	bf00      	nop
 800a8d6:	370c      	adds	r7, #12
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8de:	4770      	bx	lr

0800a8e0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a8e0:	b480      	push	{r7}
 800a8e2:	b083      	sub	sp, #12
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a8e8:	bf00      	nop
 800a8ea:	370c      	adds	r7, #12
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f2:	4770      	bx	lr

0800a8f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a8f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a8f8:	b08c      	sub	sp, #48	@ 0x30
 800a8fa:	af00      	add	r7, sp, #0
 800a8fc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a8fe:	2300      	movs	r3, #0
 800a900:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a904:	697b      	ldr	r3, [r7, #20]
 800a906:	689a      	ldr	r2, [r3, #8]
 800a908:	697b      	ldr	r3, [r7, #20]
 800a90a:	691b      	ldr	r3, [r3, #16]
 800a90c:	431a      	orrs	r2, r3
 800a90e:	697b      	ldr	r3, [r7, #20]
 800a910:	695b      	ldr	r3, [r3, #20]
 800a912:	431a      	orrs	r2, r3
 800a914:	697b      	ldr	r3, [r7, #20]
 800a916:	69db      	ldr	r3, [r3, #28]
 800a918:	4313      	orrs	r3, r2
 800a91a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a91c:	697b      	ldr	r3, [r7, #20]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	681a      	ldr	r2, [r3, #0]
 800a922:	4baa      	ldr	r3, [pc, #680]	@ (800abcc <UART_SetConfig+0x2d8>)
 800a924:	4013      	ands	r3, r2
 800a926:	697a      	ldr	r2, [r7, #20]
 800a928:	6812      	ldr	r2, [r2, #0]
 800a92a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a92c:	430b      	orrs	r3, r1
 800a92e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a930:	697b      	ldr	r3, [r7, #20]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	685b      	ldr	r3, [r3, #4]
 800a936:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a93a:	697b      	ldr	r3, [r7, #20]
 800a93c:	68da      	ldr	r2, [r3, #12]
 800a93e:	697b      	ldr	r3, [r7, #20]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	430a      	orrs	r2, r1
 800a944:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a946:	697b      	ldr	r3, [r7, #20]
 800a948:	699b      	ldr	r3, [r3, #24]
 800a94a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a94c:	697b      	ldr	r3, [r7, #20]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	4a9f      	ldr	r2, [pc, #636]	@ (800abd0 <UART_SetConfig+0x2dc>)
 800a952:	4293      	cmp	r3, r2
 800a954:	d004      	beq.n	800a960 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a956:	697b      	ldr	r3, [r7, #20]
 800a958:	6a1b      	ldr	r3, [r3, #32]
 800a95a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a95c:	4313      	orrs	r3, r2
 800a95e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	689b      	ldr	r3, [r3, #8]
 800a966:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a96a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a96e:	697a      	ldr	r2, [r7, #20]
 800a970:	6812      	ldr	r2, [r2, #0]
 800a972:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a974:	430b      	orrs	r3, r1
 800a976:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a978:	697b      	ldr	r3, [r7, #20]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a97e:	f023 010f 	bic.w	r1, r3, #15
 800a982:	697b      	ldr	r3, [r7, #20]
 800a984:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a986:	697b      	ldr	r3, [r7, #20]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	430a      	orrs	r2, r1
 800a98c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a98e:	697b      	ldr	r3, [r7, #20]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	4a90      	ldr	r2, [pc, #576]	@ (800abd4 <UART_SetConfig+0x2e0>)
 800a994:	4293      	cmp	r3, r2
 800a996:	d125      	bne.n	800a9e4 <UART_SetConfig+0xf0>
 800a998:	4b8f      	ldr	r3, [pc, #572]	@ (800abd8 <UART_SetConfig+0x2e4>)
 800a99a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a99e:	f003 0303 	and.w	r3, r3, #3
 800a9a2:	2b03      	cmp	r3, #3
 800a9a4:	d81a      	bhi.n	800a9dc <UART_SetConfig+0xe8>
 800a9a6:	a201      	add	r2, pc, #4	@ (adr r2, 800a9ac <UART_SetConfig+0xb8>)
 800a9a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9ac:	0800a9bd 	.word	0x0800a9bd
 800a9b0:	0800a9cd 	.word	0x0800a9cd
 800a9b4:	0800a9c5 	.word	0x0800a9c5
 800a9b8:	0800a9d5 	.word	0x0800a9d5
 800a9bc:	2301      	movs	r3, #1
 800a9be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9c2:	e116      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800a9c4:	2302      	movs	r3, #2
 800a9c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9ca:	e112      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800a9cc:	2304      	movs	r3, #4
 800a9ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9d2:	e10e      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800a9d4:	2308      	movs	r3, #8
 800a9d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9da:	e10a      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800a9dc:	2310      	movs	r3, #16
 800a9de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a9e2:	e106      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800a9e4:	697b      	ldr	r3, [r7, #20]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	4a7c      	ldr	r2, [pc, #496]	@ (800abdc <UART_SetConfig+0x2e8>)
 800a9ea:	4293      	cmp	r3, r2
 800a9ec:	d138      	bne.n	800aa60 <UART_SetConfig+0x16c>
 800a9ee:	4b7a      	ldr	r3, [pc, #488]	@ (800abd8 <UART_SetConfig+0x2e4>)
 800a9f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9f4:	f003 030c 	and.w	r3, r3, #12
 800a9f8:	2b0c      	cmp	r3, #12
 800a9fa:	d82d      	bhi.n	800aa58 <UART_SetConfig+0x164>
 800a9fc:	a201      	add	r2, pc, #4	@ (adr r2, 800aa04 <UART_SetConfig+0x110>)
 800a9fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa02:	bf00      	nop
 800aa04:	0800aa39 	.word	0x0800aa39
 800aa08:	0800aa59 	.word	0x0800aa59
 800aa0c:	0800aa59 	.word	0x0800aa59
 800aa10:	0800aa59 	.word	0x0800aa59
 800aa14:	0800aa49 	.word	0x0800aa49
 800aa18:	0800aa59 	.word	0x0800aa59
 800aa1c:	0800aa59 	.word	0x0800aa59
 800aa20:	0800aa59 	.word	0x0800aa59
 800aa24:	0800aa41 	.word	0x0800aa41
 800aa28:	0800aa59 	.word	0x0800aa59
 800aa2c:	0800aa59 	.word	0x0800aa59
 800aa30:	0800aa59 	.word	0x0800aa59
 800aa34:	0800aa51 	.word	0x0800aa51
 800aa38:	2300      	movs	r3, #0
 800aa3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa3e:	e0d8      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800aa40:	2302      	movs	r3, #2
 800aa42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa46:	e0d4      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800aa48:	2304      	movs	r3, #4
 800aa4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa4e:	e0d0      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800aa50:	2308      	movs	r3, #8
 800aa52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa56:	e0cc      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800aa58:	2310      	movs	r3, #16
 800aa5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa5e:	e0c8      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800aa60:	697b      	ldr	r3, [r7, #20]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	4a5e      	ldr	r2, [pc, #376]	@ (800abe0 <UART_SetConfig+0x2ec>)
 800aa66:	4293      	cmp	r3, r2
 800aa68:	d125      	bne.n	800aab6 <UART_SetConfig+0x1c2>
 800aa6a:	4b5b      	ldr	r3, [pc, #364]	@ (800abd8 <UART_SetConfig+0x2e4>)
 800aa6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa70:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800aa74:	2b30      	cmp	r3, #48	@ 0x30
 800aa76:	d016      	beq.n	800aaa6 <UART_SetConfig+0x1b2>
 800aa78:	2b30      	cmp	r3, #48	@ 0x30
 800aa7a:	d818      	bhi.n	800aaae <UART_SetConfig+0x1ba>
 800aa7c:	2b20      	cmp	r3, #32
 800aa7e:	d00a      	beq.n	800aa96 <UART_SetConfig+0x1a2>
 800aa80:	2b20      	cmp	r3, #32
 800aa82:	d814      	bhi.n	800aaae <UART_SetConfig+0x1ba>
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d002      	beq.n	800aa8e <UART_SetConfig+0x19a>
 800aa88:	2b10      	cmp	r3, #16
 800aa8a:	d008      	beq.n	800aa9e <UART_SetConfig+0x1aa>
 800aa8c:	e00f      	b.n	800aaae <UART_SetConfig+0x1ba>
 800aa8e:	2300      	movs	r3, #0
 800aa90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa94:	e0ad      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800aa96:	2302      	movs	r3, #2
 800aa98:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa9c:	e0a9      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800aa9e:	2304      	movs	r3, #4
 800aaa0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aaa4:	e0a5      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800aaa6:	2308      	movs	r3, #8
 800aaa8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aaac:	e0a1      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800aaae:	2310      	movs	r3, #16
 800aab0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aab4:	e09d      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800aab6:	697b      	ldr	r3, [r7, #20]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	4a4a      	ldr	r2, [pc, #296]	@ (800abe4 <UART_SetConfig+0x2f0>)
 800aabc:	4293      	cmp	r3, r2
 800aabe:	d125      	bne.n	800ab0c <UART_SetConfig+0x218>
 800aac0:	4b45      	ldr	r3, [pc, #276]	@ (800abd8 <UART_SetConfig+0x2e4>)
 800aac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aac6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800aaca:	2bc0      	cmp	r3, #192	@ 0xc0
 800aacc:	d016      	beq.n	800aafc <UART_SetConfig+0x208>
 800aace:	2bc0      	cmp	r3, #192	@ 0xc0
 800aad0:	d818      	bhi.n	800ab04 <UART_SetConfig+0x210>
 800aad2:	2b80      	cmp	r3, #128	@ 0x80
 800aad4:	d00a      	beq.n	800aaec <UART_SetConfig+0x1f8>
 800aad6:	2b80      	cmp	r3, #128	@ 0x80
 800aad8:	d814      	bhi.n	800ab04 <UART_SetConfig+0x210>
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d002      	beq.n	800aae4 <UART_SetConfig+0x1f0>
 800aade:	2b40      	cmp	r3, #64	@ 0x40
 800aae0:	d008      	beq.n	800aaf4 <UART_SetConfig+0x200>
 800aae2:	e00f      	b.n	800ab04 <UART_SetConfig+0x210>
 800aae4:	2300      	movs	r3, #0
 800aae6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aaea:	e082      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800aaec:	2302      	movs	r3, #2
 800aaee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aaf2:	e07e      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800aaf4:	2304      	movs	r3, #4
 800aaf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aafa:	e07a      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800aafc:	2308      	movs	r3, #8
 800aafe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab02:	e076      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800ab04:	2310      	movs	r3, #16
 800ab06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab0a:	e072      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800ab0c:	697b      	ldr	r3, [r7, #20]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	4a35      	ldr	r2, [pc, #212]	@ (800abe8 <UART_SetConfig+0x2f4>)
 800ab12:	4293      	cmp	r3, r2
 800ab14:	d12a      	bne.n	800ab6c <UART_SetConfig+0x278>
 800ab16:	4b30      	ldr	r3, [pc, #192]	@ (800abd8 <UART_SetConfig+0x2e4>)
 800ab18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ab20:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ab24:	d01a      	beq.n	800ab5c <UART_SetConfig+0x268>
 800ab26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ab2a:	d81b      	bhi.n	800ab64 <UART_SetConfig+0x270>
 800ab2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab30:	d00c      	beq.n	800ab4c <UART_SetConfig+0x258>
 800ab32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab36:	d815      	bhi.n	800ab64 <UART_SetConfig+0x270>
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d003      	beq.n	800ab44 <UART_SetConfig+0x250>
 800ab3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab40:	d008      	beq.n	800ab54 <UART_SetConfig+0x260>
 800ab42:	e00f      	b.n	800ab64 <UART_SetConfig+0x270>
 800ab44:	2300      	movs	r3, #0
 800ab46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab4a:	e052      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800ab4c:	2302      	movs	r3, #2
 800ab4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab52:	e04e      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800ab54:	2304      	movs	r3, #4
 800ab56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab5a:	e04a      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800ab5c:	2308      	movs	r3, #8
 800ab5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab62:	e046      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800ab64:	2310      	movs	r3, #16
 800ab66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab6a:	e042      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800ab6c:	697b      	ldr	r3, [r7, #20]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	4a17      	ldr	r2, [pc, #92]	@ (800abd0 <UART_SetConfig+0x2dc>)
 800ab72:	4293      	cmp	r3, r2
 800ab74:	d13a      	bne.n	800abec <UART_SetConfig+0x2f8>
 800ab76:	4b18      	ldr	r3, [pc, #96]	@ (800abd8 <UART_SetConfig+0x2e4>)
 800ab78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab7c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ab80:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ab84:	d01a      	beq.n	800abbc <UART_SetConfig+0x2c8>
 800ab86:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ab8a:	d81b      	bhi.n	800abc4 <UART_SetConfig+0x2d0>
 800ab8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ab90:	d00c      	beq.n	800abac <UART_SetConfig+0x2b8>
 800ab92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ab96:	d815      	bhi.n	800abc4 <UART_SetConfig+0x2d0>
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d003      	beq.n	800aba4 <UART_SetConfig+0x2b0>
 800ab9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aba0:	d008      	beq.n	800abb4 <UART_SetConfig+0x2c0>
 800aba2:	e00f      	b.n	800abc4 <UART_SetConfig+0x2d0>
 800aba4:	2300      	movs	r3, #0
 800aba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abaa:	e022      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800abac:	2302      	movs	r3, #2
 800abae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abb2:	e01e      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800abb4:	2304      	movs	r3, #4
 800abb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abba:	e01a      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800abbc:	2308      	movs	r3, #8
 800abbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abc2:	e016      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800abc4:	2310      	movs	r3, #16
 800abc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abca:	e012      	b.n	800abf2 <UART_SetConfig+0x2fe>
 800abcc:	cfff69f3 	.word	0xcfff69f3
 800abd0:	40008000 	.word	0x40008000
 800abd4:	40013800 	.word	0x40013800
 800abd8:	40021000 	.word	0x40021000
 800abdc:	40004400 	.word	0x40004400
 800abe0:	40004800 	.word	0x40004800
 800abe4:	40004c00 	.word	0x40004c00
 800abe8:	40005000 	.word	0x40005000
 800abec:	2310      	movs	r3, #16
 800abee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800abf2:	697b      	ldr	r3, [r7, #20]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	4aae      	ldr	r2, [pc, #696]	@ (800aeb0 <UART_SetConfig+0x5bc>)
 800abf8:	4293      	cmp	r3, r2
 800abfa:	f040 8097 	bne.w	800ad2c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800abfe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ac02:	2b08      	cmp	r3, #8
 800ac04:	d823      	bhi.n	800ac4e <UART_SetConfig+0x35a>
 800ac06:	a201      	add	r2, pc, #4	@ (adr r2, 800ac0c <UART_SetConfig+0x318>)
 800ac08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac0c:	0800ac31 	.word	0x0800ac31
 800ac10:	0800ac4f 	.word	0x0800ac4f
 800ac14:	0800ac39 	.word	0x0800ac39
 800ac18:	0800ac4f 	.word	0x0800ac4f
 800ac1c:	0800ac3f 	.word	0x0800ac3f
 800ac20:	0800ac4f 	.word	0x0800ac4f
 800ac24:	0800ac4f 	.word	0x0800ac4f
 800ac28:	0800ac4f 	.word	0x0800ac4f
 800ac2c:	0800ac47 	.word	0x0800ac47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ac30:	f7fc f89c 	bl	8006d6c <HAL_RCC_GetPCLK1Freq>
 800ac34:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ac36:	e010      	b.n	800ac5a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ac38:	4b9e      	ldr	r3, [pc, #632]	@ (800aeb4 <UART_SetConfig+0x5c0>)
 800ac3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ac3c:	e00d      	b.n	800ac5a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ac3e:	f7fc f829 	bl	8006c94 <HAL_RCC_GetSysClockFreq>
 800ac42:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ac44:	e009      	b.n	800ac5a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ac46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ac4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ac4c:	e005      	b.n	800ac5a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800ac4e:	2300      	movs	r3, #0
 800ac50:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ac52:	2301      	movs	r3, #1
 800ac54:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ac58:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ac5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	f000 8130 	beq.w	800aec2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ac62:	697b      	ldr	r3, [r7, #20]
 800ac64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac66:	4a94      	ldr	r2, [pc, #592]	@ (800aeb8 <UART_SetConfig+0x5c4>)
 800ac68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ac6c:	461a      	mov	r2, r3
 800ac6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac70:	fbb3 f3f2 	udiv	r3, r3, r2
 800ac74:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ac76:	697b      	ldr	r3, [r7, #20]
 800ac78:	685a      	ldr	r2, [r3, #4]
 800ac7a:	4613      	mov	r3, r2
 800ac7c:	005b      	lsls	r3, r3, #1
 800ac7e:	4413      	add	r3, r2
 800ac80:	69ba      	ldr	r2, [r7, #24]
 800ac82:	429a      	cmp	r2, r3
 800ac84:	d305      	bcc.n	800ac92 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ac86:	697b      	ldr	r3, [r7, #20]
 800ac88:	685b      	ldr	r3, [r3, #4]
 800ac8a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ac8c:	69ba      	ldr	r2, [r7, #24]
 800ac8e:	429a      	cmp	r2, r3
 800ac90:	d903      	bls.n	800ac9a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800ac92:	2301      	movs	r3, #1
 800ac94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ac98:	e113      	b.n	800aec2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ac9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	60bb      	str	r3, [r7, #8]
 800aca0:	60fa      	str	r2, [r7, #12]
 800aca2:	697b      	ldr	r3, [r7, #20]
 800aca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aca6:	4a84      	ldr	r2, [pc, #528]	@ (800aeb8 <UART_SetConfig+0x5c4>)
 800aca8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800acac:	b29b      	uxth	r3, r3
 800acae:	2200      	movs	r2, #0
 800acb0:	603b      	str	r3, [r7, #0]
 800acb2:	607a      	str	r2, [r7, #4]
 800acb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800acb8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800acbc:	f7f5 fafc 	bl	80002b8 <__aeabi_uldivmod>
 800acc0:	4602      	mov	r2, r0
 800acc2:	460b      	mov	r3, r1
 800acc4:	4610      	mov	r0, r2
 800acc6:	4619      	mov	r1, r3
 800acc8:	f04f 0200 	mov.w	r2, #0
 800accc:	f04f 0300 	mov.w	r3, #0
 800acd0:	020b      	lsls	r3, r1, #8
 800acd2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800acd6:	0202      	lsls	r2, r0, #8
 800acd8:	6979      	ldr	r1, [r7, #20]
 800acda:	6849      	ldr	r1, [r1, #4]
 800acdc:	0849      	lsrs	r1, r1, #1
 800acde:	2000      	movs	r0, #0
 800ace0:	460c      	mov	r4, r1
 800ace2:	4605      	mov	r5, r0
 800ace4:	eb12 0804 	adds.w	r8, r2, r4
 800ace8:	eb43 0905 	adc.w	r9, r3, r5
 800acec:	697b      	ldr	r3, [r7, #20]
 800acee:	685b      	ldr	r3, [r3, #4]
 800acf0:	2200      	movs	r2, #0
 800acf2:	469a      	mov	sl, r3
 800acf4:	4693      	mov	fp, r2
 800acf6:	4652      	mov	r2, sl
 800acf8:	465b      	mov	r3, fp
 800acfa:	4640      	mov	r0, r8
 800acfc:	4649      	mov	r1, r9
 800acfe:	f7f5 fadb 	bl	80002b8 <__aeabi_uldivmod>
 800ad02:	4602      	mov	r2, r0
 800ad04:	460b      	mov	r3, r1
 800ad06:	4613      	mov	r3, r2
 800ad08:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ad0a:	6a3b      	ldr	r3, [r7, #32]
 800ad0c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ad10:	d308      	bcc.n	800ad24 <UART_SetConfig+0x430>
 800ad12:	6a3b      	ldr	r3, [r7, #32]
 800ad14:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ad18:	d204      	bcs.n	800ad24 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800ad1a:	697b      	ldr	r3, [r7, #20]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	6a3a      	ldr	r2, [r7, #32]
 800ad20:	60da      	str	r2, [r3, #12]
 800ad22:	e0ce      	b.n	800aec2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800ad24:	2301      	movs	r3, #1
 800ad26:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ad2a:	e0ca      	b.n	800aec2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	69db      	ldr	r3, [r3, #28]
 800ad30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ad34:	d166      	bne.n	800ae04 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800ad36:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ad3a:	2b08      	cmp	r3, #8
 800ad3c:	d827      	bhi.n	800ad8e <UART_SetConfig+0x49a>
 800ad3e:	a201      	add	r2, pc, #4	@ (adr r2, 800ad44 <UART_SetConfig+0x450>)
 800ad40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad44:	0800ad69 	.word	0x0800ad69
 800ad48:	0800ad71 	.word	0x0800ad71
 800ad4c:	0800ad79 	.word	0x0800ad79
 800ad50:	0800ad8f 	.word	0x0800ad8f
 800ad54:	0800ad7f 	.word	0x0800ad7f
 800ad58:	0800ad8f 	.word	0x0800ad8f
 800ad5c:	0800ad8f 	.word	0x0800ad8f
 800ad60:	0800ad8f 	.word	0x0800ad8f
 800ad64:	0800ad87 	.word	0x0800ad87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ad68:	f7fc f800 	bl	8006d6c <HAL_RCC_GetPCLK1Freq>
 800ad6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ad6e:	e014      	b.n	800ad9a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ad70:	f7fc f812 	bl	8006d98 <HAL_RCC_GetPCLK2Freq>
 800ad74:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ad76:	e010      	b.n	800ad9a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ad78:	4b4e      	ldr	r3, [pc, #312]	@ (800aeb4 <UART_SetConfig+0x5c0>)
 800ad7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ad7c:	e00d      	b.n	800ad9a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ad7e:	f7fb ff89 	bl	8006c94 <HAL_RCC_GetSysClockFreq>
 800ad82:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ad84:	e009      	b.n	800ad9a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ad86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ad8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ad8c:	e005      	b.n	800ad9a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800ad8e:	2300      	movs	r3, #0
 800ad90:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ad92:	2301      	movs	r3, #1
 800ad94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ad98:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ad9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	f000 8090 	beq.w	800aec2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ada6:	4a44      	ldr	r2, [pc, #272]	@ (800aeb8 <UART_SetConfig+0x5c4>)
 800ada8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800adac:	461a      	mov	r2, r3
 800adae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adb0:	fbb3 f3f2 	udiv	r3, r3, r2
 800adb4:	005a      	lsls	r2, r3, #1
 800adb6:	697b      	ldr	r3, [r7, #20]
 800adb8:	685b      	ldr	r3, [r3, #4]
 800adba:	085b      	lsrs	r3, r3, #1
 800adbc:	441a      	add	r2, r3
 800adbe:	697b      	ldr	r3, [r7, #20]
 800adc0:	685b      	ldr	r3, [r3, #4]
 800adc2:	fbb2 f3f3 	udiv	r3, r2, r3
 800adc6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800adc8:	6a3b      	ldr	r3, [r7, #32]
 800adca:	2b0f      	cmp	r3, #15
 800adcc:	d916      	bls.n	800adfc <UART_SetConfig+0x508>
 800adce:	6a3b      	ldr	r3, [r7, #32]
 800add0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800add4:	d212      	bcs.n	800adfc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800add6:	6a3b      	ldr	r3, [r7, #32]
 800add8:	b29b      	uxth	r3, r3
 800adda:	f023 030f 	bic.w	r3, r3, #15
 800adde:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ade0:	6a3b      	ldr	r3, [r7, #32]
 800ade2:	085b      	lsrs	r3, r3, #1
 800ade4:	b29b      	uxth	r3, r3
 800ade6:	f003 0307 	and.w	r3, r3, #7
 800adea:	b29a      	uxth	r2, r3
 800adec:	8bfb      	ldrh	r3, [r7, #30]
 800adee:	4313      	orrs	r3, r2
 800adf0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800adf2:	697b      	ldr	r3, [r7, #20]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	8bfa      	ldrh	r2, [r7, #30]
 800adf8:	60da      	str	r2, [r3, #12]
 800adfa:	e062      	b.n	800aec2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800adfc:	2301      	movs	r3, #1
 800adfe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ae02:	e05e      	b.n	800aec2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ae04:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ae08:	2b08      	cmp	r3, #8
 800ae0a:	d828      	bhi.n	800ae5e <UART_SetConfig+0x56a>
 800ae0c:	a201      	add	r2, pc, #4	@ (adr r2, 800ae14 <UART_SetConfig+0x520>)
 800ae0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae12:	bf00      	nop
 800ae14:	0800ae39 	.word	0x0800ae39
 800ae18:	0800ae41 	.word	0x0800ae41
 800ae1c:	0800ae49 	.word	0x0800ae49
 800ae20:	0800ae5f 	.word	0x0800ae5f
 800ae24:	0800ae4f 	.word	0x0800ae4f
 800ae28:	0800ae5f 	.word	0x0800ae5f
 800ae2c:	0800ae5f 	.word	0x0800ae5f
 800ae30:	0800ae5f 	.word	0x0800ae5f
 800ae34:	0800ae57 	.word	0x0800ae57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ae38:	f7fb ff98 	bl	8006d6c <HAL_RCC_GetPCLK1Freq>
 800ae3c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ae3e:	e014      	b.n	800ae6a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ae40:	f7fb ffaa 	bl	8006d98 <HAL_RCC_GetPCLK2Freq>
 800ae44:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ae46:	e010      	b.n	800ae6a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ae48:	4b1a      	ldr	r3, [pc, #104]	@ (800aeb4 <UART_SetConfig+0x5c0>)
 800ae4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ae4c:	e00d      	b.n	800ae6a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ae4e:	f7fb ff21 	bl	8006c94 <HAL_RCC_GetSysClockFreq>
 800ae52:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ae54:	e009      	b.n	800ae6a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ae56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ae5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ae5c:	e005      	b.n	800ae6a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800ae5e:	2300      	movs	r3, #0
 800ae60:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ae62:	2301      	movs	r3, #1
 800ae64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ae68:	bf00      	nop
    }

    if (pclk != 0U)
 800ae6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d028      	beq.n	800aec2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ae70:	697b      	ldr	r3, [r7, #20]
 800ae72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae74:	4a10      	ldr	r2, [pc, #64]	@ (800aeb8 <UART_SetConfig+0x5c4>)
 800ae76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ae7a:	461a      	mov	r2, r3
 800ae7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae7e:	fbb3 f2f2 	udiv	r2, r3, r2
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	685b      	ldr	r3, [r3, #4]
 800ae86:	085b      	lsrs	r3, r3, #1
 800ae88:	441a      	add	r2, r3
 800ae8a:	697b      	ldr	r3, [r7, #20]
 800ae8c:	685b      	ldr	r3, [r3, #4]
 800ae8e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae92:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ae94:	6a3b      	ldr	r3, [r7, #32]
 800ae96:	2b0f      	cmp	r3, #15
 800ae98:	d910      	bls.n	800aebc <UART_SetConfig+0x5c8>
 800ae9a:	6a3b      	ldr	r3, [r7, #32]
 800ae9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aea0:	d20c      	bcs.n	800aebc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800aea2:	6a3b      	ldr	r3, [r7, #32]
 800aea4:	b29a      	uxth	r2, r3
 800aea6:	697b      	ldr	r3, [r7, #20]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	60da      	str	r2, [r3, #12]
 800aeac:	e009      	b.n	800aec2 <UART_SetConfig+0x5ce>
 800aeae:	bf00      	nop
 800aeb0:	40008000 	.word	0x40008000
 800aeb4:	00f42400 	.word	0x00f42400
 800aeb8:	0800baec 	.word	0x0800baec
      }
      else
      {
        ret = HAL_ERROR;
 800aebc:	2301      	movs	r3, #1
 800aebe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800aec2:	697b      	ldr	r3, [r7, #20]
 800aec4:	2201      	movs	r2, #1
 800aec6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800aeca:	697b      	ldr	r3, [r7, #20]
 800aecc:	2201      	movs	r2, #1
 800aece:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800aed2:	697b      	ldr	r3, [r7, #20]
 800aed4:	2200      	movs	r2, #0
 800aed6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800aed8:	697b      	ldr	r3, [r7, #20]
 800aeda:	2200      	movs	r2, #0
 800aedc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800aede:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800aee2:	4618      	mov	r0, r3
 800aee4:	3730      	adds	r7, #48	@ 0x30
 800aee6:	46bd      	mov	sp, r7
 800aee8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800aeec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800aeec:	b480      	push	{r7}
 800aeee:	b083      	sub	sp, #12
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aef8:	f003 0308 	and.w	r3, r3, #8
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d00a      	beq.n	800af16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	685b      	ldr	r3, [r3, #4]
 800af06:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	430a      	orrs	r2, r1
 800af14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af1a:	f003 0301 	and.w	r3, r3, #1
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d00a      	beq.n	800af38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	685b      	ldr	r3, [r3, #4]
 800af28:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	430a      	orrs	r2, r1
 800af36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af3c:	f003 0302 	and.w	r3, r3, #2
 800af40:	2b00      	cmp	r3, #0
 800af42:	d00a      	beq.n	800af5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	685b      	ldr	r3, [r3, #4]
 800af4a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	430a      	orrs	r2, r1
 800af58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af5e:	f003 0304 	and.w	r3, r3, #4
 800af62:	2b00      	cmp	r3, #0
 800af64:	d00a      	beq.n	800af7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	685b      	ldr	r3, [r3, #4]
 800af6c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	430a      	orrs	r2, r1
 800af7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af80:	f003 0310 	and.w	r3, r3, #16
 800af84:	2b00      	cmp	r3, #0
 800af86:	d00a      	beq.n	800af9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	689b      	ldr	r3, [r3, #8]
 800af8e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	430a      	orrs	r2, r1
 800af9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afa2:	f003 0320 	and.w	r3, r3, #32
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d00a      	beq.n	800afc0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	689b      	ldr	r3, [r3, #8]
 800afb0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	430a      	orrs	r2, r1
 800afbe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d01a      	beq.n	800b002 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	685b      	ldr	r3, [r3, #4]
 800afd2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	430a      	orrs	r2, r1
 800afe0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800afe6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800afea:	d10a      	bne.n	800b002 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	685b      	ldr	r3, [r3, #4]
 800aff2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	430a      	orrs	r2, r1
 800b000:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b006:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d00a      	beq.n	800b024 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	685b      	ldr	r3, [r3, #4]
 800b014:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	430a      	orrs	r2, r1
 800b022:	605a      	str	r2, [r3, #4]
  }
}
 800b024:	bf00      	nop
 800b026:	370c      	adds	r7, #12
 800b028:	46bd      	mov	sp, r7
 800b02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02e:	4770      	bx	lr

0800b030 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b098      	sub	sp, #96	@ 0x60
 800b034:	af02      	add	r7, sp, #8
 800b036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	2200      	movs	r2, #0
 800b03c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b040:	f7f8 fc22 	bl	8003888 <HAL_GetTick>
 800b044:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	f003 0308 	and.w	r3, r3, #8
 800b050:	2b08      	cmp	r3, #8
 800b052:	d12f      	bne.n	800b0b4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b054:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b058:	9300      	str	r3, [sp, #0]
 800b05a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b05c:	2200      	movs	r2, #0
 800b05e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b062:	6878      	ldr	r0, [r7, #4]
 800b064:	f000 f88e 	bl	800b184 <UART_WaitOnFlagUntilTimeout>
 800b068:	4603      	mov	r3, r0
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d022      	beq.n	800b0b4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b076:	e853 3f00 	ldrex	r3, [r3]
 800b07a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b07c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b07e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b082:	653b      	str	r3, [r7, #80]	@ 0x50
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	461a      	mov	r2, r3
 800b08a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b08c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b08e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b090:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b092:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b094:	e841 2300 	strex	r3, r2, [r1]
 800b098:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b09a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d1e6      	bne.n	800b06e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	2220      	movs	r2, #32
 800b0a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b0b0:	2303      	movs	r3, #3
 800b0b2:	e063      	b.n	800b17c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	f003 0304 	and.w	r3, r3, #4
 800b0be:	2b04      	cmp	r3, #4
 800b0c0:	d149      	bne.n	800b156 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b0c2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b0c6:	9300      	str	r3, [sp, #0]
 800b0c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b0d0:	6878      	ldr	r0, [r7, #4]
 800b0d2:	f000 f857 	bl	800b184 <UART_WaitOnFlagUntilTimeout>
 800b0d6:	4603      	mov	r3, r0
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d03c      	beq.n	800b156 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0e4:	e853 3f00 	ldrex	r3, [r3]
 800b0e8:	623b      	str	r3, [r7, #32]
   return(result);
 800b0ea:	6a3b      	ldr	r3, [r7, #32]
 800b0ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b0f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	461a      	mov	r2, r3
 800b0f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0fa:	633b      	str	r3, [r7, #48]	@ 0x30
 800b0fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b100:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b102:	e841 2300 	strex	r3, r2, [r1]
 800b106:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d1e6      	bne.n	800b0dc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	3308      	adds	r3, #8
 800b114:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b116:	693b      	ldr	r3, [r7, #16]
 800b118:	e853 3f00 	ldrex	r3, [r3]
 800b11c:	60fb      	str	r3, [r7, #12]
   return(result);
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	f023 0301 	bic.w	r3, r3, #1
 800b124:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	3308      	adds	r3, #8
 800b12c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b12e:	61fa      	str	r2, [r7, #28]
 800b130:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b132:	69b9      	ldr	r1, [r7, #24]
 800b134:	69fa      	ldr	r2, [r7, #28]
 800b136:	e841 2300 	strex	r3, r2, [r1]
 800b13a:	617b      	str	r3, [r7, #20]
   return(result);
 800b13c:	697b      	ldr	r3, [r7, #20]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d1e5      	bne.n	800b10e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	2220      	movs	r2, #32
 800b146:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	2200      	movs	r2, #0
 800b14e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b152:	2303      	movs	r3, #3
 800b154:	e012      	b.n	800b17c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	2220      	movs	r2, #32
 800b15a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	2220      	movs	r2, #32
 800b162:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2200      	movs	r2, #0
 800b16a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	2200      	movs	r2, #0
 800b170:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	2200      	movs	r2, #0
 800b176:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b17a:	2300      	movs	r3, #0
}
 800b17c:	4618      	mov	r0, r3
 800b17e:	3758      	adds	r7, #88	@ 0x58
 800b180:	46bd      	mov	sp, r7
 800b182:	bd80      	pop	{r7, pc}

0800b184 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b184:	b580      	push	{r7, lr}
 800b186:	b084      	sub	sp, #16
 800b188:	af00      	add	r7, sp, #0
 800b18a:	60f8      	str	r0, [r7, #12]
 800b18c:	60b9      	str	r1, [r7, #8]
 800b18e:	603b      	str	r3, [r7, #0]
 800b190:	4613      	mov	r3, r2
 800b192:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b194:	e04f      	b.n	800b236 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b196:	69bb      	ldr	r3, [r7, #24]
 800b198:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b19c:	d04b      	beq.n	800b236 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b19e:	f7f8 fb73 	bl	8003888 <HAL_GetTick>
 800b1a2:	4602      	mov	r2, r0
 800b1a4:	683b      	ldr	r3, [r7, #0]
 800b1a6:	1ad3      	subs	r3, r2, r3
 800b1a8:	69ba      	ldr	r2, [r7, #24]
 800b1aa:	429a      	cmp	r2, r3
 800b1ac:	d302      	bcc.n	800b1b4 <UART_WaitOnFlagUntilTimeout+0x30>
 800b1ae:	69bb      	ldr	r3, [r7, #24]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d101      	bne.n	800b1b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b1b4:	2303      	movs	r3, #3
 800b1b6:	e04e      	b.n	800b256 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	f003 0304 	and.w	r3, r3, #4
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d037      	beq.n	800b236 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b1c6:	68bb      	ldr	r3, [r7, #8]
 800b1c8:	2b80      	cmp	r3, #128	@ 0x80
 800b1ca:	d034      	beq.n	800b236 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b1cc:	68bb      	ldr	r3, [r7, #8]
 800b1ce:	2b40      	cmp	r3, #64	@ 0x40
 800b1d0:	d031      	beq.n	800b236 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	69db      	ldr	r3, [r3, #28]
 800b1d8:	f003 0308 	and.w	r3, r3, #8
 800b1dc:	2b08      	cmp	r3, #8
 800b1de:	d110      	bne.n	800b202 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	2208      	movs	r2, #8
 800b1e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b1e8:	68f8      	ldr	r0, [r7, #12]
 800b1ea:	f000 f920 	bl	800b42e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	2208      	movs	r2, #8
 800b1f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	2200      	movs	r2, #0
 800b1fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b1fe:	2301      	movs	r3, #1
 800b200:	e029      	b.n	800b256 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	69db      	ldr	r3, [r3, #28]
 800b208:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b20c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b210:	d111      	bne.n	800b236 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b21a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b21c:	68f8      	ldr	r0, [r7, #12]
 800b21e:	f000 f906 	bl	800b42e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	2220      	movs	r2, #32
 800b226:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	2200      	movs	r2, #0
 800b22e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b232:	2303      	movs	r3, #3
 800b234:	e00f      	b.n	800b256 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	69da      	ldr	r2, [r3, #28]
 800b23c:	68bb      	ldr	r3, [r7, #8]
 800b23e:	4013      	ands	r3, r2
 800b240:	68ba      	ldr	r2, [r7, #8]
 800b242:	429a      	cmp	r2, r3
 800b244:	bf0c      	ite	eq
 800b246:	2301      	moveq	r3, #1
 800b248:	2300      	movne	r3, #0
 800b24a:	b2db      	uxtb	r3, r3
 800b24c:	461a      	mov	r2, r3
 800b24e:	79fb      	ldrb	r3, [r7, #7]
 800b250:	429a      	cmp	r2, r3
 800b252:	d0a0      	beq.n	800b196 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b254:	2300      	movs	r3, #0
}
 800b256:	4618      	mov	r0, r3
 800b258:	3710      	adds	r7, #16
 800b25a:	46bd      	mov	sp, r7
 800b25c:	bd80      	pop	{r7, pc}
	...

0800b260 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b096      	sub	sp, #88	@ 0x58
 800b264:	af00      	add	r7, sp, #0
 800b266:	60f8      	str	r0, [r7, #12]
 800b268:	60b9      	str	r1, [r7, #8]
 800b26a:	4613      	mov	r3, r2
 800b26c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	68ba      	ldr	r2, [r7, #8]
 800b272:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	88fa      	ldrh	r2, [r7, #6]
 800b278:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	2200      	movs	r2, #0
 800b280:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	2222      	movs	r2, #34	@ 0x22
 800b288:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b292:	2b00      	cmp	r3, #0
 800b294:	d02d      	beq.n	800b2f2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b29c:	4a40      	ldr	r2, [pc, #256]	@ (800b3a0 <UART_Start_Receive_DMA+0x140>)
 800b29e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2a6:	4a3f      	ldr	r2, [pc, #252]	@ (800b3a4 <UART_Start_Receive_DMA+0x144>)
 800b2a8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2b0:	4a3d      	ldr	r2, [pc, #244]	@ (800b3a8 <UART_Start_Receive_DMA+0x148>)
 800b2b2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	3324      	adds	r3, #36	@ 0x24
 800b2ca:	4619      	mov	r1, r3
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2d0:	461a      	mov	r2, r3
 800b2d2:	88fb      	ldrh	r3, [r7, #6]
 800b2d4:	f7fa f834 	bl	8005340 <HAL_DMA_Start_IT>
 800b2d8:	4603      	mov	r3, r0
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d009      	beq.n	800b2f2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	2210      	movs	r2, #16
 800b2e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	2220      	movs	r2, #32
 800b2ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800b2ee:	2301      	movs	r3, #1
 800b2f0:	e051      	b.n	800b396 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	691b      	ldr	r3, [r3, #16]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d018      	beq.n	800b32c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b300:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b302:	e853 3f00 	ldrex	r3, [r3]
 800b306:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b30a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b30e:	657b      	str	r3, [r7, #84]	@ 0x54
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	461a      	mov	r2, r3
 800b316:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b318:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b31a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b31c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b31e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b320:	e841 2300 	strex	r3, r2, [r1]
 800b324:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b326:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d1e6      	bne.n	800b2fa <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	3308      	adds	r3, #8
 800b332:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b336:	e853 3f00 	ldrex	r3, [r3]
 800b33a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b33c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b33e:	f043 0301 	orr.w	r3, r3, #1
 800b342:	653b      	str	r3, [r7, #80]	@ 0x50
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	3308      	adds	r3, #8
 800b34a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b34c:	637a      	str	r2, [r7, #52]	@ 0x34
 800b34e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b350:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b352:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b354:	e841 2300 	strex	r3, r2, [r1]
 800b358:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b35a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d1e5      	bne.n	800b32c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	3308      	adds	r3, #8
 800b366:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b368:	697b      	ldr	r3, [r7, #20]
 800b36a:	e853 3f00 	ldrex	r3, [r3]
 800b36e:	613b      	str	r3, [r7, #16]
   return(result);
 800b370:	693b      	ldr	r3, [r7, #16]
 800b372:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b376:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	3308      	adds	r3, #8
 800b37e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b380:	623a      	str	r2, [r7, #32]
 800b382:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b384:	69f9      	ldr	r1, [r7, #28]
 800b386:	6a3a      	ldr	r2, [r7, #32]
 800b388:	e841 2300 	strex	r3, r2, [r1]
 800b38c:	61bb      	str	r3, [r7, #24]
   return(result);
 800b38e:	69bb      	ldr	r3, [r7, #24]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d1e5      	bne.n	800b360 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800b394:	2300      	movs	r3, #0
}
 800b396:	4618      	mov	r0, r3
 800b398:	3758      	adds	r7, #88	@ 0x58
 800b39a:	46bd      	mov	sp, r7
 800b39c:	bd80      	pop	{r7, pc}
 800b39e:	bf00      	nop
 800b3a0:	0800b4fb 	.word	0x0800b4fb
 800b3a4:	0800b627 	.word	0x0800b627
 800b3a8:	0800b665 	.word	0x0800b665

0800b3ac <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b3ac:	b480      	push	{r7}
 800b3ae:	b08f      	sub	sp, #60	@ 0x3c
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3ba:	6a3b      	ldr	r3, [r7, #32]
 800b3bc:	e853 3f00 	ldrex	r3, [r3]
 800b3c0:	61fb      	str	r3, [r7, #28]
   return(result);
 800b3c2:	69fb      	ldr	r3, [r7, #28]
 800b3c4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b3c8:	637b      	str	r3, [r7, #52]	@ 0x34
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	461a      	mov	r2, r3
 800b3d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b3d4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b3d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b3da:	e841 2300 	strex	r3, r2, [r1]
 800b3de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b3e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d1e6      	bne.n	800b3b4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	3308      	adds	r3, #8
 800b3ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	e853 3f00 	ldrex	r3, [r3]
 800b3f4:	60bb      	str	r3, [r7, #8]
   return(result);
 800b3f6:	68bb      	ldr	r3, [r7, #8]
 800b3f8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b3fc:	633b      	str	r3, [r7, #48]	@ 0x30
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	3308      	adds	r3, #8
 800b404:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b406:	61ba      	str	r2, [r7, #24]
 800b408:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b40a:	6979      	ldr	r1, [r7, #20]
 800b40c:	69ba      	ldr	r2, [r7, #24]
 800b40e:	e841 2300 	strex	r3, r2, [r1]
 800b412:	613b      	str	r3, [r7, #16]
   return(result);
 800b414:	693b      	ldr	r3, [r7, #16]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d1e5      	bne.n	800b3e6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	2220      	movs	r2, #32
 800b41e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800b422:	bf00      	nop
 800b424:	373c      	adds	r7, #60	@ 0x3c
 800b426:	46bd      	mov	sp, r7
 800b428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42c:	4770      	bx	lr

0800b42e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b42e:	b480      	push	{r7}
 800b430:	b095      	sub	sp, #84	@ 0x54
 800b432:	af00      	add	r7, sp, #0
 800b434:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b43c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b43e:	e853 3f00 	ldrex	r3, [r3]
 800b442:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b446:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b44a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	461a      	mov	r2, r3
 800b452:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b454:	643b      	str	r3, [r7, #64]	@ 0x40
 800b456:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b458:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b45a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b45c:	e841 2300 	strex	r3, r2, [r1]
 800b460:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b464:	2b00      	cmp	r3, #0
 800b466:	d1e6      	bne.n	800b436 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	3308      	adds	r3, #8
 800b46e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b470:	6a3b      	ldr	r3, [r7, #32]
 800b472:	e853 3f00 	ldrex	r3, [r3]
 800b476:	61fb      	str	r3, [r7, #28]
   return(result);
 800b478:	69fb      	ldr	r3, [r7, #28]
 800b47a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b47e:	f023 0301 	bic.w	r3, r3, #1
 800b482:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	3308      	adds	r3, #8
 800b48a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b48c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b48e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b490:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b492:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b494:	e841 2300 	strex	r3, r2, [r1]
 800b498:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b49a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d1e3      	bne.n	800b468 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b4a4:	2b01      	cmp	r3, #1
 800b4a6:	d118      	bne.n	800b4da <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	e853 3f00 	ldrex	r3, [r3]
 800b4b4:	60bb      	str	r3, [r7, #8]
   return(result);
 800b4b6:	68bb      	ldr	r3, [r7, #8]
 800b4b8:	f023 0310 	bic.w	r3, r3, #16
 800b4bc:	647b      	str	r3, [r7, #68]	@ 0x44
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	461a      	mov	r2, r3
 800b4c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4c6:	61bb      	str	r3, [r7, #24]
 800b4c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4ca:	6979      	ldr	r1, [r7, #20]
 800b4cc:	69ba      	ldr	r2, [r7, #24]
 800b4ce:	e841 2300 	strex	r3, r2, [r1]
 800b4d2:	613b      	str	r3, [r7, #16]
   return(result);
 800b4d4:	693b      	ldr	r3, [r7, #16]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d1e6      	bne.n	800b4a8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	2220      	movs	r2, #32
 800b4de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2200      	movs	r2, #0
 800b4ec:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b4ee:	bf00      	nop
 800b4f0:	3754      	adds	r7, #84	@ 0x54
 800b4f2:	46bd      	mov	sp, r7
 800b4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f8:	4770      	bx	lr

0800b4fa <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b4fa:	b580      	push	{r7, lr}
 800b4fc:	b09c      	sub	sp, #112	@ 0x70
 800b4fe:	af00      	add	r7, sp, #0
 800b500:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b506:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	f003 0320 	and.w	r3, r3, #32
 800b512:	2b00      	cmp	r3, #0
 800b514:	d171      	bne.n	800b5fa <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800b516:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b518:	2200      	movs	r2, #0
 800b51a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b51e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b524:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b526:	e853 3f00 	ldrex	r3, [r3]
 800b52a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b52c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b52e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b532:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b534:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	461a      	mov	r2, r3
 800b53a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b53c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b53e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b540:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b542:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b544:	e841 2300 	strex	r3, r2, [r1]
 800b548:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b54a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d1e6      	bne.n	800b51e <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b550:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	3308      	adds	r3, #8
 800b556:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b55a:	e853 3f00 	ldrex	r3, [r3]
 800b55e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b560:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b562:	f023 0301 	bic.w	r3, r3, #1
 800b566:	667b      	str	r3, [r7, #100]	@ 0x64
 800b568:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	3308      	adds	r3, #8
 800b56e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b570:	647a      	str	r2, [r7, #68]	@ 0x44
 800b572:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b574:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b576:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b578:	e841 2300 	strex	r3, r2, [r1]
 800b57c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b57e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b580:	2b00      	cmp	r3, #0
 800b582:	d1e5      	bne.n	800b550 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b584:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	3308      	adds	r3, #8
 800b58a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b58c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b58e:	e853 3f00 	ldrex	r3, [r3]
 800b592:	623b      	str	r3, [r7, #32]
   return(result);
 800b594:	6a3b      	ldr	r3, [r7, #32]
 800b596:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b59a:	663b      	str	r3, [r7, #96]	@ 0x60
 800b59c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	3308      	adds	r3, #8
 800b5a2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b5a4:	633a      	str	r2, [r7, #48]	@ 0x30
 800b5a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b5aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b5ac:	e841 2300 	strex	r3, r2, [r1]
 800b5b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b5b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d1e5      	bne.n	800b584 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b5b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5ba:	2220      	movs	r2, #32
 800b5bc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b5c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b5c4:	2b01      	cmp	r3, #1
 800b5c6:	d118      	bne.n	800b5fa <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b5c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5ce:	693b      	ldr	r3, [r7, #16]
 800b5d0:	e853 3f00 	ldrex	r3, [r3]
 800b5d4:	60fb      	str	r3, [r7, #12]
   return(result);
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	f023 0310 	bic.w	r3, r3, #16
 800b5dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b5de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	461a      	mov	r2, r3
 800b5e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b5e6:	61fb      	str	r3, [r7, #28]
 800b5e8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5ea:	69b9      	ldr	r1, [r7, #24]
 800b5ec:	69fa      	ldr	r2, [r7, #28]
 800b5ee:	e841 2300 	strex	r3, r2, [r1]
 800b5f2:	617b      	str	r3, [r7, #20]
   return(result);
 800b5f4:	697b      	ldr	r3, [r7, #20]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d1e6      	bne.n	800b5c8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b5fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5fc:	2200      	movs	r2, #0
 800b5fe:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b600:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b602:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b604:	2b01      	cmp	r3, #1
 800b606:	d107      	bne.n	800b618 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b608:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b60a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b60e:	4619      	mov	r1, r3
 800b610:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b612:	f7f6 f9c1 	bl	8001998 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b616:	e002      	b.n	800b61e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800b618:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b61a:	f7ff f94d 	bl	800a8b8 <HAL_UART_RxCpltCallback>
}
 800b61e:	bf00      	nop
 800b620:	3770      	adds	r7, #112	@ 0x70
 800b622:	46bd      	mov	sp, r7
 800b624:	bd80      	pop	{r7, pc}

0800b626 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b626:	b580      	push	{r7, lr}
 800b628:	b084      	sub	sp, #16
 800b62a:	af00      	add	r7, sp, #0
 800b62c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b632:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	2201      	movs	r2, #1
 800b638:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b63e:	2b01      	cmp	r3, #1
 800b640:	d109      	bne.n	800b656 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b648:	085b      	lsrs	r3, r3, #1
 800b64a:	b29b      	uxth	r3, r3
 800b64c:	4619      	mov	r1, r3
 800b64e:	68f8      	ldr	r0, [r7, #12]
 800b650:	f7f6 f9a2 	bl	8001998 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b654:	e002      	b.n	800b65c <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800b656:	68f8      	ldr	r0, [r7, #12]
 800b658:	f7ff f938 	bl	800a8cc <HAL_UART_RxHalfCpltCallback>
}
 800b65c:	bf00      	nop
 800b65e:	3710      	adds	r7, #16
 800b660:	46bd      	mov	sp, r7
 800b662:	bd80      	pop	{r7, pc}

0800b664 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b086      	sub	sp, #24
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b670:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b672:	697b      	ldr	r3, [r7, #20]
 800b674:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b678:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b67a:	697b      	ldr	r3, [r7, #20]
 800b67c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b680:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b682:	697b      	ldr	r3, [r7, #20]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	689b      	ldr	r3, [r3, #8]
 800b688:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b68c:	2b80      	cmp	r3, #128	@ 0x80
 800b68e:	d109      	bne.n	800b6a4 <UART_DMAError+0x40>
 800b690:	693b      	ldr	r3, [r7, #16]
 800b692:	2b21      	cmp	r3, #33	@ 0x21
 800b694:	d106      	bne.n	800b6a4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b696:	697b      	ldr	r3, [r7, #20]
 800b698:	2200      	movs	r2, #0
 800b69a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800b69e:	6978      	ldr	r0, [r7, #20]
 800b6a0:	f7ff fe84 	bl	800b3ac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b6a4:	697b      	ldr	r3, [r7, #20]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	689b      	ldr	r3, [r3, #8]
 800b6aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6ae:	2b40      	cmp	r3, #64	@ 0x40
 800b6b0:	d109      	bne.n	800b6c6 <UART_DMAError+0x62>
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	2b22      	cmp	r3, #34	@ 0x22
 800b6b6:	d106      	bne.n	800b6c6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b6b8:	697b      	ldr	r3, [r7, #20]
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800b6c0:	6978      	ldr	r0, [r7, #20]
 800b6c2:	f7ff feb4 	bl	800b42e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b6c6:	697b      	ldr	r3, [r7, #20]
 800b6c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b6cc:	f043 0210 	orr.w	r2, r3, #16
 800b6d0:	697b      	ldr	r3, [r7, #20]
 800b6d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b6d6:	6978      	ldr	r0, [r7, #20]
 800b6d8:	f7ff f902 	bl	800a8e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b6dc:	bf00      	nop
 800b6de:	3718      	adds	r7, #24
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	bd80      	pop	{r7, pc}

0800b6e4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b084      	sub	sp, #16
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6f0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b6fa:	68f8      	ldr	r0, [r7, #12]
 800b6fc:	f7ff f8f0 	bl	800a8e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b700:	bf00      	nop
 800b702:	3710      	adds	r7, #16
 800b704:	46bd      	mov	sp, r7
 800b706:	bd80      	pop	{r7, pc}

0800b708 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b088      	sub	sp, #32
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	e853 3f00 	ldrex	r3, [r3]
 800b71c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b71e:	68bb      	ldr	r3, [r7, #8]
 800b720:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b724:	61fb      	str	r3, [r7, #28]
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	461a      	mov	r2, r3
 800b72c:	69fb      	ldr	r3, [r7, #28]
 800b72e:	61bb      	str	r3, [r7, #24]
 800b730:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b732:	6979      	ldr	r1, [r7, #20]
 800b734:	69ba      	ldr	r2, [r7, #24]
 800b736:	e841 2300 	strex	r3, r2, [r1]
 800b73a:	613b      	str	r3, [r7, #16]
   return(result);
 800b73c:	693b      	ldr	r3, [r7, #16]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d1e6      	bne.n	800b710 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	2220      	movs	r2, #32
 800b746:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	2200      	movs	r2, #0
 800b74e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b750:	6878      	ldr	r0, [r7, #4]
 800b752:	f7ff f8a7 	bl	800a8a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b756:	bf00      	nop
 800b758:	3720      	adds	r7, #32
 800b75a:	46bd      	mov	sp, r7
 800b75c:	bd80      	pop	{r7, pc}

0800b75e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b75e:	b480      	push	{r7}
 800b760:	b083      	sub	sp, #12
 800b762:	af00      	add	r7, sp, #0
 800b764:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b766:	bf00      	nop
 800b768:	370c      	adds	r7, #12
 800b76a:	46bd      	mov	sp, r7
 800b76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b770:	4770      	bx	lr

0800b772 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b772:	b480      	push	{r7}
 800b774:	b083      	sub	sp, #12
 800b776:	af00      	add	r7, sp, #0
 800b778:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b77a:	bf00      	nop
 800b77c:	370c      	adds	r7, #12
 800b77e:	46bd      	mov	sp, r7
 800b780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b784:	4770      	bx	lr

0800b786 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b786:	b480      	push	{r7}
 800b788:	b083      	sub	sp, #12
 800b78a:	af00      	add	r7, sp, #0
 800b78c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b78e:	bf00      	nop
 800b790:	370c      	adds	r7, #12
 800b792:	46bd      	mov	sp, r7
 800b794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b798:	4770      	bx	lr

0800b79a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b79a:	b480      	push	{r7}
 800b79c:	b085      	sub	sp, #20
 800b79e:	af00      	add	r7, sp, #0
 800b7a0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b7a8:	2b01      	cmp	r3, #1
 800b7aa:	d101      	bne.n	800b7b0 <HAL_UARTEx_DisableFifoMode+0x16>
 800b7ac:	2302      	movs	r3, #2
 800b7ae:	e027      	b.n	800b800 <HAL_UARTEx_DisableFifoMode+0x66>
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2201      	movs	r2, #1
 800b7b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	2224      	movs	r2, #36	@ 0x24
 800b7bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	681a      	ldr	r2, [r3, #0]
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	f022 0201 	bic.w	r2, r2, #1
 800b7d6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b7de:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2200      	movs	r2, #0
 800b7e4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	68fa      	ldr	r2, [r7, #12]
 800b7ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	2220      	movs	r2, #32
 800b7f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b7fe:	2300      	movs	r3, #0
}
 800b800:	4618      	mov	r0, r3
 800b802:	3714      	adds	r7, #20
 800b804:	46bd      	mov	sp, r7
 800b806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b80a:	4770      	bx	lr

0800b80c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b084      	sub	sp, #16
 800b810:	af00      	add	r7, sp, #0
 800b812:	6078      	str	r0, [r7, #4]
 800b814:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b81c:	2b01      	cmp	r3, #1
 800b81e:	d101      	bne.n	800b824 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b820:	2302      	movs	r3, #2
 800b822:	e02d      	b.n	800b880 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	2201      	movs	r2, #1
 800b828:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	2224      	movs	r2, #36	@ 0x24
 800b830:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	681a      	ldr	r2, [r3, #0]
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	f022 0201 	bic.w	r2, r2, #1
 800b84a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	689b      	ldr	r3, [r3, #8]
 800b852:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	683a      	ldr	r2, [r7, #0]
 800b85c:	430a      	orrs	r2, r1
 800b85e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b860:	6878      	ldr	r0, [r7, #4]
 800b862:	f000 f8a3 	bl	800b9ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	68fa      	ldr	r2, [r7, #12]
 800b86c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	2220      	movs	r2, #32
 800b872:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	2200      	movs	r2, #0
 800b87a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b87e:	2300      	movs	r3, #0
}
 800b880:	4618      	mov	r0, r3
 800b882:	3710      	adds	r7, #16
 800b884:	46bd      	mov	sp, r7
 800b886:	bd80      	pop	{r7, pc}

0800b888 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b888:	b580      	push	{r7, lr}
 800b88a:	b084      	sub	sp, #16
 800b88c:	af00      	add	r7, sp, #0
 800b88e:	6078      	str	r0, [r7, #4]
 800b890:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b898:	2b01      	cmp	r3, #1
 800b89a:	d101      	bne.n	800b8a0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b89c:	2302      	movs	r3, #2
 800b89e:	e02d      	b.n	800b8fc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	2201      	movs	r2, #1
 800b8a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2224      	movs	r2, #36	@ 0x24
 800b8ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	681a      	ldr	r2, [r3, #0]
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	f022 0201 	bic.w	r2, r2, #1
 800b8c6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	689b      	ldr	r3, [r3, #8]
 800b8ce:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	683a      	ldr	r2, [r7, #0]
 800b8d8:	430a      	orrs	r2, r1
 800b8da:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b8dc:	6878      	ldr	r0, [r7, #4]
 800b8de:	f000 f865 	bl	800b9ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	68fa      	ldr	r2, [r7, #12]
 800b8e8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	2220      	movs	r2, #32
 800b8ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	2200      	movs	r2, #0
 800b8f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b8fa:	2300      	movs	r3, #0
}
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	3710      	adds	r7, #16
 800b900:	46bd      	mov	sp, r7
 800b902:	bd80      	pop	{r7, pc}

0800b904 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b904:	b580      	push	{r7, lr}
 800b906:	b08c      	sub	sp, #48	@ 0x30
 800b908:	af00      	add	r7, sp, #0
 800b90a:	60f8      	str	r0, [r7, #12]
 800b90c:	60b9      	str	r1, [r7, #8]
 800b90e:	4613      	mov	r3, r2
 800b910:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b918:	2b20      	cmp	r3, #32
 800b91a:	d142      	bne.n	800b9a2 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800b91c:	68bb      	ldr	r3, [r7, #8]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d002      	beq.n	800b928 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800b922:	88fb      	ldrh	r3, [r7, #6]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d101      	bne.n	800b92c <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800b928:	2301      	movs	r3, #1
 800b92a:	e03b      	b.n	800b9a4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	2201      	movs	r2, #1
 800b930:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	2200      	movs	r2, #0
 800b936:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800b938:	88fb      	ldrh	r3, [r7, #6]
 800b93a:	461a      	mov	r2, r3
 800b93c:	68b9      	ldr	r1, [r7, #8]
 800b93e:	68f8      	ldr	r0, [r7, #12]
 800b940:	f7ff fc8e 	bl	800b260 <UART_Start_Receive_DMA>
 800b944:	4603      	mov	r3, r0
 800b946:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800b94a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d124      	bne.n	800b99c <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b956:	2b01      	cmp	r3, #1
 800b958:	d11d      	bne.n	800b996 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	2210      	movs	r2, #16
 800b960:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b968:	69bb      	ldr	r3, [r7, #24]
 800b96a:	e853 3f00 	ldrex	r3, [r3]
 800b96e:	617b      	str	r3, [r7, #20]
   return(result);
 800b970:	697b      	ldr	r3, [r7, #20]
 800b972:	f043 0310 	orr.w	r3, r3, #16
 800b976:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	461a      	mov	r2, r3
 800b97e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b980:	627b      	str	r3, [r7, #36]	@ 0x24
 800b982:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b984:	6a39      	ldr	r1, [r7, #32]
 800b986:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b988:	e841 2300 	strex	r3, r2, [r1]
 800b98c:	61fb      	str	r3, [r7, #28]
   return(result);
 800b98e:	69fb      	ldr	r3, [r7, #28]
 800b990:	2b00      	cmp	r3, #0
 800b992:	d1e6      	bne.n	800b962 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800b994:	e002      	b.n	800b99c <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800b996:	2301      	movs	r3, #1
 800b998:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800b99c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b9a0:	e000      	b.n	800b9a4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800b9a2:	2302      	movs	r3, #2
  }
}
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	3730      	adds	r7, #48	@ 0x30
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	bd80      	pop	{r7, pc}

0800b9ac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b9ac:	b480      	push	{r7}
 800b9ae:	b085      	sub	sp, #20
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d108      	bne.n	800b9ce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	2201      	movs	r2, #1
 800b9c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	2201      	movs	r2, #1
 800b9c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b9cc:	e031      	b.n	800ba32 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b9ce:	2308      	movs	r3, #8
 800b9d0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b9d2:	2308      	movs	r3, #8
 800b9d4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	689b      	ldr	r3, [r3, #8]
 800b9dc:	0e5b      	lsrs	r3, r3, #25
 800b9de:	b2db      	uxtb	r3, r3
 800b9e0:	f003 0307 	and.w	r3, r3, #7
 800b9e4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	689b      	ldr	r3, [r3, #8]
 800b9ec:	0f5b      	lsrs	r3, r3, #29
 800b9ee:	b2db      	uxtb	r3, r3
 800b9f0:	f003 0307 	and.w	r3, r3, #7
 800b9f4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b9f6:	7bbb      	ldrb	r3, [r7, #14]
 800b9f8:	7b3a      	ldrb	r2, [r7, #12]
 800b9fa:	4911      	ldr	r1, [pc, #68]	@ (800ba40 <UARTEx_SetNbDataToProcess+0x94>)
 800b9fc:	5c8a      	ldrb	r2, [r1, r2]
 800b9fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ba02:	7b3a      	ldrb	r2, [r7, #12]
 800ba04:	490f      	ldr	r1, [pc, #60]	@ (800ba44 <UARTEx_SetNbDataToProcess+0x98>)
 800ba06:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ba08:	fb93 f3f2 	sdiv	r3, r3, r2
 800ba0c:	b29a      	uxth	r2, r3
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ba14:	7bfb      	ldrb	r3, [r7, #15]
 800ba16:	7b7a      	ldrb	r2, [r7, #13]
 800ba18:	4909      	ldr	r1, [pc, #36]	@ (800ba40 <UARTEx_SetNbDataToProcess+0x94>)
 800ba1a:	5c8a      	ldrb	r2, [r1, r2]
 800ba1c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ba20:	7b7a      	ldrb	r2, [r7, #13]
 800ba22:	4908      	ldr	r1, [pc, #32]	@ (800ba44 <UARTEx_SetNbDataToProcess+0x98>)
 800ba24:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ba26:	fb93 f3f2 	sdiv	r3, r3, r2
 800ba2a:	b29a      	uxth	r2, r3
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ba32:	bf00      	nop
 800ba34:	3714      	adds	r7, #20
 800ba36:	46bd      	mov	sp, r7
 800ba38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3c:	4770      	bx	lr
 800ba3e:	bf00      	nop
 800ba40:	0800bb04 	.word	0x0800bb04
 800ba44:	0800bb0c 	.word	0x0800bb0c

0800ba48 <memset>:
 800ba48:	4402      	add	r2, r0
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	4293      	cmp	r3, r2
 800ba4e:	d100      	bne.n	800ba52 <memset+0xa>
 800ba50:	4770      	bx	lr
 800ba52:	f803 1b01 	strb.w	r1, [r3], #1
 800ba56:	e7f9      	b.n	800ba4c <memset+0x4>

0800ba58 <__libc_init_array>:
 800ba58:	b570      	push	{r4, r5, r6, lr}
 800ba5a:	4d0d      	ldr	r5, [pc, #52]	@ (800ba90 <__libc_init_array+0x38>)
 800ba5c:	4c0d      	ldr	r4, [pc, #52]	@ (800ba94 <__libc_init_array+0x3c>)
 800ba5e:	1b64      	subs	r4, r4, r5
 800ba60:	10a4      	asrs	r4, r4, #2
 800ba62:	2600      	movs	r6, #0
 800ba64:	42a6      	cmp	r6, r4
 800ba66:	d109      	bne.n	800ba7c <__libc_init_array+0x24>
 800ba68:	4d0b      	ldr	r5, [pc, #44]	@ (800ba98 <__libc_init_array+0x40>)
 800ba6a:	4c0c      	ldr	r4, [pc, #48]	@ (800ba9c <__libc_init_array+0x44>)
 800ba6c:	f000 f826 	bl	800babc <_init>
 800ba70:	1b64      	subs	r4, r4, r5
 800ba72:	10a4      	asrs	r4, r4, #2
 800ba74:	2600      	movs	r6, #0
 800ba76:	42a6      	cmp	r6, r4
 800ba78:	d105      	bne.n	800ba86 <__libc_init_array+0x2e>
 800ba7a:	bd70      	pop	{r4, r5, r6, pc}
 800ba7c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba80:	4798      	blx	r3
 800ba82:	3601      	adds	r6, #1
 800ba84:	e7ee      	b.n	800ba64 <__libc_init_array+0xc>
 800ba86:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba8a:	4798      	blx	r3
 800ba8c:	3601      	adds	r6, #1
 800ba8e:	e7f2      	b.n	800ba76 <__libc_init_array+0x1e>
 800ba90:	0800bb1c 	.word	0x0800bb1c
 800ba94:	0800bb1c 	.word	0x0800bb1c
 800ba98:	0800bb1c 	.word	0x0800bb1c
 800ba9c:	0800bb20 	.word	0x0800bb20

0800baa0 <memcpy>:
 800baa0:	440a      	add	r2, r1
 800baa2:	4291      	cmp	r1, r2
 800baa4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800baa8:	d100      	bne.n	800baac <memcpy+0xc>
 800baaa:	4770      	bx	lr
 800baac:	b510      	push	{r4, lr}
 800baae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bab2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bab6:	4291      	cmp	r1, r2
 800bab8:	d1f9      	bne.n	800baae <memcpy+0xe>
 800baba:	bd10      	pop	{r4, pc}

0800babc <_init>:
 800babc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800babe:	bf00      	nop
 800bac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bac2:	bc08      	pop	{r3}
 800bac4:	469e      	mov	lr, r3
 800bac6:	4770      	bx	lr

0800bac8 <_fini>:
 800bac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baca:	bf00      	nop
 800bacc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bace:	bc08      	pop	{r3}
 800bad0:	469e      	mov	lr, r3
 800bad2:	4770      	bx	lr
