<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html dir="ltr" lang="en-gb">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta http-equiv="Content-Style-Type" content="text/css">
<meta http-equiv="Content-Language" content="en-gb">
<title>nesdev.com :: View topic - nes cpu-memory timing diagrams</title>

<style type="text/css">
<!--

body {
	font-family: Verdana,serif;
	font-size: 10pt;
}

img {
	border: 0;
}

td {
	font-family: Verdana,serif;
	font-size: 10pt;
	line-height: 150%;
}

.code, .codecontent, 
.quote, .quotecontent {
	margin: 0 5px 0 5px;
	padding: 5px;
	font-size: smaller;
	border: black solid 1px;
}

.quotetitle {
	color: black;
	display : block;
	font-weight: bold;
}

.forum {
	font-family: Arial,Helvetica,sans-serif;
	font-weight: bold;
	font-size: 18pt;
}

.topic {
	font-family: Arial,Helvetica,sans-serif;
	font-size: 14pt;
	font-weight: bold;
}

.gensmall {
	font-size: 8pt;
}

hr {
	color: #888;
	height: 3px;
	border-style: solid;
}

hr.sep {
	color: #aaa;
	height: 1px;
	border-style: dashed;
}
//-->
</style>

</head>
<body>

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td colspan="2" align="center"><span class="Forum">nesdev.com</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/">http://forums.nesdev.com/</a></span></td>
</tr>
<tr>
	<td colspan="2"><br /></td>
</tr>
<tr>
	<td><span class="topic">nes cpu-memory timing diagrams</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/viewtopic.php?f=9&amp;t=7846">http://forums.nesdev.com/viewtopic.php?f=9&amp;t=7846</a></span></td>
	<td align="right" valign="bottom"><span class="gensmall">Page <strong>1</strong> of <strong>1</strong></span></td>
</tr>
</table>



	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>krzysiobal</b> [ Sun Jun 12, 2011 12:20 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>nes cpu-memory timing diagrams</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Hello,
<br />I have a few technical questions about cpu-memory timing diagrams in nes.
<br />
<br />First of all - why the PRG-SEL line is the CPU-ADR15 line and-ed with the cpu clock, so it is high only when the cpu clock is hight and addres = 0x8000-0xFFFF ? (the same is for the lines connected to cs in prg-ram and ppu-cs). Is it a kind of protection to make the one device (ppu, prg-ram, prg-rom) pull data lines to high-z before other device puts data on it? Would it work when PRG-SEL would be just CPU-ADDR15?
<br />
<br />The second is about NROM. I've found a schematics to it. 
<br /><!-- m --><a class="postlink" href="http://atariusa.com/Famicom_Schematics/FC%20NROM%20Schematic.png">http://atariusa.com/Famicom_Schematics/ ... ematic.png</a><!-- m -->
<br />
<br /><img src="http://atariusa.com/Famicom_Schematics/FC%20NROM%20Schematic.png" alt="Image" />
<br />
<br />I hope is it right.
<br />
<br />First of all - why the /ROMSEL is connected to /OE and VCC to /CE in PRG-ROM and not vice-versa? Does the memory reacts faster on OE that on CE?
<br />
<br />The second is about CHR-ROM - why do both lines needs to be connected - PA13 to /CS and /RD to /OE? Will it work when PA13 is connected to /CS and /OE to VCC?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>lidnariq</b> [ Sun Jun 12, 2011 1:24 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: nes cpu-memory timing diagrams</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">krzysiobal wrote:</div><div class="quotecontent">First of all - why the PRG-SEL line is the CPU-ADR15 line and-ed with the cpu clock, so it is high only when the cpu clock is hight and addres = 0x8000-0xFFFF ? (the same is for the lines connected to cs in prg-ram and ppu-cs). Is it a kind of protection to make the one device (ppu, prg-ram, prg-rom) pull data lines to high-z before other device puts data on it? Would it work when PRG-SEL would be just CPU-ADDR15?</div>It makes cartridges cheaper by not needing include a extra IC on every game. (Why did they not include A15, M2, <em>and</em> /PRGSEL ? Compatibility with the famicom, but why it wasn't on the famicom? Dunno.) It would not work to just use A15 because of setup and hold times. <div class="quotetitle"><b>Quote:</b></div><div class="quotecontent">First of all - why the /ROMSEL is connected to /OE and VCC to /CE in PRG-ROM and not vice-versa? Does the memory reacts faster on OE that on CE?</div>Exactly.<div class="quotetitle"><b>Quote:</b></div><div class="quotecontent">The second is about CHR-ROM - why do both lines needs to be connected - PA13 to /CS and /RD to /OE? Will it work when PA13 is connected to /CS and /OE to VCC?</div> It's a way of avoiding bus conflicts so that if you wrote to CHRROM nothing bad could happen. *EDIT: You can't ignore /RD, the moment before is an "ALE cycle" when the device is loading the lower 8 bits of address over the data bus. /RD tells you that the bus is now free from contention.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>qbradq</b> [ Mon Jun 13, 2011 5:23 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: nes cpu-memory timing diagrams</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Some clarifications:
<br />
<br /><div class="quotetitle">krzysiobal wrote:</div><div class="quotecontent">Hello,<br />First of all - why the PRG-SEL line is the CPU-ADR15 line and-ed with the cpu clock, so it is high only when the cpu clock is hight and addres = 0x8000-0xFFFF ?</div><br /><br />PRG /CE is PRG A15 <strong>NAND</strong> M2, so PRG /CE is low only when PRG A15 and M2 are <em>high</em>.<br /><br /><div class="quotetitle">krzysiobal wrote:</div><div class="quotecontent">First of all - why the /ROMSEL is connected to /OE and VCC to /CE in PRG-ROM and not vice-versa?</div>
<br />
<br />The PRG-ROM chip's /CE line is tied to Ground. Vss is a Ground pin.

		

		</td>
	</tr>
	</table>


<hr width="85%" />

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td><span class="gensmall">Page <strong>1</strong> of <strong>1</strong></span></td>
	<td align="right"><span class="gensmall">All times are UTC - 7 hours </span></td>
</tr>
<tr>
	<td colspan="2" align="center"><span class="gensmall">Powered by phpBB&reg; Forum Software &copy; phpBB Group<br />http://www.phpbb.com/</span></td>
</tr>
</table>

</body>
</html>