
// Generated by Cadence Genus(TM) Synthesis Solution 23.12-s086_1
// Generated on: Mar 18 2025 13:23:11 -03 (Mar 18 2025 16:23:11 UTC)

// Verification Directory fv/full_adder 

module full_adder(A, B, Cin, S, Cout);
  input A, B, Cin;
  output S, Cout;
  wire A, B, Cin;
  wire S, Cout;
  wire n_0, n_1, n_2;
  ADDFX2 g89__2398(.A (n_0), .B (n_2), .CI (n_1), .CO (Cout), .S (S));
  BUFX2 g90(.A (Cin), .Y (n_2));
  BUFX2 g92(.A (B), .Y (n_1));
  BUFX2 g91(.A (A), .Y (n_0));
endmodule

