A Public-Key Watermarking Technique for IP Designs.	Amr T. Abdel-Hamid,Sofiène Tahar,El Mostapha Aboulhamid	10.1109/DATE.2005.32
Functional Validation of System Level Static Scheduling.	Samar Abdi,Daniel D. Gajski	10.1109/DATE.2005.164
Compiler-Based Approach for Exploiting Scratch-Pad in Presence of Irregular Array Access.	Mohammed Javed Absar,Francky Catthoor	10.1109/DATE.2005.97
Statistical Timing Based Optimization using Gate Sizing.	Aseem Agarwal,Kaviraj Chopra,David T. Blaauw	10.1109/DATE.2005.281
Design Refinement for Efficient Cluste ing of Objects in Embedded Systems.	Waseem Ahmed,Doug Myers	10.1109/DATE.2005.117
Framework for Fault Analysis and Test Generation in DRAMs.	Zaid Al-Ars,Said Hamdioui,Georg Mueller,Ad J. van de Goor	10.1109/DATE.2005.161
Efficient Feasibility Analysis for Real-Time Systems with EDF Scheduling.	Karsten Albers,Frank Slomka	10.1109/DATE.2005.128
TSUNAMI: An Integrated Timing-Driven Place And Route Research Platform.	Christophe Alexandre,Hugo Clément,Jean-Paul Chaput,Marek Sroka,Christian Masson,Remy Escassut	10.1109/DATE.2005.317
Concurrent Error Detection in Asynchronous Burst-Mode Controllers.	Sobeeh Almukhaizim,Yiorgos Makris	10.1109/DATE.2005.101
Realization of a Virtual Lambda Sensor on a Fixed Precision System.	Paolo Amato,Nicola Cesario,M. Di Meglio,Francesco Pirozzi	10.1109/DATE.2005.253
Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture.	Alexandre M. Amory,Marcelo Lubaszewski,Fernando Gehm Moraes,Edson I. Moreno	10.1109/DATE.2005.304
Quasi-Static Voltage Scaling for Energy Minimization with Time Constraints.	Alexandru Andrei,Marcus T. Schmitz,Petru Eles,Zebo Peng,Bashir M. Al-Hashimi	10.1109/DATE.2005.250
Secure Embedded Processing through Hardware-Assisted Run-Time Monitoring.	Divya Arora,Srivaths Ravi 0001,Anand Raghunathan,Niraj K. Jha	10.1109/DATE.2005.266
An Accurate SER Estimation Method Based on Propagation Probability.	Ghazanfar Asadi,Mehdi Baradaran Tahoori	10.1109/DATE.2005.49
Multi-Placement Structures for Fast and Optimized Placement in Analog Circuit Synthesis.	Raoul F. Badaoui,Ranga Vemuri	10.1109/DATE.2005.216
Power-Performance Trade-Offs in Nanometer-Scale Multi-Level Caches Considering Total Leakage.	Robert Bai,Nam Sung Kim,Taeho Kgil,Dennis Sylvester,Trevor N. Mudge	10.1109/DATE.2005.243
Reconfigurable Linear Decompressors Using Symbolic Gaussian Elimination.	Kedarnath J. Balakrishnan,Nur A. Touba	10.1109/DATE.2005.255
Correct-by-Construction Transformations across Design Environments for Model-Based Embedded Software Development.	Massimo Baleani,Alberto Ferrari,Leonardo Mangeruca,Alberto L. Sangiovanni-Vincentelli,Ulrich Freund,Erhard Schlenker,Hans-Jörg Wolff	10.1109/DATE.2005.105
A Register Allocation Algorithm in the Presence of Scalar Replacement for Fine-Grain Configurable Architectures.	Nastaran Baradaran,Pedro C. Diniz	10.1109/DATE.2005.35
Systematic Figure of Merit Computation for the Design of Pipeline ADC.	Ludovic Barrandon,S. Crand,Dominique Houzet	10.1109/DATE.2005.292
Multithreaded Extension to Multicluster VLIW Processors for Embedded Applications.	Domenico Barretta,William Fornaciari,Mariagiovanna Sami,Daniele Bagni	10.1109/DATE.2005.219
Logic Design for On-Chip Test Clock Generation - Implementation Details and Impact on Delay Test Quality.	Matthias Beck,Olivier Barondeau,Martin Kaibel,Frank Poehl,Xijiang Lin,Ron Press	10.1109/DATE.2005.199
Inductive and Capacitive Coupling Aware Routing Methodology Driven by a Higher Order RLCK Moment Metric.	Amitava Bhaduri,Ranga Vemuri	10.1109/DATE.2005.182
A Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application.	Swarup Bhunia,Hamid Mahmoodi-Meimand,Arijit Raychowdhury,Kaushik Roy 0001	10.1109/DATE.2005.27
ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement.	Partha Biswas,Sudarshan Banerjee,Nikil D. Dutt,Laura Pozzi,Paolo Ienne	10.1109/DATE.2005.191
Specification Test Compaction for Analog Circuits and MEMS.	Sounil Biswas,Peng Li 0001,R. D. (Shawn) Blanton,Larry T. Pileggi	10.1109/DATE.2005.277
A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip.	Tobias Bjerregaard,Jens Sparsø	10.1109/DATE.2005.36
Direct Conversion Pulsed UWB Transceiver Architecture.	Raúl Blázquez,Fred S. Lee,David D. Wentzloff,Brian P. Ginsburg,Johnna Powell,Anantha P. Chandrakasan	10.1109/DATE.2005.122
New Schemes for Self-Testing RAM.	Ghenadie Bodean,Diana Bodean,A. Labunetz	10.1109/DATE.2005.223
Reliable System Specification for Self-Checking Data-Paths.	Cristiana Bolchini,Fabio Salice,Donatella Sciuto,Luigi Pomante	10.1109/DATE.2005.259
Synchronization Processor Synthesis for Latency Insensitive Systems.	Pierre Bomel,Eric Martin 0001,Emmanuel Boutillon	10.1109/DATE.2005.287
Automotive System Architectures (Automotive Special Day).	Jürgen Bortolazzi,J.-L. Maté,J. Becker,C. Morgano	10.1109/DATE.2005.78
Smart Temperature Sensor for Thermal Testing of Cell-Based ICs.	Sebastià A. Bota,M. Rosales,José Luis Rosselló,Jaume Segura 0001	10.1109/DATE.2005.271
DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement.	G. Fraidy Bouesse,Marc Renaudin,Sophie Dumont,Fabien Germain	10.1109/DATE.2005.124
Energy Efficiency of the IEEE 802.15.4 Standard in Dense Wireless Microsensor Networks: Modeling and Improvement Perspectives.	Bruno Bougard,Francky Catthoor,Denis C. Daly,Anantha P. Chandrakasan,Wim Dehaene	10.1109/DATE.2005.136
A New Approach to Component Testing.	Horst Brinkmeyer	10.1109/DATE.2005.23
A Real-Time Streaming Memory Controller.	Artur Burchard,Ewa Hekstra-Nowacka,Atul Chauhan	10.1109/DATE.2005.34
A Contribution to Branch Prediction Modeling in WCET Analysi.	Claire Burguière,Christine Rochange	10.1109/DATE.2005.7
Circuit Based Quantification: Back to State Set Manipulation within Unbounded Model Checking.	Gianpiero Cabodi,Marco Crivellari,Sergio Nocco,Stefano Quer	10.1109/DATE.2005.93
Joint Power Management of Memory and Disk.	Le Cai,Yung-Hsiang Lu	10.1109/DATE.2005.192
eMICAM a New Generation of Active DNA Chip with in Situ Electrochemical Detection.	Raymond Campagnolo	10.1109/DATE.2005.133
Circuit-Level Modeling for Concurrent Testing of Operational Defects due to Gate Oxide Breakdown.	Jonathan R. Carter,Sule Ozev,Daniel J. Sorin	10.1109/DATE.2005.94
A New System Design Methodology for Wire Pipelined SoC.	Mario R. Casu,Luca Macchiarulo	10.1109/DATE.2005.25
C Compiler Retargeting Based on Instruction Semantics Models.	Jianjiang Ceng,Manuel Hohenauer,Rainer Leupers,Gerd Ascheid,Heinrich Meyr,Gunnar Braun	10.1109/DATE.2005.88
A New Task Model for Streaming Applications and Its Schedulability Analysis.	Samarjit Chakraborty,Lothar Thiele	10.1109/DATE.2005.26
Integration of Learning Techniques into Incremental Satisfiability for Efficient Path-Delay Fault Test Generation.	Kameshwar Chandrasekar,Michael S. Hsiao	10.1109/DATE.2005.187
Performance Driven Decoupling Capacitor Allocation Considering Data and Clock Interactions.	Ajith Chandy,Tom Chen 0001	10.1109/DATE.2005.238
Exploiting Real-Time FPGA Based Adaptive Systems Technology for Real-Time Sensor Fusion in Next Generation Automotive Safety Systems.	Steve Chappell,Alistair Macarthur,Dan Preston,Dave Olmstead,Bob Flint,Chris Sullivan	10.1109/DATE.2005.147
A Constraint Network Based Approach to Memory Layout Optimization.	Guilin Chen,Mahmut T. Kandemir,Mustafa Karaköy	10.1109/DATE.2005.6
Integration, Verification and Layout of a Complex Multimedia SOC.	Chien-Liang Chen,Jiing-Yuan Lin,Youn-Long Lin	10.1109/DATE.2005.188
At-Speed Logic BIST for IP Cores.	B. Cheon,E. Lee,Laung-Terng Wang,Xiaoqing Wen,P. Hsu,J. Cho,J. Park,H. Chao,Shianling Wu	10.1109/DATE.2005.70
galsC: A Language for Event-Driven Embedded Systems.	Elaine Cheong,Jie Liu 0001	10.1109/DATE.2005.165
Reconfigurable Elliptic Curve Cryptosystems on a Chip.	Ray C. C. Cheung,Wayne Luk,Peter Y. K. Cheung	10.1109/DATE.2005.254
Bright-Field AAPSM Conflict Detection and Correction.	Charles C. Chiang,Andrew B. Kahng,Subarna Sinha,Xu Xu 0001,Alexander Zelikovsky	10.1109/DATE.2005.84
Designer-Driven Topology Optimization for Pipelined Analog to Digital Converters.	Yu-Tsun Chien,Dong Chen,Jea-Hong Lou,Gin-Kou Ma,Rob A. Rutenbar,Tamal Mukherjee	10.1109/DATE.2005.119
The Role of Model-Level Transactors and UML in Functional Prototyping of Systems-on-Chip: A Software-Radio Application.	Alexandre Chureau,Yvon Savaria,El Mostapha Aboulhamid	10.1109/DATE.2005.309
A Novel Unified Architecture for Public-Key Cryptography.	Alessandro Cilardo,Antonino Mazzeo,Nicola Mazzocca,Luigi Romano	10.1109/DATE.2005.28
Hardware Accelerated Power Estimation.	Joel Coburn,Srivaths Ravi 0001,Anand Raghunathan	10.1109/DATE.2005.168
Fine Grain QoS Control for Multimedia Application Software.	Jacques Combaz,Jean-Claude Fernandez,Thierry Lepley,Joseph Sifakis	10.1109/DATE.2005.155
SystemC Analysis of a New Dynamic Power Management Architectur.	Massimo Conti	10.1109/DATE.2005.294
System Level Analysis of the Bluetooth Standard.	Massimo Conti,Daniele Moretti	10.1109/DATE.2005.288
Modeling and Verification of Globally Asynchronous and Locally Synchronous Ring Architectures.	Sohini Dasgupta,Alexandre Yakovlev	10.1109/DATE.2005.212
A Memory Hierarchical Layer Assigning and Prefetching Technique to Overcome the Memory Performance/Energy Bottleneck.	Minas Dasygenis,Erik Brockmeyer,Bart Durinck,Francky Catthoor,Dimitrios Soudris,Antonios Thanailakis	10.1109/DATE.2005.19
Statistical Modeling of Pipeline Delay and Design of Pipeline under Process Variation to Enhance Yield in sub-100nm Technologies.	Animesh Datta,Swarup Bhunia,Saibal Mukhopadhyay,Nilanjan Banerjee,Kaushik Roy 0001	10.1109/DATE.2005.278
Software Thread Integration and Synthesis for Real-Time Applications.	Alexander G. Dean	10.1109/DATE.2005.275
Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits.	Yuvraj Singh Dhillon,Abdulkadir Utku Diril,Abhijit Chatterjee	10.1109/DATE.2005.274
A Two-Level Modeling Approach to Analog Circuit Performance Macromodeling.	Mengmeng Ding,Ranga Vemuri	10.1109/DATE.2005.43
Structural Testing Based on Minimum Kernels.	Elena Dubrova	10.1109/DATE.2005.284
picoArray Technology: The Tool&apos;s Story.	Andrew Duller,Daniel Towner,Gajinder Panesar,Alan Gray,Will Robbins	10.1109/DATE.2005.239
Area Efficient Hardware Implementation of Elliptic Curve Cryptography by Iteratively Applying Karatsuba&apos;s Method.	Zoya Dyka,Peter Langendörfer	10.1109/DATE.2005.67
The Challenges of Hardware Synthesis from C-Like Languages.	Stephen A. Edwards	10.1109/DATE.2005.307
Efficient Multiobjective Synthesis of Analog Circuits using Hierarchical Pareto-Optimal Performance Hypersurfaces.	Tom Eeckelaert,Trent McConaghy,Georges G. E. Gielen	10.1109/DATE.2005.129
A Hardware-Friendly Wavelet Entropy Codec for Scalable Video.	Hendrik Eeckhaut,Harald Devos,Benjamin Schrauwen,Mark Christiaens,Dirk Stroobandt	10.1109/DATE.2005.16
Hardware Engines for Bus Encryption: A Survey of Existing Techniques.	Reouven Elbaz,Lionel Torres,Gilles Sassatelli,Pierre Guillemin,C. Anguille,Michel Bardouillet,Christian Buatois,Jean-Baptiste Rigaud	10.1109/DATE.2005.170
Hardware Acceleration of Hidden Markov Model Decoding for Person Detection.	Suhaib A. Fahmy,Peter Y. K. Cheung,Wayne Luk	10.1109/DATE.2005.169
Platform Based Design for Automotive Sensor Conditioning.	Luca Fanucci,A. Giambastiani,Francesco Iozzi,Corrado Marino,Alessandro Rocchi	10.1109/DATE.2005.240
An Improved FPGA Implementation of the Modified Hybrid Hiding Encryption Algorithm (MHHEA) for Data Communication Security.	Hala A. Farouk,Magdy Saeb	10.1109/DATE.2005.58
Modeling the Non-Linear Behavior of Library Cells for an Accurate Static Noise Analysis.	Cristiano Forzan,Davide Pandini	10.1109/DATE.2005.215
Flexible Hardware/Software Support for Message Passing on a Distributed Shared Memory Architecture.	Francesco Poletti,Antonio Poggiali,Paul Marchal	10.1109/DATE.2005.156
Considering Circuit Observability Don&apos;t Cares in CNF Satisfiability.	Zhaohui Fu,Yinlei Yu,Sharad Malik	10.1109/DATE.2005.102
Virtual Hardware Prototyping through Timed Hardware-Software Co-Simulation.	Franco Fummi,Mirko Loghi,Stefano Martini,Marco Monguzzi,Giovanni Perbellini,Massimo Poncino	10.1109/DATE.2005.327
Automated Synthesis of Assertion Monitors using Visual Specifications.	Ambar A. Gadkari,S. Ramesh 0002	10.1109/DATE.2005.74
Verification of Embedded Memory Systems using Efficient Memory Modeling.	Malay K. Ganai,Aarti Gupta,Pranav Ashar	10.1109/DATE.2005.325
Evaluation of Bus Based Interconnect Mechanisms in Clustered VLIW Architectures.	Anup Gangwar,M. Balakrishnan,Preeti Ranjan Panda,Anshul Kumar	10.1109/DATE.2005.141
A Complete Network-On-Chip Emulation Framework.	Nicolas Genko,David Atienza,Giovanni De Micheli,Jose Manuel Mendias,Román Hermida,Francky Catthoor	10.1109/DATE.2005.5
Stochastic Power Grid Analysis Considering Process Variations.	Praveen Ghanta,Sarma B. K. Vrudhula,Rajendran Panda,Janet Meiling Wang	10.1109/DATE.2005.282
LORD: A Localized, Reactive and Distributed Protocol for Node Scheduling in Wireless Sensor Networks.	Arijit Ghosh,Tony Givargis	10.1109/DATE.2005.200
Analog and Digital Circuit Design in 65 nm CMOS: End of the Road?	Georges G. E. Gielen,Wim Dehaene,Phillip Christie,Dieter Draxelmayr,Edmond Janssens,Karen Maex,Ted Vucurevich	10.1109/DATE.2005.64
An Efficient BICS Design for SEUs Detection and Correction in Semiconductor Memories.	Balkaran S. Gill,Michael Nicolaidis,Francis G. Wolff,Christos A. Papachristou,Steven L. Garverick	10.1109/DATE.2005.54
On-Chip Test Infrastructure Design for Optimal Multi-Site Testing of System Chips.	Sandeep Kumar Goel,Erik Jan Marinissen	10.1109/DATE.2005.231
A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification.	Kees Goossens,John Dielissen,Om Prakash Gangwal,Santiago González Pestana,Andrei Radulescu,Edwin Rijpkema	10.1109/DATE.2005.11
Optimized Generation of Data-Path from C Codes for FPGAs.	Zhi Guo,Betul Buyukkurt,Walid A. Najjar,Kees A. Vissers	10.1109/DATE.2005.234
Design for Verification of SystemC Transaction Level Models.	Ali Habibi,Sofiène Tahar	10.1109/DATE.2005.112
Unified Modeling of Complex Real-Time Control Systems.	He Hai,Zhong Yi-fang,Cai Chi-lan	10.1109/DATE.2005.322
TDMA Time Slot and Turn Optimization with Evolutionary Search Techniques.	Arne Hamann,Rolf Ernst	10.1109/DATE.2005.299
Extended Control Flow Graph Based Performance Optimization Using Scratch-Pad Memory.	Hanlai Pu,Ling Ming,Jin Jing	10.1109/DATE.2005.150
Evaluation of Error-Resilience for Reliable Compression of Test Data.	Hamidreza Hashempour,Luca Schiano,Fabrizio Lombardi	10.1109/DATE.2005.142
Activity Packing in FPGAs for Leakage Power Reduction.	Hassan Hassan 0001,Mohab Anis,Antoine El Daher,Mohamed I. Elmasry	10.1109/DATE.2005.48
RTK-Spec TRON: A Simulation Model of an ITRON Based RTOS Kernel in SystemC.	M. Abdelsalam Hassan,Keishi Sakanushi,Yoshinori Takeuchi,Masaharu Imai	10.1109/DATE.2005.263
Verifying Safety-Critical Timing and Memory-Usage Properties of Embedded Software by Abstract Interpretation.	Reinhold Heckmann,Christian Ferdinand	10.1109/DATE.2005.326
Automotive System Design - Challenges and Potential.	Harald Heinecke	10.1109/DATE.2005.79
Context-Aware Scheduling Analysis of Distributed Systems with Tree-Shaped Task-Dependencies.	Rafik Henia,Rolf Ernst	10.1109/DATE.2005.104
Modeling of a Reconfigurable OFDM IP Block Family For an RF System Simulator.	Hannu Heusala,Jussi Liedes	10.1109/DATE.2005.214
Wireless LAN: Past, Present, and Future.	Keith Holt	10.1109/DATE.2005.329
LC Oscillator Driver for Safety Critical Applications.	Pavel Horsky	10.1109/DATE.2005.194
Compiler-Directed Instruction Duplication for Soft Error Detection.	Jie S. Hu,Feihui Li,Vijay Degalahal,Mahmut T. Kandemir,Narayanan Vijaykrishnan,Mary Jane Irwin	10.1109/DATE.2005.98
Striking a New Balance in the Nanometer Era: First-Time-Right and Time-to-Market Demands Versus Technology Challenges.	Garry Hughes	10.1109/DATE.2005.283
Symmetric Multiprocessing on Programmable Chips Made Easy.	Austin Hung,William D. Bishop,Andrew A. Kennings	10.1109/DATE.2005.286
Thermal-Aware Task Allocation and Scheduling for Embedded Systems.	Wei-Lun Hung,Yuan Xie 0001,Narayanan Vijaykrishnan,Mahmut T. Kandemir,Mary Jane Irwin	10.1109/DATE.2005.310
FPGA Architecture for Multi-Style Asynchronous Logic.	N. Huot,H. Dubreuil,Laurent Fesquet,Marc Renaudin	10.1109/DATE.2005.159
Process Oriented Software Quality Assurance - An Experience Report in Process Improvement - OEM Perspective.	Thomas Illgen,Stefan Ortmann	10.1109/DATE.2005.245
HEBS: Histogram Equalization for Backlight Scaling.	Ali Iranli,Hanif Fatemi,Massoud Pedram	10.1109/DATE.2005.174
A Way Memoization Technique for Reducing Power Consumption of Caches in Application Specific Integrated Processors.	Tohru Ishihara,Farzan Fallah	10.1109/DATE.2005.45
FORAY-GEN: Automatic Generation of Affine Functions for Memory Optimizations.	Ilya Issenin,Nikil D. Dutt	10.1109/DATE.2005.157
Efficient Conflict-Based Learning in an RTL Circuit Constraint Solver.	Madhu K. Iyer,Ganapathy Parthasarathy,Kwang-Ting Cheng	10.1109/DATE.2005.127
Design Optimization of Time-and Cost-Constrained Fault-Tolerant Distributed Embedded Systems.	Viacheslav Izosimov,Paul Pop,Petru Eles,Zebo Peng	10.1109/DATE.2005.116
Automatic Formal Verification of Fused-Multiply-Add FPUs.	Christian Jacobi 0002,Kai Weber 0001,Viresh Paruthi,Jason Baumgartner	10.1109/DATE.2005.75
The Integration of On-Line Monitoring and Reconfiguration Functions using IEEE1149.4 Into a Safety Critical Automotive Electronic Control Unit.	Carl Jeffrey,Reuben Cutajar,Stephen Prosser,M. Lickess,Andrew Richardson 0001,Stephen Riches	10.1109/DATE.2005.308
A Dependability-Driven System-Level Design Approach for Embedded Systems.	Arshad Jhumka,Stephan Klaus,Sorin A. Huss	10.1109/DATE.2005.10
Buffer Insertion for Bridges and Optimal Buffer Sizing for Communication Sub-System of Systems-on-Chip.	Sankalp Kallakuri,Alex Doboli,Eugene A. Feinberg	10.1109/DATE.2005.86
Locality-Aware Process Scheduling for Embedded MPSoCs.	Mahmut T. Kandemir,Guilin Chen	10.1109/DATE.2005.198
Studying Storage-Recomputation Tradeoffs in Memory-Constrained Embedded Processing.	Mahmut T. Kandemir,Feihui Li,Guilin Chen,Guangyu Chen,Ozcan Ozturk 0001	10.1109/DATE.2005.285
Statistical Timing Analysis using Levelized Covariance Propagation.	Kunhyuk Kang,Bipul Chandra Paul,Kaushik Roy 0001	10.1109/DATE.2005.279
Energy-Aware Routing for E-Textile Applications.	Jung-Chun Kao,Radu Marculescu	10.1109/DATE.2005.138
On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs.	Fernanda Lima Kastensmidt,Luca Sterpone,Luigi Carro,Matteo Sonza Reorda	10.1109/DATE.2005.229
Space-Efficient Bounded Model Checking.	Jacob Katz,Ziyad Hanna,Nachum Dershowitz	10.1109/DATE.2005.276
DVS for On-Chip Bus Designs Based on Timing Error Correction.	Himanshu Kaul,Dennis Sylvester,David T. Blaauw,Trevor N. Mudge,Todd M. Austin	10.1109/DATE.2005.125
Hardware Support for Arbitrarily Complex Loop Structures in Embedded Applications.	Nikolaos Kavvadias,Spiridon Nikolaidis 0001	10.1109/DATE.2005.171
Low-Cost Multi-Gigahertz Test Systems Using CMOS FPGAs and PECL.	David C. Keezer,Carl Gray,Ashraf M. Majid,Nafeez Taher	10.1109/DATE.2005.203
A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms.	Torsten Kempf,Malte Doerper,Rainer Leupers,Gerd Ascheid,Heinrich Meyr,Tim Kogel,Bart Vanthournout	10.1109/DATE.2005.21
An Iterative Algorithm for Battery-Aware Task Scheduling on Portable Computing Platforms.	Jawad Khan,Ranga Vemuri	10.1109/DATE.2005.62
Optimising Test Sets for a Low Noise Amplifier with a Defect-Oriented Approach.	Rabeb Kheriji,V. Danelon,Jean-Louis Carbonéro,Salvador Mir	10.1109/DATE.2005.233
A Synthesizable IP Core for DVB-S2 LDPC Code Decoding.	Frank Kienle,Torben Brack,Norbert Wehn	10.1109/DATE.2005.39
Fast and Accurate Transaction Level Modeling of an Extended AMBA2.0 Bus Architecture.	Young-Taek Kim,Taehun Kim,Youngduk Kim,Chulho Shin,Eui-Young Chung,Kyu-Myung Choi,Jeong-Taek Kong,Soo-Kwan Eo	10.1109/DATE.2005.152
Resource Sharing and Pipelining in Coarse-Grained Reconfigurable Architecture for Domain-Specific Optimization.	Yoonjin Kim,Mary Kiemb,Chulsoo Park,Jinyong Jung,Kiyoung Choi	10.1109/DATE.2005.260
Towards Designing Robust QCA Architectures in the Presence of Sneak Noise Paths.	Kyosun Kim,Kaijie Wu 0001,Ramesh Karri	10.1109/DATE.2005.316
Cantilever-Based Biosensors in CMOS Technology.	Kay-Uwe Kirstein,Yue Li,Martin Zimmermann 0003,Cyril Vancura,Tormod Volden,Wan Ho Song,Jan Lichtenberg,Andreas Hierlemann	10.1109/DATE.2005.90
Area-Efficient Selective Multi-Threshold CMOS Design Methodology for Standby Leakage Power Reduction.	Takeshi Kitahara,Naoyuki Kawabe,Fumihiro Minami,Katsuhiro Seta,Toshiyuki Furusawa	10.1109/DATE.2005.68
Systematic Transaction Level Modeling of Embedded Systems with SystemC.	Wolfgang Klingauf	10.1109/DATE.2005.293
SoC in Nanoera: Challenges and Endless Possibility.	Jeong-Taek Kong	10.1109/DATE.2005.272
Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices.	Smita Krishnaswamy,George F. Viamontes,Igor L. Markov,John P. Hayes	10.1109/DATE.2005.47
Introducing Flexible Quantity Contracts into Distributed SoC and Embedded System Design Processes.	Judita Kruse,Clive Thomsen,Rolf Ernst,Thomas Volling,Thomas Spengler	10.1109/DATE.2005.189
UML 2.0 Profile for Embedded System Design.	Petri Kukkala,Jouni Riihimäki,Marko Hännikäinen,Timo D. Hämäläinen,Klaus Kronlöf	10.1109/DATE.2005.321
A Probabilistic Collocation Method Based Statistical Gate Delay Model Considering Process Variations and Multiple Input Switching.	Y. Satish Kumar,Jun Li 0066,Claudio Talarico,Janet Meiling Wang	10.1109/DATE.2005.31
Implicit and Exact Path Delay Fault Grading in Sequential Circuits.	Mahilchi Milir Vaseekar Kumar,Spyros Tragoudas,Sreejit Chakravarty,Rathish Jayabharathi	10.1109/DATE.2005.179
Encoding-Based Minimization of Inductive Cross-Talk for Off-Chip Data Transmission.	Brock J. LaMeres,Sunil P. Khatri	10.1109/DATE.2005.134
Embedded Automotive System Development Process.	Joachim Langenwalter	10.1109/DATE.2005.132
A Time Slice Based Scheduler Model for System Level Design.	Luciano Lavagno,Claudio Passerone,Vishal Shah,Yosinori Watanabe	10.1109/DATE.2005.41
A Prediction Packetizing Scheme for Reducing Channel Traffic in Transaction-Level Hardware/Software Co-Emulation.	Jae-Gon Lee,Moo-Kyoung Chung,Ki-Yong Ahn,Sang-Heon Lee 0006,Chong-Min Kyung	10.1109/DATE.2005.30
Exploiting Dynamic Workload Variation in Low Energy Preemptive Task Scheduling.	Lap-Fai Leung,Chi-Ying Tsui,Xiaobo Sharon Hu	10.1109/DATE.2005.146
Hybrid BIST Based on Repeating Sequences and Cluster Analysis.	Lei Li 0036,Krishnendu Chakrabarty	10.1109/DATE.2005.177
Modeling Interconnect Variability Using Efficient Parametric Model Order Reduction.	Peng Li 0001,Frank Liu 0001,Xin Li 0001,Lawrence T. Pileggi,Sani R. Nassif	10.1109/DATE.2005.213
An Efficiently Preconditioned GMRES Method for Fast Parasitic-Sensitive Deep-Submicron VLSI Circuit Simulation.	Zhao Li,C.-J. Richard Shi	10.1109/DATE.2005.57
An O(bn2) Time Algorithm for Optimal Buffer Insertion with b Buffer Types.	Zhuo Li 0001,Weiping Shi	10.1109/DATE.2005.63
An Efficient Transparent Test Scheme for Embedded Word-Oriented Memories.	Jin-Fu Li,Tsu-Wei Tseng,Chin-Long Wey	10.1109/DATE.2005.56
Q-DPM: An Efficient Model-Free Dynamic Power Management Technique.	Min Li,Xiaobo Wu,Richard Yao,Xiaolang Yan	10.1109/DATE.2005.247
PEG, MPEG-4, and H.264 Codec IP Development.	Chung-Jr Lian,Yu-Wen Huang,Hung-Chi Fang,Yung-Chi Chang,Liang-Gee Chen	10.1109/DATE.2005.193
Computational Intelligence Characterization Method of Semiconductor Device.	Eric Liau,Doris Schmitt-Landsiedel	10.1109/DATE.2005.100
Hotspot Prevention Through Runtime Reconfiguration in Network-On-Chip.	Greg M. Link,Narayanan Vijaykrishnan	10.1109/DATE.2005.176
Hierarchical Variance Analysis for Analog Circuits Based on Graph Modelling and Correlation Loop Tracing.	Fang Liu 0029,Jacob J. Flomenberg,Devaka V. Yasaratne,Sule Ozev	10.1109/DATE.2005.175
RIP: An Efficient Hybrid Repeater Insertion Scheme for Low Power.	Xun Liu,Yuantao Peng,Marios C. Papaefthymiou	10.1109/DATE.2005.262
Tag Overflow Buffering: An Energy-Efficient Cache Architecture.	Mirko Loghi,Paolo Azzoni,Massimo Poncino	10.1109/DATE.2005.298
Exploring Energy/Performance Tradeoffs in Shared Memory MPSoCs: Snoop-Based Cache Coherence vs. Software Solutions.	Mirko Loghi,Massimo Poncino	10.1109/DATE.2005.148
Techniques for Fast Transient Fault Grading Based on Autonomous Emulation.	Celia López-Ongil,Mario García-Valderas,Marta Portela-García,Luis Entrena-Arrontes	10.1109/DATE.2005.302
A High Quality/Low Computational Cost Technique for Block Matching Motion Estimation.	Sebastián López,Gustavo Marrero Callicó,José Francisco López,Roberto Sarmiento	10.1109/DATE.2005.17
A New Embedded Measurement Structure for eDRAM Capacitor.	Laurent Lopez,Jean-Michel Portal,Didier Née	10.1109/DATE.2005.24
An Efficient Sequential SAT Solver With Improved Search Strategies.	Feng Lu 0002,Madhu K. Iyer,Ganapathy Parthasarathy,Li-C. Wang,Kwang-Ting Cheng,Kuang-Chien Chen	10.1109/DATE.2005.55
Meeting the Embedded Design Needs of Automotive Applications.	Wayne Lyons	10.1109/DATE.2005.205
A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning.	Roman L. Lysecky,Frank Vahid	10.1109/DATE.2005.38
A Network Traffic Generator Model for Fast Network-on-Chip Simulation.	Shankar Mahadevan,Federico Angiolini,Michael Storgaard,Rasmus Grøndahl Olsen,Jens Sparsø,Jan Madsen	10.1109/DATE.2005.22
Memory Testing Under Different Stress Conditions: An Industrial Evaluation.	Ananta K. Majhi,Mohamed Azimane,Guido Gronthoud,Maurice Lousberg,Stefan Eichenberger,Fred Bowen	10.1109/DATE.2005.206
New Perspectives and Opportunities From the Wild West of Microelectronic Biochips.	Nicolò Manaresi,Gianni Medoro,Melanie Abonnenc,Vincent Auger,Paul Vulto,Aldo Romani,Luigi Altomare,Marco Tartagni,Roberto Guerrieri	10.1109/DATE.2005.222
On Statistical Timing Analysis with Inter- and Intra-Die Variations.	Hratch Mangassarian,Mohab Anis	10.1109/DATE.2005.226
System Synthesis for Networks of Programmable Blocks.	Ryan Mannion,Harry Hsieh,Susan Cotterell,Frank Vahid	10.1109/DATE.2005.289
Refinement Maps for Efficient Verification of Processor Models.	Panagiotis Manolios,Sudarshan K. Srinivasan	10.1109/DATE.2005.257
Effective Lower Bounding Techniques for Pseudo-Boolean Optimization.	Vasco M. Manquinho,João Marques-Silva 0001	10.1109/DATE.2005.126
Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique.	César A. M. Marcon,Ney Laert Vilar Calazans,Fernando Gehm Moraes,Altamiro Amadeu Susin,Igor M. Reis,Fabiano Hessel	10.1109/DATE.2005.149
Energy Bounds for Fault-Tolerant Nanoscale Designs.	Diana Marculescu	10.1109/DATE.2005.135
Challenges in Embedded Memory Design and Test.	Erik Jan Marinissen,Betty Prince,Doris Keitel-Schulz,Yervant Zorian	10.1109/DATE.2005.92
Uniformly-Switching Logic for Cryptographic Hardware.	Igor L. Markov,Dmitri Maslov	10.1109/DATE.2005.323
Time-Domain Simulation of Sampled Weakly Nonlinear Systems Using Analytical Integration and Orthogonal Polynomial Series.	Ewout Martens,Georges G. E. Gielen	10.1109/DATE.2005.311
Design of a Virtual Component Neutral Network-on-Chip Transaction Layer.	Philippe Martin 0005	10.1109/DATE.2005.114
Bound Set Selection and Circuit Re-Synthesis for Area/Delay Driven Decomposition.	Andrés Martinelli,Elena Dubrova	10.1109/DATE.2005.83
Quantum Circuit Simplification Using Templates.	Dmitri Maslov,Christina Young,D. Michael Miller,Gerhard W. Dueck	10.1109/DATE.2005.249
Debug Support, Calibration and Emulation for Multiple Processor and Powertrain Control SoCs.	Albrecht Mayer,Harry Siebert,Klaus D. McDonald-Maier	10.1109/DATE.2005.109
CAFFEINE: Template-Free Symbolic Model Generation of Analog Circuits via Canonical Form Functions and Genetic Programming.	Trent McConaghy,Tom Eeckelaert,Georges G. E. Gielen	10.1109/DATE.2005.89
Why Systems-on-Chip Needs More UML like a Hole in the Head.	Stephen J. Mellor,John R. Wolfe,Campbell McCausland	10.1109/DATE.2005.328
Increasing Register File Immunity to Transient Errors.	Gokhan Memik,Mahmut T. Kandemir,Ozcan Ozturk 0001	10.1109/DATE.2005.181
A Tool and Methodology for AC-Stability Analysis of Continuous-Time Closed-Loop Systems.	Momchil Milev,Rod Burt	10.1109/DATE.2005.42
Design Space Exploration for Dynamically Reconfigurable Architectures.	Benoît Miramond,Jean-Marc Delosme	10.1109/DATE.2005.118
SAT-Based Complete Don&apos;t-Care Computation for Network Optimization.	Alan Mishchenko,Robert K. Brayton	10.1109/DATE.2005.264
Efficient Solution of Language Equations Using Partitioned Representations.	Alan Mishchenko,Robert K. Brayton,Jie-Hong Roland Jiang,Tiziano Villa,Nina Yevtushenko 0001	10.1109/DATE.2005.130
Functional Coverage Driven Test Generation for Validation of Pipelined Processors.	Prabhat Mishra 0001,Nikil D. Dutt	10.1109/DATE.2005.162
Compositional Memory Systems for Multimedia Communicating Tasks.	Anca Mariana Molnos,Marc J. M. Heijligers,Sorin Dan Cotofana,Jos T. J. van Eijndhoven	10.1109/DATE.2005.99
Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits.	Saibal Mukhopadhyay,Swarup Bhunia,Kaushik Roy 0001	10.1109/DATE.2005.210
Top-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated Oscillator Clock-Recovery Circuit.	Paul Muller,Armin Tajalli,Seyed Mojtaba Atarodi,Yusuf Leblebici	10.1109/DATE.2005.315
An Application-Specific Design Methodology for STbus Crossbar Generation.	Srinivasan Murali,Giovanni De Micheli	10.1109/DATE.2005.50
Lightweight Multitasking Support for Embedded Systems using the Phantom Serializing Compiler.	André C. Nácul,Tony Givargis	10.1109/DATE.2005.197
Modeling and Propagation of Noisy Waveforms in Static Timing Analysis.	Shahin Nazarian,Massoud Pedram,Emre Tuncer,Tao Lin,Amir H. Ajami	10.1109/DATE.2005.211
Noise Figure Evaluation Using Low Cost BIST.	Marcelo Negreiros,Luigi Carro,Altamiro Amadeu Susin	10.1109/DATE.2005.224
Improving the Process-Variation Tolerance of Digital Circuits Using Gate Sizing and Statistical Techniques.	Osama Neiroukh,Xiaoyu Song	10.1109/DATE.2005.180
On-Chip Multi-Channel Waveform Monitoring for Diagnostics of Mixed-Signal VLSI Circuits.	Koichiro Noguchi,Makoto Nagata	10.1109/DATE.2005.230
Low Cost Task Migration Initiation in a Heterogeneous MP-SoC.	Vincent Nollet,Prabhat Avasare,Jean-Yves Mignolet,Diederik Verkest	10.1109/DATE.2005.201
Centralized Run-Time Resource Management in a Network-on-Chip Containing Reconfigurable Hardware Tiles.	Vincent Nollet,Théodore Marescaux,Prabhat Avasare,Jean-Yves Mignolet	10.1109/DATE.2005.91
Energy- and Performance-Driven NoC Communication Architecture Synthesis Using a Decomposition Approach.	Ümit Y. Ogras,Radu Marculescu	10.1109/DATE.2005.137
Applying UML and MDA to Real Systems Design.	Ian Oliver	10.1109/DATE.2005.65
Nonuniform Banking for Reducing Memory Energy Consumption.	Ozcan Ozturk 0001,Mahmut T. Kandemir	10.1109/DATE.2005.225
BB-GC: Basic-Block Level Garbage Collection.	Ozcan Ozturk 0001,Mahmut T. Kandemir,Mary Jane Irwin	10.1109/DATE.2005.80
Access Pattern-Based Code Compression for Memory-Constrained Embedded Systems.	Ozcan Ozturk 0001,Hendra Saputra,Mahmut T. Kandemir,Ibrahim Kolcu	10.1109/DATE.2005.46
Instruction Scheduling for Dynamic Hardware Configurations.	Elena Moscu Panainte,Koen Bertels,Stamatis Vassiliadis	10.1109/DATE.2005.184
Queue Management in Network Processors.	Ioannis Papaefstathiou,Theofanis Orphanoudakis,George Kornaros,Christopher Kachris,Ioannis Mavroidis,Aristides Nikologiannis	10.1109/DATE.2005.251
Evolutionary Optimization in Code-Based Test Compression.	Ilia Polian,Alejandro Czutro,Bernd Becker 0001	10.1109/DATE.2005.144
Worst-Case and Average-Case Analysis of n-Detection Test Sets.	Irith Pomeranz,Sudhakar M. Reddy	10.1109/DATE.2005.330
The Accidental Detection Index as a Fault Ordering Heuristic for Full-Scan Circuits.	Irith Pomeranz,Sudhakar M. Reddy	10.1109/DATE.2005.306
FPGA based Agile Algorithm-On-Demand Co-Processor.	Ramachandran Pradeep,S. Vinay,Sanjay Burman,V. Kamakoti 0001	10.1109/DATE.2005.160
Hardware Accelerated Collision Detection - An Architecture and Simulation Results.	Andreas Raabe,Blazej Bartyzel,Joachim K. Anlauf,Gabriel Zachmann	10.1109/DATE.2005.167
Lifetime Modeling of a Sensor Network.	Vivek Rai,Rabi N. Mahapatra	10.1109/DATE.2005.196
A Hybrid Prefetch Scheduling Heuristic to Minimize at Run-Time the Reconfiguration Overhead of Dynamically Reconfigurable Hardware.	Javier Resano,Daniel Mozos,Francky Catthoor	10.1109/DATE.2005.18
Generic Pipelined Processor Modeling and High Performance Cycle-Accurate Simulator Generation.	Mehrdad Reshadi,Nikil D. Dutt	10.1109/DATE.2005.166
A SoC Design Methodology Involving a UML 2.0 Profile for SystemC.	Elvinia Riccobene,Patrizia Scandurra,Alberto Rosti,Sara Bocchio	10.1109/DATE.2005.37
Model Reuse through Hardware Design Patterns.	Fernando Rincón,Francisco Moya,Jesús Barba,Juan Carlos López 0001	10.1109/DATE.2005.209
An Infrastructure to Functionally Test Designs Generated by Compilers Targeting FPGAs.	Rui Rodrigues 0004,João M. P. Cardoso	10.1109/DATE.2005.60
Is there a Market for SystemC Tools?	Wolfgang Rosenstiel,Reinaldo A. Bergamaschi,Frank Ghenassia,Thorsten Groetker,Masamichi Kawarabayashi,Marinus C. van Lier,Albrecht Mayer,Mike Meredith,Mark Milligan,Stuart Swan	10.1109/DATE.2005.190
Rapid Generation of Thermal-Safe Test Schedules.	Paul M. Rosinger,Bashir M. Al-Hashimi,Krishnendu Chakrabarty	10.1109/DATE.2005.252
A Fast Concurrent Power-Thermal Model for Sub-100nm Digital ICs.	José Luis Rosselló,Vicent Canals,Sebastià A. Bota,Ali Keshavarzi,Jaume Segura 0001	10.1109/DATE.2005.12
Behavioural Transformation to Improve Circuit Performance in High-Level Synthesis.	Rafael Ruiz-Sautua,María C. Molina,José M. Mendías,Román Hermida	10.1109/DATE.2005.81
Diagnostic and Detection Fault Collapsing for Multiple Output Circuits.	Raja K. K. R. Sandireddy,Vishwani D. Agrawal	10.1109/DATE.2005.121
Integrated Electronics in the Car and the Design Chain Evolution or Revolution?	Alberto L. Sangiovanni-Vincentelli	10.1109/DATE.2005.185
Fault-Trajectory Approach for Fault Diagnosis on Analog Circuits.	Carlos Eduardo Savioli,Claudio C. Czendrodi,José Vicente Calvano,Antonio Carneiro de Mesquita Filho	10.1109/DATE.2005.154
UML 2.0 - Overview and Perspectives in SoC Design.	Tim Schattkowsky	10.1109/DATE.2005.320
A Model-Based Approach for Executable Specifications on Reconfigurable Hardware.	Tim Schattkowsky,Wolfgang Müller 0003,Achim Rettberg	10.1109/DATE.2005.20
On the Analysis of Reed Solomon Coding for Resilience to Transient/Permanent Faults in Highly Reliable Memories.	Luca Schiano,Marco Ottavi,Fabrizio Lombardi,Salvatore Pontarelli,Adelio Salsano	10.1109/DATE.2005.227
Cycle Accurate Binary Translation for Simulation Acceleration in Rapid Prototyping of SoCs.	Jürgen Schnerr,Oliver Bringmann 0001,Wolfgang Rosenstiel	10.1109/DATE.2005.106
Mutation Sampling Technique for the Generation of Structural Test Data.	Mathieu Scholivé,Vincent Beroulle,Chantal Robach,Marie-Lise Flottes,Bruno Rouzeyre	10.1109/DATE.2005.220
Test Planning for Mixed-Signal SOCs with Wrapped Analog Cores.	Anuja Sehgal,Fang Liu 0029,Sule Ozev,Krishnendu Chakrabarty	10.1109/DATE.2005.303
Simultaneous Reduction of Dynamic and Static Power in Scan Structures.	Shervin Sharifi,Javid Jaffari,Mohammad Hosseinabady,Ali Afzali-Kusha,Zainalabedin Navabi	10.1109/DATE.2005.270
Functional Equivalence Checking for Verification of Algebraic Transformations on Array-Intensive Source Code.	K. C. Shashidhar,Maurice Bruynooghe,Francky Catthoor,Gerda Janssens	10.1109/DATE.2005.163
Pueblo: A Modern Pseudo-Boolean SAT Solver.	Hossein M. Sheini,Karem A. Sakallah	10.1109/DATE.2005.246
A Faster Counterexample Minimization Algorithm Based on Refutation Analysis.	ShengYu Shen,Ying Qin,Sikun Li	10.1109/DATE.2005.14
PBExplore: A Framework for Compiler-in-the-Loop Exploration of Partial Bypassing in Embedded Processors.	Aviral Shrivastava,Nikil D. Dutt,Alexandru Nicolau,Eugene Earlie	10.1109/DATE.2005.236
Area and Throughput Trade-Offs in the Design of Pipelined Discrete Wavelet Transform Architectures.	Sandro V. Silva,Sergio Bampi	10.1109/DATE.2005.66
Power Saving Techniques for Wireless LANs.	Tajana Simunic	10.1109/DATE.2005.242
Simulation Methodology for Analysis of Substrate Noise Impact on Analog / RF Circuits Including Interconnect Resistance.	Charlotte Soens,Geert Van der Plas,Piet Wambacq,Stéphane Donnay	10.1109/DATE.2005.268
Mixing Global and Local Competition in Genetic Optimization based Design Space Exploration of Analog Circuits.	Abhishek Somani,Partha Pratim Chakrabarti,Amit Patra	10.1109/DATE.2005.208
Simultaneous Partitioning and Frequency Assignment for On-Chip Bus Architectures.	Suresh Srinivasan,Lin Li 0002,Narayanan Vijaykrishnan	10.1109/DATE.2005.269
Hardware-Software Design of a Smart Sensor for Fully-Electronic DNA Hybridization Detection.	Claudio Stagni,Carlotta Guiducci,Massimo Lanzoni,Luca Benini,Bruno Riccò	10.1109/DATE.2005.173
Context Sensitive Performance Analysis of Automotive Applications.	Jan Staschulat,Rolf Ernst,Andreas Schulze,Fabian Wolf	10.1109/DATE.2005.103
A Coprocessor for Accelerating Visual Information Processing.	Walter Stechele,L. Alvado Cárcel,Stephan Herrmann 0002,J. Lidón Simón	10.1109/DATE.2005.8
xpipes Lite: A Synthesis Oriented Design Library For Networks on Chips.	Stergios Stergiou,Federico Angiolini,Salvatore Carta,Luigi Raffo,Davide Bertozzi,Giovanni De Micheli	10.1109/DATE.2005.1
A Decompilation Approach to Partitioning Software for Microprocessor/FPGA Platforms.	Greg Stitt,Frank Vahid	10.1109/DATE.2005.9
Distributed HW/SW-Partitioning for Embedded Reconfigurable Networks.	Thilo Streichert,Christian Haubelt,Jürgen Teich	10.1109/DATE.2005.123
Predictable Embedding of Large Data Structures in Multiprocessor Networks-on-Chip.	Sander Stuijk,Twan Basten,Bart Mesman,Marc Geilen	10.1109/DATE.2005.244
Design of Fault-Tolerant and Dynamically-Reconfigurable Microfluidic Biochips.	Fei Su,Krishnendu Chakrabarty	10.1109/DATE.2005.115
Yield Enhancement of Digital Microfluidics-Based Biochips Using Space Redundancy and Local Reconfiguration.	Fei Su,Krishnendu Chakrabarty,Vamsee K. Pamula	10.1109/DATE.2005.331
Nano-Sim: A Step Wise Equivalent Conductance based Statistical Simulator for Nanotechnology Circuit Design.	Bharat B. Sukhwani,Uday Padmanabhan,Janet Meiling Wang	10.1109/DATE.2005.221
IEEE 1149.4 Compatible ABMs for Basic RF Measurements.	Pekka Syri,Juha Häkkinen,Markku Moilanen	10.1109/DATE.2005.178
C Based Hardware Design for Wireless Applications.	Andrés Takach,Bryan Bowyer,Thomas Bollaert	10.1109/DATE.2005.87
OS Debugging Method Using a Lightweight Virtual Machine Monitor.	Tadashi Takeuchi	10.1109/DATE.2005.235
Defect Aware Test Patterns.	Huaxing Tang,Gang Chen 0011,Sudhakar M. Reddy,Chen Wang 0014,Janusz Rajski,Irith Pomeranz	10.1109/DATE.2005.110
MINLP Based Topology Synthesis for Delta Sigma Modulators Optimized for Signal Path Complexity, Sensitivity and Power Consumption.	Hua Tang,Ying Wei 0002,Alex Doboli	10.1109/DATE.2005.207
An Efficient Algorithm for Finding Double-Vertex Dominators in Circuit Graphs.	Maxim Teslenko,Elena Dubrova	10.1109/DATE.2005.53
CMOS-Based Biosensor Arrays.	Roland Thewes,Christian Paulus,Meinrad Schienle,Franz Hofmann,Alexander Frey,Ralf Brederlow,Marcin K. Augustyniak,Martin Jenkner,Björn Eversmann,Petra Schindler-Bauer,Melanie Atzesberger,Birgit Holzapfl,Gottfried Beer,Thomas Haneder,Hans-Christian Hanke	10.1109/DATE.2005.95
Performance Considerations for an Embedded Implementation of OMA DRM 2.	Daniel Thull,Roberto Sannino	10.1109/DATE.2005.237
Design Method for Constant Power Consumption of Differential Logic Circuits.	Kris Tiri,Ingrid Verbauwhede	10.1109/DATE.2005.113
A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs.	Kris Tiri,Ingrid Verbauwhede	10.1109/DATE.2005.44
Reliability-Centric High-Level Synthesis.	Suleyman Tosun,Nazanin Mansouri,Ercument Arvas,Mahmut T. Kandemir,Yuan Xie 0001	10.1109/DATE.2005.258
Leakage-Aware Interconnect for On-Chip Network.	Yuh-Fang Tsai,Narayanan Vijaykrishnan,Yuan Xie 0001,Mary Jane Irwin	10.1109/DATE.2005.195
UML 2 and SysML: An Approach to Deal with Complexity in SoC/NoC Design.	Yves Vanderperren,Wim Dehaene	10.1109/DATE.2005.319
Estimating Scalable Common-Denominator Laplace-Domain MIMO Models in an Errors-in-Variables Framework.	Gerd Vandersteen,Ludwig De Locht,Snezana Jenei,Yves Rolain,Rik Pintelon	10.1109/DATE.2005.140
Systematic Analysis of Active Clock Deskewing Systems Using Control Theory.	Vinil Varghese,Tom Chen 0001,Peter Michael Young	10.1109/DATE.2005.290
Low Power Oriented CMOS Circuit Optimization Protocol.	Alexandre Verle,Xavier Michel,Nadine Azémard,Philippe Maurine,Daniel Auvergne	10.1109/DATE.2005.202
Fast Dynamic Memory Integration in Co-Simulation Frameworks for Multiprocessor System on-Chip.	Oreste Villa,Patrick Schaumont,Ingrid Verbauwhede,Matteo Monchiero,Gianluca Palermo	10.1109/DATE.2005.153
An Improved Multi-Level Framework for Force-Directed Placement.	Kristofer Vorwerk,Andrew A. Kennings	10.1109/DATE.2005.59
EM Wave Coupling Noise Modeling Based on Chebyshev Approximation and Exact Moment Formulation.	Baohua Wang,Pinaki Mazumder	10.1109/DATE.2005.131
Systematic Analysis of Energy and Delay Impact of Very Deep Submicron Process Variability Effects in Embedded SRAM Modules.	Hua Wang,Miguel Miranda,Wim Dehaene,Francky Catthoor,Karen Maex	10.1109/DATE.2005.291
A Technology-Aware and Energy-Oriented Topology Exploration for On-Chip Networks.	Hangsheng Wang,Li-Shiuan Peh,Sharad Malik	10.1109/DATE.2005.40
A Fast Diagnosis Scheme for Distributed Small Embedded SRAMs.	Baosheng Wang,Yuejian Wu,André Ivanov	10.1109/DATE.2005.13
A Quality-of-Service Mechanism for Interconnection Networks in System-on-Chips.	Wolf-Dietrich Weber,Joe Chou,Ian Swarbrick,Drew Wingard	10.1109/DATE.2005.33
Influence of Memory Hierarchies on Predictability for Time Constrained Embedded Software.	Lars Wehmeyer,Peter Marwedel	10.1109/DATE.2005.183
Automatic Timing Model Generation by CFG Partitioning and Model Checking.	Ingomar Wenzel,Bernhard Rieder,Raimund Kirner,Peter P. Puschner	10.1109/DATE.2005.76
Multimedia Applications of Multiprocessor Systems-on-Chips.	Wayne H. Wolf	10.1109/DATE.2005.217
Scheduling of Soft Real-Time Systems for Context-Aware Applications.	Jennifer L. Wong,Weiping Liao,Fei Li 0003,Lei He 0001,Miodrag Potkonjak	10.1109/DATE.2005.265
SOC Testing Methodology and Practice.	Cheng-Wen Wu	10.1109/DATE.2005.273
Energy-Efficient, Utility Accrual Real-Time Scheduling Under the Unimodal Arbitrary Arrival Model.	Haisang Wu,Binoy Ravindran,E. Douglas Jensen	10.1109/DATE.2005.139
Buffer Insertion Considering Process Variation.	Jinjun Xiong,King Ho Tam,Lei He 0001	10.1109/DATE.2005.85
An Approximation Algorithm for Energy-Efficient Scheduling on A Chip Multiprocessor.	Chuan-Yue Yang,Jian-Jia Chen,Tei-Wei Kuo	10.1109/DATE.2005.51
Exact Synthesis of 3-Qubit Quantum Circuits from Non-Binary Quantum Gates Using Multiple-Valued Logic and Group Theory.	Guowu Yang,William N. N. Hung,Xiaoyu Song,Marek A. Perkowski	10.1109/DATE.2005.145
Extraction Error Modeling and Automated Model Debugging in High-Performance Low Power Custom Designs.	Yu-Shen Yang,Andreas G. Veneris,Paul J. Thadikaran,Srikanth Venkataraman	10.1109/DATE.2005.151
Power Attack Resistant Cryptosystem Design: A Dynamic Voltage and Frequency Switching Approach.	Shengqi Yang,Wayne H. Wolf,Narayanan Vijaykrishnan,Dimitrios N. Serpanos,Yuan Xie 0001	10.1109/DATE.2005.241
Quality-Driven Proactive Computation Elimination for Power-Aware Multimedia Processing.	Shrirang M. Yardi,Michael S. Hsiao,Thomas L. Martin,Dong S. Ha 0001	10.1109/DATE.2005.248
Assertion-Based Design Exploration of DVS in Network Processor Architectures.	Jia Yu 0008,Wei Wu 0024,Xi Chen 0024,Harry Hsieh,Jun Yang 0002,Felice Balarin	10.1109/DATE.2005.69
Statistical Timing Analysis with Extended Pseudo-Canonical Timing Model.	Lizheng Zhang,Weijen Chen,Yuhen Hu,Charlie Chung-Ping Chen	10.1109/DATE.2005.280
Defining an Enhanced RTL Semantics.	Shuqing Zhao,Daniel D. Gajski	10.1109/DATE.2005.111
Integrating UML into SoC Design Process.	Qiang Zhu 0005,Ryosuke Oishi,Takashi Hasegawa,Tsuneo Nakata	10.1109/DATE.2005.186
AutoMoDe - Model-Based Development of Automotive Software.	Dirk Ziegenbein,Peter Braun 0003,Ulrich Freund,Andreas Bauer 0002,Jan Romberg,Bernhard Schätz	10.1109/DATE.2005.77
Semiconductor Industry Disaggregation vs Reaggregation: Who Will be the Shark?	Yervant Zorian,Bill Frerichs,Dennis Wassung,Jim Ensel,Guri Stark,Mike Gianfagna,Kamalesh N. Ruparel	10.1109/DATE.2005.267
Reduction of CMOS Power Consumption and Signal Integrity Issues by Routing Optimization.	Paul Zuber,Armin Windschiegl,Raúl Medina Beltrán de Otálora,Walter Stechele,Andreas Herkersdorf	10.1109/DATE.2005.256
2005 Design, Automation and Test in Europe Conference and Exposition (DATE 2005), 7-11 March 2005, Munich, Germany		
A 97mW 110MS/s 12b Pipeline ADC Implemented in 0.18mum Digital CMOS.	Terje N. Andersen,Atle Briskemyr,Frode Telstø,Johnny Bjørnsen,Thomas E. Bonnerud,Bjørnar Hernes,Øystein Moldsvor	10.1109/DATE.2005.3
Testing Logic Cores using a BIST P1500 Compliant Approach: A Case of Study.	Paolo Bernardi,Guido Masera,Federico Quaglio,Matteo Sonza Reorda	10.1109/DATE.2005.305
An Integrated Design and Verification Methodology for Reconfigurable Multimedia Systems.	Michele Borgatti,Andrea Capello,Umberto Rossi,Jean-Luc Lambert,Imed Moussa,Franco Fummi,Graziano Pravadelli	10.1109/DATE.2005.61
Common Reusable Verification Environment for BCA and RTL Models.	Giuseppe Falconeri,Walid Naifer,Nizar Romdhane	10.1109/DATE.2005.96
A Partitioning Methodology for Accelerating Applications in Hybrid Reconfigurable Platforms.	Michalis D. Galanis,Athanasios Milidonis,George Theodoridis,Dimitrios Soudris,Constantinos E. Goutis	10.1109/DATE.2005.29
On the Design and Verification Methodology of the Look-Aside Interface.	Ali Habibi,Asif Iqbal Ahmed,Otmane Aït Mohamed,Sofiène Tahar	10.1109/DATE.2005.228
Using Mobilize Power Management IP for Dynamic &amp; Static Power Reduction in SoC at 130 nm.	Dan Hillman	10.1109/DATE.2005.324
A CMOS-Based Tactile Sensor for Continuous Blood Pressure Monitoring.	Kay-Uwe Kirstein,Jan Sedivý,Tomi Salo,Christoph Hagleitner,Tobias Vancura,Andreas Hierlemann	10.1109/DATE.2005.4
An Assembler Driven Verification Methodology (ADVM).	John S. MacBeth,Dietmar Heinz,Ken Gray	10.1109/DATE.2005.52
MultiNoC: A Multiprocessing System Enabled by a Network on Chip.	Aline Mello 0001,Leandro Möller,Ney Calazans,Fernando Gehm Moraes	10.1109/DATE.2005.218
Evaluation of SystemC Modelling of Reconfigurable Embedded Systems.	Tero Rissa,Adam Donlin,Wayne Luk	10.1109/DATE.2005.143
A 6bit, 1.2GSps Low-Power Flash-ADC in 0.13µm Digital CMOS.	Christoph Sandner,Martin Clara,Andreas Santner,Thomas Hartig,Franz Kuttner	10.1109/DATE.2005.2
Optical Receiver IC for CD/DVD/Blue-Laser Application.	Johannes Sturm,Martin Leifhelm,Harald Schatzmayr,Stefan Groiss,Horst Zimmermann	10.1109/DATE.2005.232
Hardware Support for QoS-based Function Allocation in Reconfigurable Systems.	Michael Ullmann,Wansheng Jin,Jürgen Becker 0001	10.1109/DATE.2005.172
A Formal Verification Methodology for Checking Data Integrity.	Yasushi Umezawa,Takeshi Shimizu	10.1109/DATE.2005.15
