#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000943850 .scope module, "testbench" "testbench" 2 35;
 .timescale 0 0;
v0000000000997470_0 .var "A", 0 0;
v00000000009976f0_0 .var "B", 0 0;
v0000000000997150_0 .var "C", 0 0;
v0000000000996a70_0 .net "out", 0 0, v0000000000996930_0;  1 drivers
v00000000009970b0_0 .net "w1", 0 0, v0000000000912c10_0;  1 drivers
v00000000009975b0_0 .net "w2", 0 0, v0000000000997330_0;  1 drivers
v0000000000996b10_0 .net "w3", 0 0, v0000000000996890_0;  1 drivers
v00000000009973d0_0 .net "w4", 0 0, v0000000000aeea60_0;  1 drivers
v0000000000996ed0_0 .net "w5", 0 0, v0000000000912ee0_0;  1 drivers
S_0000000000aee8d0 .scope module, "AND1" "AND" 2 43, 2 1 0, S_0000000000943850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v00000000009439e0_0 .net "A", 0 0, v0000000000912c10_0;  alias, 1 drivers
v0000000000943a80_0 .net "B", 0 0, v0000000000997330_0;  alias, 1 drivers
v0000000000aeea60_0 .var "C", 0 0;
E_0000000000937b10 .event edge, v0000000000943a80_0, v00000000009439e0_0;
S_0000000000aeeb00 .scope module, "NOT1" "NOT" 2 39, 2 23 0, S_0000000000943850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "B";
v0000000000912b70_0 .net "A", 0 0, v0000000000997470_0;  1 drivers
v0000000000912c10_0 .var "B", 0 0;
E_0000000000937650 .event edge, v0000000000912b70_0;
S_0000000000912cb0 .scope module, "NOT2" "NOT" 2 44, 2 23 0, S_0000000000943850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "B";
v0000000000912e40_0 .net "A", 0 0, v0000000000996890_0;  alias, 1 drivers
v0000000000912ee0_0 .var "B", 0 0;
E_0000000000937750 .event edge, v0000000000912e40_0;
S_00000000009361a0 .scope module, "OR1" "OR" 2 40, 2 12 0, S_0000000000943850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v0000000000997010_0 .net "A", 0 0, v00000000009976f0_0;  1 drivers
v0000000000997650_0 .net "B", 0 0, v0000000000997150_0;  1 drivers
v0000000000997330_0 .var "C", 0 0;
E_0000000000937a50 .event edge, v0000000000997650_0, v0000000000997010_0;
S_0000000000942780 .scope module, "OR2" "OR" 2 41, 2 12 0, S_0000000000943850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v0000000000997790_0 .net "A", 0 0, v0000000000997470_0;  alias, 1 drivers
v00000000009969d0_0 .net "B", 0 0, v00000000009976f0_0;  alias, 1 drivers
v0000000000996890_0 .var "C", 0 0;
E_0000000000938090 .event edge, v0000000000997010_0, v0000000000912b70_0;
S_0000000000942910 .scope module, "OR3" "OR" 2 46, 2 12 0, S_0000000000943850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
v0000000000996c50_0 .net "A", 0 0, v0000000000aeea60_0;  alias, 1 drivers
v0000000000996e30_0 .net "B", 0 0, v0000000000912ee0_0;  alias, 1 drivers
v0000000000996930_0 .var "C", 0 0;
E_0000000000937f90 .event edge, v0000000000912ee0_0, v0000000000aeea60_0;
    .scope S_0000000000aeeb00;
T_0 ;
    %wait E_0000000000937650;
    %load/vec4 v0000000000912b70_0;
    %nor/r;
    %store/vec4 v0000000000912c10_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000009361a0;
T_1 ;
    %wait E_0000000000937a50;
    %load/vec4 v0000000000997010_0;
    %load/vec4 v0000000000997650_0;
    %or;
    %store/vec4 v0000000000997330_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000942780;
T_2 ;
    %wait E_0000000000938090;
    %load/vec4 v0000000000997790_0;
    %load/vec4 v00000000009969d0_0;
    %or;
    %store/vec4 v0000000000996890_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000aee8d0;
T_3 ;
    %wait E_0000000000937b10;
    %load/vec4 v00000000009439e0_0;
    %load/vec4 v0000000000943a80_0;
    %and;
    %store/vec4 v0000000000aeea60_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000912cb0;
T_4 ;
    %wait E_0000000000937750;
    %load/vec4 v0000000000912e40_0;
    %nor/r;
    %store/vec4 v0000000000912ee0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000942910;
T_5 ;
    %wait E_0000000000937f90;
    %load/vec4 v0000000000996c50_0;
    %load/vec4 v0000000000996e30_0;
    %or;
    %store/vec4 v0000000000996930_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000943850;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000997470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009976f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000997150_0, 0;
    %delay 1, 0;
    %vpi_call 2 52 "$display", "A=%b, B=%b, C=%b out=%b", v0000000000997470_0, v00000000009976f0_0, v0000000000997150_0, v0000000000996a70_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000997470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009976f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000997150_0, 0;
    %delay 1, 0;
    %vpi_call 2 55 "$display", "A=%b, B=%b, C=%b out=%b", v0000000000997470_0, v00000000009976f0_0, v0000000000997150_0, v0000000000996a70_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000997470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009976f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000997150_0, 0;
    %delay 1, 0;
    %vpi_call 2 58 "$display", "A=%b, B=%b, C=%b out=%b", v0000000000997470_0, v00000000009976f0_0, v0000000000997150_0, v0000000000996a70_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000997470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009976f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000997150_0, 0;
    %delay 1, 0;
    %vpi_call 2 61 "$display", "A=%b, B=%b, C=%b out=%b", v0000000000997470_0, v00000000009976f0_0, v0000000000997150_0, v0000000000996a70_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000997470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009976f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000997150_0, 0;
    %delay 1, 0;
    %vpi_call 2 64 "$display", "A=%b, B=%b, C=%b out=%b", v0000000000997470_0, v00000000009976f0_0, v0000000000997150_0, v0000000000996a70_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000997470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009976f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000997150_0, 0;
    %delay 1, 0;
    %vpi_call 2 67 "$display", "A=%b, B=%b, C=%b out=%b", v0000000000997470_0, v00000000009976f0_0, v0000000000997150_0, v0000000000996a70_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000997470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009976f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000997150_0, 0;
    %delay 1, 0;
    %vpi_call 2 70 "$display", "A=%b, B=%b, C=%b out=%b", v0000000000997470_0, v00000000009976f0_0, v0000000000997150_0, v0000000000996a70_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000997470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009976f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000997150_0, 0;
    %delay 1, 0;
    %vpi_call 2 73 "$display", "A=%b, B=%b, C=%b out=%b", v0000000000997470_0, v00000000009976f0_0, v0000000000997150_0, v0000000000996a70_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\porti_var_1.v";
