<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p999" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_999{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_999{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_999{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_999{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_999{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t6_999{left:96px;bottom:1017px;letter-spacing:0.09px;word-spacing:-0.4px;}
#t7_999{left:96px;bottom:996px;letter-spacing:0.02px;word-spacing:-0.4px;}
#t8_999{left:96px;bottom:974px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_999{left:96px;bottom:953px;letter-spacing:0.12px;word-spacing:-0.69px;}
#ta_999{left:96px;bottom:931px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tb_999{left:96px;bottom:892px;letter-spacing:0.14px;}
#tc_999{left:168px;bottom:892px;letter-spacing:0.16px;word-spacing:0.02px;}
#td_999{left:96px;bottom:856px;letter-spacing:0.12px;word-spacing:-0.45px;}
#te_999{left:96px;bottom:835px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tf_999{left:189px;bottom:835px;letter-spacing:0.14px;}
#tg_999{left:216px;bottom:835px;letter-spacing:0.12px;word-spacing:-0.45px;}
#th_999{left:96px;bottom:799px;letter-spacing:-0.13px;word-spacing:0.03px;}
#ti_999{left:261px;bottom:798px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tj_999{left:96px;bottom:777px;letter-spacing:0.13px;word-spacing:-0.44px;}
#tk_999{left:96px;bottom:755px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tl_999{left:184px;bottom:625px;letter-spacing:0.16px;word-spacing:0.49px;}
#tm_999{left:266px;bottom:625px;}
#tn_999{left:272px;bottom:625px;letter-spacing:0.12px;}
#to_999{left:305px;bottom:625px;letter-spacing:0.15px;word-spacing:0.03px;}
#tp_999{left:96px;bottom:578px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tq_999{left:96px;bottom:541px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tr_999{left:250px;bottom:541px;letter-spacing:0.12px;word-spacing:-0.46px;}
#ts_999{left:96px;bottom:519px;letter-spacing:-0.1px;}
#tt_999{left:105px;bottom:717px;letter-spacing:-0.13px;}
#tu_999{left:428px;bottom:717px;letter-spacing:-0.13px;}
#tv_999{left:460px;bottom:717px;letter-spacing:-0.13px;}
#tw_999{left:557px;bottom:717px;letter-spacing:-0.22px;}
#tx_999{left:589px;bottom:717px;letter-spacing:-0.13px;}
#ty_999{left:689px;bottom:717px;}
#tz_999{left:722px;bottom:717px;}
#t10_999{left:818px;bottom:717px;}
#t11_999{left:231px;bottom:680px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t12_999{left:488px;bottom:680px;letter-spacing:-0.17px;}
#t13_999{left:604px;bottom:680px;letter-spacing:-0.17px;}
#t14_999{left:741px;bottom:680px;letter-spacing:-0.17px;}
#t15_999{left:164px;bottom:480px;letter-spacing:-0.12px;word-spacing:1.08px;}
#t16_999{left:236px;bottom:480px;}
#t17_999{left:242px;bottom:480px;letter-spacing:0.14px;}
#t18_999{left:285px;bottom:480px;letter-spacing:0.17px;word-spacing:0.04px;}
#t19_999{left:173px;bottom:451px;letter-spacing:0.1px;}
#t1a_999{left:462px;bottom:451px;letter-spacing:0.12px;}
#t1b_999{left:178px;bottom:427px;letter-spacing:0.12px;}
#t1c_999{left:223px;bottom:427px;letter-spacing:0.13px;word-spacing:0.04px;}
#t1d_999{left:187px;bottom:391px;}
#t1e_999{left:223px;bottom:402px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1f_999{left:223px;bottom:381px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1g_999{left:187px;bottom:347px;}
#t1h_999{left:223px;bottom:356px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1i_999{left:223px;bottom:338px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1j_999{left:187px;bottom:304px;}
#t1k_999{left:223px;bottom:313px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1l_999{left:223px;bottom:295px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1m_999{left:187px;bottom:260px;}
#t1n_999{left:223px;bottom:271px;letter-spacing:0.11px;word-spacing:0.04px;}
#t1o_999{left:223px;bottom:249px;letter-spacing:0.12px;}
#t1p_999{left:187px;bottom:214px;}
#t1q_999{left:223px;bottom:225px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1r_999{left:223px;bottom:203px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t1s_999{left:187px;bottom:168px;}
#t1t_999{left:223px;bottom:179px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1u_999{left:223px;bottom:158px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1v_999{left:187px;bottom:133px;}
#t1w_999{left:223px;bottom:133px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1x_999{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_999{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_999{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_999{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_999{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_999{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_999{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_999{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s8_999{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s9_999{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.sa_999{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sb_999{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.sc_999{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts999" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg999Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg999" style="-webkit-user-select: none;"><object width="935" height="1210" data="999/999.svg" type="image/svg+xml" id="pdf999" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_999" class="t s1_999">Secure Virtual Machine </span><span id="t2_999" class="t s2_999">544 </span>
<span id="t3_999" class="t s3_999">24593—Rev. 3.41—June 2023 </span><span id="t4_999" class="t s3_999">AMD64 Technology </span>
<span id="t5_999" class="t s4_999">For example, to write the DEV_BASE_HI register for protection domain number 2, software sets </span>
<span id="t6_999" class="t s4_999">DEV_OP.FUNCTION to 1, and DEV_OP.INDEX to 2, and then writes the desired 32-bit value into </span>
<span id="t7_999" class="t s4_999">DEV_DATA. As the DEV_OP and DEV_DATA registers are accessed through PCI config space </span>
<span id="t8_999" class="t s4_999">(ports 0CF8h–0CFFh), they may be secured from unauthorized access by software executing on the </span>
<span id="t9_999" class="t s4_999">processor by appropriate settings in the SVM I/O protection bitmap. These registers are also protected </span>
<span id="ta_999" class="t s4_999">by the host bridge from external access as described in “Config Space Accesses” on page 541. </span>
<span id="tb_999" class="t s5_999">15.24.6 </span><span id="tc_999" class="t s5_999">DEV Control and Status Registers </span>
<span id="td_999" class="t s4_999">The DEV control and status registers are accessible by means of the indirection mechanism; these </span>
<span id="te_999" class="t s4_999">registers are </span><span id="tf_999" class="t s6_999">not </span><span id="tg_999" class="t s4_999">directly visible in PCI config space. </span>
<span id="th_999" class="t s7_999">DEV_CAP Register. </span><span id="ti_999" class="t s4_999">Read-only register; holds implementation specific information: the number of </span>
<span id="tj_999" class="t s4_999">protection domains supported, the number of DEV_MAP registers (which map device/unit IDs to </span>
<span id="tk_999" class="t s4_999">domain numbers), and the revision ID. </span>
<span id="tl_999" class="t s5_999">Figure 15</span><span id="tm_999" class="t s8_999">-</span><span id="tn_999" class="t s5_999">8. </span><span id="to_999" class="t s5_999">Format of DEV_CAP Register (in PCI Config Space) </span>
<span id="tp_999" class="t s4_999">The initial implementation provide four domains and three map registers. </span>
<span id="tq_999" class="t s7_999">DEV_CR Register. </span><span id="tr_999" class="t s4_999">This is the main control register for the DEV mechanism; it is cleared to zero by </span>
<span id="ts_999" class="t s4_999">RESET. </span>
<span id="tt_999" class="t s9_999">31 </span><span id="tu_999" class="t s9_999">24 </span><span id="tv_999" class="t s9_999">23 </span><span id="tw_999" class="t s9_999">16 </span><span id="tx_999" class="t s9_999">15 </span><span id="ty_999" class="t s9_999">8 </span><span id="tz_999" class="t s9_999">7 </span><span id="t10_999" class="t s9_999">0 </span>
<span id="t11_999" class="t s9_999">Reserved, RAZ </span><span id="t12_999" class="t s9_999">N_MAPS </span><span id="t13_999" class="t s9_999">N_DOMAINS </span><span id="t14_999" class="t s9_999">REVISION </span>
<span id="t15_999" class="t s5_999">Table 15</span><span id="t16_999" class="t s8_999">-</span><span id="t17_999" class="t s5_999">18. </span><span id="t18_999" class="t s5_999">DEV_CR Control Register </span>
<span id="t19_999" class="t sa_999">Bit(s) </span><span id="t1a_999" class="t sa_999">Definition </span>
<span id="t1b_999" class="t sb_999">31:7 </span><span id="t1c_999" class="t sb_999">Reserved, MBZ </span>
<span id="t1d_999" class="t sb_999">6 </span>
<span id="t1e_999" class="t sb_999">DEV table walk probe disable. </span>
<span id="t1f_999" class="t sb_999">0 = Use probe on DEV walk; 1 = Do not use probe </span>
<span id="t1g_999" class="t sb_999">5 </span>
<span id="t1h_999" class="t sb_999">SL_DEV_EN. Enable bit for limited memory protection, see Section 15.24.8 on </span>
<span id="t1i_999" class="t sb_999">page 546. Set to “1” by SKINIT instruction, can be cleared by software. </span>
<span id="t1j_999" class="t sb_999">4 </span>
<span id="t1k_999" class="t sb_999">Invalidate DEV cache. Software must set this bit to 1 to invalidate the DEV cache; </span>
<span id="t1l_999" class="t sb_999">cleared by hardware when invalidation is complete. </span>
<span id="t1m_999" class="t sb_999">3 </span>
<span id="t1n_999" class="t sb_999">Enable MCE reporting. </span>
<span id="t1o_999" class="t sb_999">0 = Do not generate MCE; 1 = Generate MCE on errors. </span>
<span id="t1p_999" class="t sb_999">2 </span>
<span id="t1q_999" class="t sb_999">I/O space protection enable (IOSPEN) </span>
<span id="t1r_999" class="t sb_999">0 = Allow upstream I/O cycles; 1 = Block. </span>
<span id="t1s_999" class="t sb_999">1 </span>
<span id="t1t_999" class="t sb_999">Memory clear disable. If non-zero, memory-clearing on reset is disabled. </span>
<span id="t1u_999" class="t sb_999">This bit is not writable until the memory is enabled. </span>
<span id="t1v_999" class="t sb_999">0 </span><span id="t1w_999" class="t sb_999">DEV global enable bit. If zero, DEV protection is turned off. </span>
<span id="t1x_999" class="t sc_999">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
