INFO-FLOW: Workspace /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1 opened at Wed Feb 09 15:34:14 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/lorenzo/Programs/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/lorenzo/Programs/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 1.25 sec.
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.35 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.35 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../src/ban_s3.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../src/ban_s3.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang ../src/ban_s3.cpp -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.cpp.clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top ban_interface -name=ban_interface 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.25 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.2 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/all.directive.json -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.19 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.24 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.38 sec.
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.41 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.2 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.bc -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp.clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.24 sec.
INFO: [HLS 200-10] Analyzing design file '../src/ban_interface.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../src/ban_interface.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang ../src/ban_interface.cpp -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.cpp.clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top ban_interface -name=ban_interface 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.22 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.2 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/all.directive.json -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.33 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.23 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.25 sec.
Command       clang_tidy done; 0.25 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.18 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot -I /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.bc -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp.clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.22 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.42 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.6 seconds; current allocated memory: 418.816 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.g.bc" "/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.g.bc"  
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_s3.g.bc /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.g.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.0.bc > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.72 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.72 sec.
Execute       run_link_or_opt -opt -out /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ban_interface -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ban_interface -reflow-float-conversion -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.61 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.61 sec.
Execute       run_link_or_opt -out /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ban_interface 
Execute         ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ban_interface -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/lorenzo/Programs/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=ban_interface -mllvm -hls-db-dir -mllvm /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.41 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.24)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.36)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.33)' (../src/ban_s3.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.24.36)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::_sum(Ban const&, Ban const&, int) (.24.33)' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-(Ban const&) const' (../src/ban_s3.h:70:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.48)' into 'Ban::Ban(int, float const*) (.45)' (../src/ban_s3.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.45)' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::mul_body(Ban const&) const (.42)' (../src/ban_s3.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const (.42)' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:166:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const' (../src/ban_s3.cpp:166:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'Ban::operator-=(Ban const&)' (../src/ban_s3.h:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(Ban const&) (.27)' into 'Ban::operator-=(Ban const&)' (../src/ban_s3.h:74:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'Ban::operator/=(Ban const&)' (../src/ban_s3.h:76:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'abs(Ban const&)' (../src/ban_s3.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.45)' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'Ban::operator!=(Ban const&) const' (../src/ban_s3.h:86:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>(Ban const&) const' (../src/ban_s3.h:88:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator<=(Ban const&) const' (../src/ban_s3.h:89:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'Ban::operator>=(Ban const&) const' (../src/ban_s3.h:90:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.45)' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator*(float) const' (../src/ban_s3.cpp:341:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(float) const' (../src/ban_s3.cpp:353:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'Ban::operator*=(float)' (../src/ban_s3.h:99:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'Ban::operator/=(float)' (../src/ban_s3.h:100:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator+(float) const (.63)' (../src/ban_s3.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*) (.45)' into 'Ban::operator+(float) const (.63)' (../src/ban_s3.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'operator-(float, Ban const&)' (../src/ban_s3.h:103:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'operator*(float, Ban const&)' (../src/ban_s3.h:104:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.12)' into 'Ban::operator/(Ban const&) const (.66)' (../src/ban_s3.cpp:166:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.18)' into 'Ban::operator/(Ban const&) const (.66)' (../src/ban_s3.cpp:166:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(float)' into 'operator/(float, Ban const&)' (../src/ban_s3.h:105:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const (.66)' into 'operator/(float, Ban const&)' (../src/ban_s3.h:105:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator!=(float) const' (../src/ban_s3.h:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>(float) const' (../src/ban_s3.h:110:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:111:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator<=(float) const' (../src/ban_s3.h:111:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'Ban::operator>=(float) const' (../src/ban_s3.h:112:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'operator==(float, Ban const&)' (../src/ban_s3.h:114:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'operator!=(float, Ban const&)' (../src/ban_s3.h:115:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'operator<=(float, Ban const&)' (../src/ban_s3.h:118:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'operator>=(float, Ban const&)' (../src/ban_s3.h:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'operator>=(float, Ban const&)' (../src/ban_s3.h:119:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-() const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'abs(Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(Ban const&) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+=(float)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator-=(float)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator*=(float)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator/=(float)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator+(float, Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator-(float, Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator*(float, Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator!=(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator<=(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator>=(float) const' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator==(float, Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator!=(float, Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'operator<=(float, Ban const&)' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op2' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-241] Aggregating scalar variable 'b_op1' with compact=bit mode in 128-bits (../src/ban_interface.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.103.131)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.103.131)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.103.131)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.103.131)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_sum(Ban const&, Ban const&, int) (.24.103.131)' (../src/ban_s3.cpp:60:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:95:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const' (../src/ban_s3.cpp:83:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:56:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:71:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:70:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:61:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:69:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:92:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:86:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(Ban const&) const (.3)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:116:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:115:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:114:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator*(Ban const&) const' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*) (.109.122)' (../src/ban_s3.cpp:140:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*) (.109.122)' (../src/ban_s3.cpp:116:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*) (.109.122)' (../src/ban_s3.cpp:115:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*) (.109.122)' (../src/ban_s3.cpp:114:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*) (.109.122)' (../src/ban_s3.cpp:144:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*) (.109.122)' (../src/ban_s3.cpp:143:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/=(Ban const&)' (../src/ban_s3.cpp:170:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'Ban::operator/=(Ban const&)' (../src/ban_s3.h:76:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/=(Ban const&)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator/=(Ban const&)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:280:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:279:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:272:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'sqrt(Ban const&)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:304:10)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:328:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:324:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:323:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::operator+(float) const' (../src/ban_s3.cpp:307:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:140:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:144:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban_s3.cpp:143:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'operator>=(float, Ban const&)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'operator>=(float, Ban const&)' (../src/ban_s3.cpp:246:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'operator>=(float, Ban const&)' (../src/ban_s3.cpp:246:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'operator>=(float, Ban const&)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'operator>=(float, Ban const&)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:105:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_union.outputs' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_interface.cpp:177:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:246:134)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:246:107)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:243:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:49)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:39)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:27:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:342:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.h:100:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:358:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.h:99:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.h:98:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:170:6)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.h:97:37)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:225:128)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:225:119)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:222:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:222:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:221:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:216:94)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:216:56)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:221:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:82)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:72)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:58)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:48)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:23:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.h:73:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.cpp:264:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'ban_interface(Ban&, Ban const&, float, op_type)' (../src/ban_s3.h:75:46)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.88 seconds. CPU system time: 0.25 seconds. Elapsed time: 4.14 seconds; current allocated memory: 422.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 422.141 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top ban_interface -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.0.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 427.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.1.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body.1' into 'Ban::operator/=' (../src/ban_s3.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'operator/' (../src/ban_s3.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body.1' into 'ban_interface' (../src/ban_s3.cpp:174) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 432.742 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.g.1.bc to /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.o.1.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:170) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:170) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num.2' (../src/ban_s3.h:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.num' (../src/ban_s3.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1.i244' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1.i.i' automatically.
INFO: [XFORM 203-102] Partitioning array 'b.num.1' (../src/ban_s3.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1.i218' automatically.
INFO: [XFORM 203-102] Partitioning array 'c.num' (../src/ban_s3.cpp:170) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.num.2' (../src/ban_s3.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp5.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp14.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp45.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i417' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp.1.i404' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp27.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp29.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp39.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'ref.tmp41.1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i417' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp.1.i404' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp27.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp29.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp39.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp41.1' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body.1' into 'Ban::operator/=' (../src/ban_s3.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body' into 'operator/' (../src/ban_s3.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::_div_body.1' into 'ban_interface' (../src/ban_s3.cpp:174) automatically.
Command         transform done; 0.29 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:119:34) to (../src/ban_s3.h:119:52) in function 'operator>='... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:264:5) to (../src/ban_interface.cpp:47:13) in function 'ban_interface'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:55:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:23:11) to (../src/ban_interface.cpp:59:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:214:13) to (../src/ban_interface.cpp:63:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:214:13) to (../src/ban_interface.cpp:67:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:214:13) to (../src/ban_interface.cpp:71:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:214:13) to (../src/ban_interface.cpp:75:13) in function 'ban_interface'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:341:22) to (../src/ban_interface.cpp:87:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:353:22) to (../src/ban_interface.cpp:91:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:341:22) to (../src/ban_interface.cpp:103:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:353:22) to (../src/ban_interface.cpp:107:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:104:32) to (../src/ban_interface.cpp:119:13) in function 'ban_interface'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:26:24) to (../src/ban_interface.cpp:127:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:108:27) to (../src/ban_interface.cpp:131:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:239:23) to (../src/ban_interface.cpp:135:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:110:26) to (../src/ban_interface.cpp:139:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:111:27) to (../src/ban_interface.cpp:143:13) in function 'ban_interface'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:112:27) to (../src/ban_interface.cpp:147:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:114:34) to (../src/ban_interface.cpp:151:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:115:34) to (../src/ban_interface.cpp:155:13) in function 'ban_interface'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:118:34) to (../src/ban_interface.cpp:159:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.h:118:34) to (../src/ban_interface.cpp:167:13) in function 'ban_interface'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:170:6) to (../src/ban_s3.cpp:178:2) in function 'Ban::operator/='... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:79:31) to (../src/ban_s3.cpp:102:1) in function 'Ban::operator+.3'... converting 24 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:300:22) to (../src/ban_s3.cpp:339:1) in function 'Ban::operator+.2'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:0) to (../src/ban_s3.cpp:339:1) in function 'Ban::operator+'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban_s3.cpp:27:13) to (../src/ban_s3.cpp:137:1) in function 'Ban::operator*'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../src/ban_s3.cpp:76:2) in function 'Ban::_sum'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'ban_interface' (../src/ban_s3.h:103) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'operator>=' (../src/ban_s3.h:27:52)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ban_interface' (../src/ban_s3.cpp:8:3)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Ban::operator*' (../src/ban_s3.cpp:27:1)...6 expression(s) balanced.
Command         transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 463.082 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.o.2.bc -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 553.590 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.95 sec.
Command     elaborate done; 8.7 sec.
Execute     ap_eval exec zip -j /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'ban_interface' ...
Execute       ap_set_top_model ban_interface 
WARNING: [SYN 201-103] Legalizing function name 'operator>=' to 'operator_ge'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.2' to 'operator_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator/=' to 'operator_div_assign'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.3' to 'operator_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator+.1' to 'operator_1'.
Execute       get_model_list ban_interface -filter all-wo-channel -topdown 
Execute       preproc_iomode -model ban_interface 
Execute       preproc_iomode -model operator+.1 
Execute       preproc_iomode -model _sum 
Execute       preproc_iomode -model operator+.3 
Execute       preproc_iomode -model operator* 
Execute       preproc_iomode -model operator/= 
Execute       preproc_iomode -model sqrt 
Execute       preproc_iomode -model operator+.2 
Execute       preproc_iomode -model operator/ 
Execute       preproc_iomode -model operator>= 
Execute       get_model_list ban_interface -filter all-wo-channel 
INFO-FLOW: Model list for configure: operator>= operator/ operator+.2 sqrt operator/= operator* operator+.3 _sum operator+.1 ban_interface
INFO-FLOW: Configuring Module : operator>= ...
Execute       set_default_model operator>= 
Execute       apply_spec_resource_limit operator>= 
INFO-FLOW: Configuring Module : operator/ ...
Execute       set_default_model operator/ 
Execute       apply_spec_resource_limit operator/ 
INFO-FLOW: Configuring Module : operator+.2 ...
Execute       set_default_model operator+.2 
Execute       apply_spec_resource_limit operator+.2 
INFO-FLOW: Configuring Module : sqrt ...
Execute       set_default_model sqrt 
Execute       apply_spec_resource_limit sqrt 
INFO-FLOW: Configuring Module : operator/= ...
Execute       set_default_model operator/= 
Execute       apply_spec_resource_limit operator/= 
INFO-FLOW: Configuring Module : operator* ...
Execute       set_default_model operator* 
Execute       apply_spec_resource_limit operator* 
INFO-FLOW: Configuring Module : operator+.3 ...
Execute       set_default_model operator+.3 
Execute       apply_spec_resource_limit operator+.3 
INFO-FLOW: Configuring Module : _sum ...
Execute       set_default_model _sum 
Execute       apply_spec_resource_limit _sum 
INFO-FLOW: Configuring Module : operator+.1 ...
Execute       set_default_model operator+.1 
Execute       apply_spec_resource_limit operator+.1 
INFO-FLOW: Configuring Module : ban_interface ...
Execute       set_default_model ban_interface 
Execute       apply_spec_resource_limit ban_interface 
INFO-FLOW: Model list for preprocess: operator>= operator/ operator+.2 sqrt operator/= operator* operator+.3 _sum operator+.1 ban_interface
INFO-FLOW: Preprocessing Module: operator>= ...
Execute       set_default_model operator>= 
Execute       cdfg_preprocess -model operator>= 
Execute       rtl_gen_preprocess operator>= 
INFO-FLOW: Preprocessing Module: operator/ ...
Execute       set_default_model operator/ 
Execute       cdfg_preprocess -model operator/ 
Execute       rtl_gen_preprocess operator/ 
INFO-FLOW: Preprocessing Module: operator+.2 ...
Execute       set_default_model operator+.2 
Execute       cdfg_preprocess -model operator+.2 
Execute       rtl_gen_preprocess operator+.2 
INFO-FLOW: Preprocessing Module: sqrt ...
Execute       set_default_model sqrt 
Execute       cdfg_preprocess -model sqrt 
Execute       rtl_gen_preprocess sqrt 
INFO-FLOW: Preprocessing Module: operator/= ...
Execute       set_default_model operator/= 
Execute       cdfg_preprocess -model operator/= 
Execute       rtl_gen_preprocess operator/= 
INFO-FLOW: Preprocessing Module: operator* ...
Execute       set_default_model operator* 
Execute       cdfg_preprocess -model operator* 
Execute       rtl_gen_preprocess operator* 
INFO-FLOW: Preprocessing Module: operator+.3 ...
Execute       set_default_model operator+.3 
Execute       cdfg_preprocess -model operator+.3 
Execute       rtl_gen_preprocess operator+.3 
INFO-FLOW: Preprocessing Module: _sum ...
Execute       set_default_model _sum 
Execute       cdfg_preprocess -model _sum 
Execute       rtl_gen_preprocess _sum 
INFO-FLOW: Preprocessing Module: operator+.1 ...
Execute       set_default_model operator+.1 
Execute       cdfg_preprocess -model operator+.1 
Execute       rtl_gen_preprocess operator+.1 
INFO-FLOW: Preprocessing Module: ban_interface ...
Execute       set_default_model ban_interface 
Execute       cdfg_preprocess -model ban_interface 
Execute       rtl_gen_preprocess ban_interface 
INFO-FLOW: Model list for synthesis: operator>= operator/ operator+.2 sqrt operator/= operator* operator+.3 _sum operator+.1 ban_interface
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_ge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator>= 
Execute       schedule -model operator>= 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 556.266 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_ge.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_ge.sched.adb -f 
INFO-FLOW: Finish scheduling operator>=.
Execute       set_default_model operator>= 
Execute       bind -model operator>= 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 556.266 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_ge.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_ge.bind.adb -f 
INFO-FLOW: Finish binding operator>=.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/ 
Execute       schedule -model operator/ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 557.516 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div.sched.adb -f 
INFO-FLOW: Finish scheduling operator/.
Execute       set_default_model operator/ 
Execute       bind -model operator/ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 557.516 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div.bind.adb -f 
INFO-FLOW: Finish binding operator/.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.2 
Execute       schedule -model operator+.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 558.320 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_2.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.2.
Execute       set_default_model operator+.2 
Execute       bind -model operator+.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 558.320 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_2.bind.adb -f 
INFO-FLOW: Finish binding operator+.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sqrt 
Execute       schedule -model sqrt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 559.195 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/sqrt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/sqrt.sched.adb -f 
INFO-FLOW: Finish scheduling sqrt.
Execute       set_default_model sqrt 
Execute       bind -model sqrt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 559.195 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/sqrt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/sqrt.bind.adb -f 
INFO-FLOW: Finish binding sqrt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/= 
Execute       schedule -model operator/= 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 560.633 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div_assign.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div_assign.sched.adb -f 
INFO-FLOW: Finish scheduling operator/=.
Execute       set_default_model operator/= 
Execute       bind -model operator/= 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 560.633 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div_assign.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div_assign.bind.adb -f 
INFO-FLOW: Finish binding operator/=.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator* 
Execute       schedule -model operator* 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 561.707 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_mul.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_mul.sched.adb -f 
INFO-FLOW: Finish scheduling operator*.
Execute       set_default_model operator* 
Execute       bind -model operator* 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 561.707 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_mul.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_mul.bind.adb -f 
INFO-FLOW: Finish binding operator*.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.3 
Execute       schedule -model operator+.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 563.574 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_3.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.3.
Execute       set_default_model operator+.3 
Execute       bind -model operator+.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 563.574 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_3.bind.adb -f 
INFO-FLOW: Finish binding operator+.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model _sum 
Execute       schedule -model _sum 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 564.086 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/p_sum.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/p_sum.sched.adb -f 
INFO-FLOW: Finish scheduling _sum.
Execute       set_default_model _sum 
Execute       bind -model _sum 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 564.086 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/p_sum.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/p_sum.bind.adb -f 
INFO-FLOW: Finish binding _sum.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+.1 
Execute       schedule -model operator+.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 565.312 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator+.1.
Execute       set_default_model operator+.1 
Execute       bind -model operator+.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 565.312 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_1.bind.adb -f 
INFO-FLOW: Finish binding operator+.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ban_interface 
Execute       schedule -model ban_interface 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.06 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 583.164 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.87 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.sched.adb -f 
INFO-FLOW: Finish scheduling ban_interface.
Execute       set_default_model ban_interface 
Execute       bind -model ban_interface 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.07 seconds; current allocated memory: 583.164 MB.
Execute       syn_report -verbosereport -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.43 sec.
Execute       db_write -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.bind.adb -f 
INFO-FLOW: Finish binding ban_interface.
Execute       get_model_list ban_interface -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess operator>= 
Execute       rtl_gen_preprocess operator/ 
Execute       rtl_gen_preprocess operator+.2 
Execute       rtl_gen_preprocess sqrt 
Execute       rtl_gen_preprocess operator/= 
Execute       rtl_gen_preprocess operator* 
Execute       rtl_gen_preprocess operator+.3 
Execute       rtl_gen_preprocess _sum 
Execute       rtl_gen_preprocess operator+.1 
Execute       rtl_gen_preprocess ban_interface 
INFO-FLOW: Model list for RTL generation: operator>= operator/ operator+.2 sqrt operator/= operator* operator+.3 _sum operator+.1 ban_interface
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_ge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator>= -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_ge.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_ge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.55 seconds; current allocated memory: 583.164 MB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator>= -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_ge 
Execute       gen_rtl operator>= -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/verilog/ban_interface_operator_ge 
Execute       syn_report -csynth -model operator>= -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/operator_ge_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model operator>= -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/operator_ge_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator>= -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_ge.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -model operator>= -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_ge.adb 
Execute       db_write -model operator>= -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator>= -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_ge 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/ -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 583.164 MB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/ -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_div 
Execute       gen_rtl operator/ -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/verilog/ban_interface_operator_div 
Execute       syn_report -csynth -model operator/ -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/operator_div_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/ -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/operator_div_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/ -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -model operator/ -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div.adb 
Execute       db_write -model operator/ -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/ -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.2 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 585.922 MB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.2 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_2 
Execute       gen_rtl operator+.2 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/verilog/ban_interface_operator_2 
Execute       syn_report -csynth -model operator+.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/operator_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/operator_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.2 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -model operator+.2 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_2.adb 
Execute       db_write -model operator+.2 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.2 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sqrt -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/sqrt.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 589.211 MB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl sqrt -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_sqrt 
Execute       gen_rtl sqrt -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/verilog/ban_interface_sqrt 
Execute       syn_report -csynth -model sqrt -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/sqrt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sqrt -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/sqrt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sqrt -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/sqrt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model sqrt -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/sqrt.adb 
Execute       db_write -model sqrt -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sqrt -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/sqrt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator/= -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div_assign.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div_assign'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 592.855 MB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/= -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_div_assign 
Execute       gen_rtl operator/= -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/verilog/ban_interface_operator_div_assign 
Execute       syn_report -csynth -model operator/= -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/operator_div_assign_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator/= -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/operator_div_assign_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator/= -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div_assign.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.3 sec.
Execute       db_write -model operator/= -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div_assign.adb 
Execute       db_write -model operator/= -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator/= -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div_assign 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator* -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_mul.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 596.895 MB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator* -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_mul 
Execute       gen_rtl operator* -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/verilog/ban_interface_operator_mul 
Execute       syn_report -csynth -model operator* -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/operator_mul_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model operator* -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/operator_mul_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator* -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_mul.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.3 sec.
Execute       db_write -model operator* -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_mul.adb 
Execute       db_write -model operator* -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator* -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_mul 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.3 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 601.109 MB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.3 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_3 
Execute       gen_rtl operator+.3 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/verilog/ban_interface_operator_3 
Execute       syn_report -csynth -model operator+.3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/operator_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/operator_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.3 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -model operator+.3 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_3.adb 
Execute       db_write -model operator+.3 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.3 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model _sum -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/p_sum.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 604.859 MB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl _sum -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_p_sum 
Execute       gen_rtl _sum -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/verilog/ban_interface_p_sum 
Execute       syn_report -csynth -model _sum -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/p_sum_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model _sum -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/p_sum_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model _sum -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/p_sum.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model _sum -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/p_sum.adb 
Execute       db_write -model _sum -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info _sum -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/p_sum 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model operator+.1 -top_prefix ban_interface_ -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 607.867 MB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator+.1 -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface_operator_1 
Execute       gen_rtl operator+.1 -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/verilog/ban_interface_operator_1 
Execute       syn_report -csynth -model operator+.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/operator_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model operator+.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/operator_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model operator+.1 -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -model operator+.1 -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_1.adb 
Execute       db_write -model operator+.1 -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info operator+.1 -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ban_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ban_interface -top_prefix  -sub_prefix ban_interface_ -mg_file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/b_op1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/b_op2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/f_op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ban_interface/op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ban_interface' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ban_interface'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 622.789 MB.
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl ban_interface -istop -style xilinx -f -lang vhdl -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/vhdl/ban_interface 
Command       gen_rtl done; 1.19 sec.
Execute       gen_rtl ban_interface -istop -style xilinx -f -lang vlog -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/verilog/ban_interface 
Command       gen_rtl done; 0.6 sec.
Execute       syn_report -csynth -model ban_interface -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/ban_interface_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.6 sec.
Execute       syn_report -rtlxml -model ban_interface -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/ban_interface_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.62 sec.
Execute       syn_report -verbosereport -model ban_interface -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.01 sec.
Execute       db_write -model ban_interface -f -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.adb 
Command       db_write done; 0.7 sec.
Execute       db_write -model ban_interface -bindview -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.18 sec.
Execute       gen_tb_info ban_interface -p /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface 
Execute       export_constraint_db -f -tool general -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.constraint.tcl 
Execute       syn_report -designview -model ban_interface -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.design.xml 
Command       syn_report done; 1.8 sec.
Execute       syn_report -csynthDesign -model ban_interface -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model ban_interface -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model ban_interface -o /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks ban_interface 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain ban_interface 
INFO-FLOW: Model list for RTL component generation: operator>= operator/ operator+.2 sqrt operator/= operator* operator+.3 _sum operator+.1 ban_interface
INFO-FLOW: Handling components in module [operator_ge] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_ge.compgen.tcl 
INFO-FLOW: Found component ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Handling components in module [operator_div] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div.compgen.tcl 
INFO-FLOW: Handling components in module [operator_2] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_2.compgen.tcl 
INFO-FLOW: Found component ban_interface_mux_32_32_1_1.
INFO-FLOW: Append model ban_interface_mux_32_32_1_1
INFO-FLOW: Handling components in module [sqrt] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/sqrt.compgen.tcl 
INFO-FLOW: Found component ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1.
INFO-FLOW: Append model ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: Handling components in module [operator_div_assign] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div_assign.compgen.tcl 
INFO-FLOW: Handling components in module [operator_mul] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_mul.compgen.tcl 
INFO-FLOW: Handling components in module [operator_3] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_3.compgen.tcl 
INFO-FLOW: Handling components in module [p_sum] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/p_sum.compgen.tcl 
INFO-FLOW: Handling components in module [operator_1] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_1.compgen.tcl 
INFO-FLOW: Handling components in module [ban_interface] ... 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.compgen.tcl 
INFO-FLOW: Found component ban_interface_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component ban_interface_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component ban_interface_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component ban_interface_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component ban_interface_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component ban_interface_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component ban_interface_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component ban_interface_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component ban_interface_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Append model operator_ge
INFO-FLOW: Append model operator_div
INFO-FLOW: Append model operator_2
INFO-FLOW: Append model sqrt
INFO-FLOW: Append model operator_div_assign
INFO-FLOW: Append model operator_mul
INFO-FLOW: Append model operator_3
INFO-FLOW: Append model p_sum
INFO-FLOW: Append model operator_1
INFO-FLOW: Append model ban_interface
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 ban_interface_mux_32_32_1_1 ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 ban_interface_fadd_32ns_32ns_32_4_full_dsp_1 ban_interface_fadd_32ns_32ns_32_4_full_dsp_1 ban_interface_fadd_32ns_32ns_32_4_full_dsp_1 ban_interface_fmul_32ns_32ns_32_3_max_dsp_1 ban_interface_fmul_32ns_32ns_32_3_max_dsp_1 ban_interface_fmul_32ns_32ns_32_3_max_dsp_1 ban_interface_fmul_32ns_32ns_32_3_max_dsp_1 ban_interface_fmul_32ns_32ns_32_3_max_dsp_1 ban_interface_fmul_32ns_32ns_32_3_max_dsp_1 ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1 ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1 operator_ge operator_div operator_2 sqrt operator_div_assign operator_mul operator_3 p_sum operator_1 ban_interface
INFO-FLOW: Generating /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model ban_interface_mux_32_32_1_1
INFO-FLOW: To file: write model ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: To file: write model ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model operator_ge
INFO-FLOW: To file: write model operator_div
INFO-FLOW: To file: write model operator_2
INFO-FLOW: To file: write model sqrt
INFO-FLOW: To file: write model operator_div_assign
INFO-FLOW: To file: write model operator_mul
INFO-FLOW: To file: write model operator_3
INFO-FLOW: To file: write model p_sum
INFO-FLOW: To file: write model operator_1
INFO-FLOW: To file: write model ban_interface
INFO-FLOW: Generating /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/lorenzo/Programs/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/vhdl' dstVlogDir='/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/vlog' tclDir='/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db' modelList='ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
ban_interface_mux_32_32_1_1
ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1
ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
operator_ge
operator_div
operator_2
sqrt
operator_div_assign
operator_mul
operator_3
p_sum
operator_1
ban_interface
' expOnly='0'
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_ge.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_2.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/sqrt.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div_assign.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_mul.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_3.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/p_sum.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_1.compgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 10.1 seconds; current allocated memory: 661.102 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name operator_ge
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
ban_interface_mux_32_32_1_1
ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1
ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
ban_interface_fadd_32ns_32ns_32_4_full_dsp_1
ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
ban_interface_fmul_32ns_32ns_32_3_max_dsp_1
ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1
operator_ge
operator_div
operator_2
sqrt
operator_div_assign
operator_mul
operator_3
p_sum
operator_1
ban_interface
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.rtl_wrap.cfg.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_ge.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_2.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/sqrt.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_div_assign.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_mul.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_3.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/p_sum.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/operator_1.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.tbgen.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/ban_interface.constraint.tcl 
Execute       sc_get_clocks ban_interface 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/impl/misc/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/impl/misc/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/impl/misc/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/impl/misc/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute       source /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/hls/ban_s3/solution1/impl/misc/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='' bind_report_dict='TOP ban_interface DATA {ban_interface {DEPTH 1 CHILDREN {operator_2 operator_div_assign operator_mul operator_3 operator_1 operator_ge operator_div sqrt} BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U104 SOURCE ../src/ban_s3.cpp:344 VARIABLE res_num_8 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U105 SOURCE ../src/ban_s3.cpp:345 VARIABLE res_num_9 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U106 SOURCE ../src/ban_s3.cpp:346 VARIABLE res_num_38 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_p_38_fu_4480_p2 SOURCE ../src/ban_s3.cpp:39 VARIABLE res_p_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_p_39_fu_4534_p2 SOURCE ../src/ban_s3.cpp:46 VARIABLE res_p_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln309_fu_4801_p2 SOURCE ../src/ban_s3.cpp:309 VARIABLE add_ln309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U101 SOURCE ../src/ban_s3.cpp:312 VARIABLE add_i1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_p_29_fu_4948_p2 SOURCE ../src/ban_s3.cpp:39 VARIABLE res_p_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_p_30_fu_5001_p2 SOURCE ../src/ban_s3.cpp:46 VARIABLE res_p_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U110 SOURCE ../src/ban_s3.cpp:360 VARIABLE res_num_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U111 SOURCE ../src/ban_s3.cpp:361 VARIABLE res_num_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U112 SOURCE ../src/ban_s3.cpp:362 VARIABLE res_num_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_p_25_fu_5355_p2 SOURCE ../src/ban_s3.cpp:39 VARIABLE res_p_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_p_26_fu_5409_p2 SOURCE ../src/ban_s3.cpp:46 VARIABLE res_p_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U104 SOURCE ../src/ban_s3.cpp:344 VARIABLE res_num_4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U105 SOURCE ../src/ban_s3.cpp:345 VARIABLE res_num_5 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U106 SOURCE ../src/ban_s3.cpp:346 VARIABLE res_num_24 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_p_21_fu_5657_p2 SOURCE ../src/ban_s3.cpp:39 VARIABLE res_p_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_p_22_fu_5711_p2 SOURCE ../src/ban_s3.cpp:46 VARIABLE res_p_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U110 SOURCE ../src/ban_s3.cpp:360 VARIABLE res_num_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U111 SOURCE ../src/ban_s3.cpp:361 VARIABLE res_num_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U112 SOURCE ../src/ban_s3.cpp:362 VARIABLE res_num_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_p_15_fu_6022_p2 SOURCE ../src/ban_s3.cpp:39 VARIABLE res_p_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_p_16_fu_6076_p2 SOURCE ../src/ban_s3.cpp:46 VARIABLE res_p_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U104 SOURCE ../src/ban_s3.cpp:344 VARIABLE res_num LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U105 SOURCE ../src/ban_s3.cpp:345 VARIABLE res_num_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U106 SOURCE ../src/ban_s3.cpp:346 VARIABLE res_num_10 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_p_9_fu_6316_p2 SOURCE ../src/ban_s3.cpp:39 VARIABLE res_p_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_p_10_fu_6370_p2 SOURCE ../src/ban_s3.cpp:46 VARIABLE res_p_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME c_p_fu_8427_p2 SOURCE ../src/ban_s3.cpp:172 VARIABLE c_p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U110 SOURCE ../src/ban_s3.cpp:143 VARIABLE div_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U110 SOURCE ../src/ban_s3.cpp:144 VARIABLE div6_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U104 SOURCE ../src/ban_s3.cpp:114 VARIABLE mul_i_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U105 SOURCE ../src/ban_s3.cpp:115 VARIABLE mul5_i_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U106 SOURCE ../src/ban_s3.cpp:115 VARIABLE mul8_i_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U101 SOURCE ../src/ban_s3.cpp:115 VARIABLE add_i_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U104 SOURCE ../src/ban_s3.cpp:116 VARIABLE mul12_i_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U105 SOURCE ../src/ban_s3.cpp:116 VARIABLE mul15_i_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U101 SOURCE ../src/ban_s3.cpp:116 VARIABLE add16_i_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U104 SOURCE ../src/ban_s3.cpp:116 VARIABLE mul19_i_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U101 SOURCE ../src/ban_s3.cpp:116 VARIABLE add20_i_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U101 SOURCE ../src/ban_s3.cpp:147 VARIABLE add_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U101 SOURCE ../src/ban_s3.cpp:148 VARIABLE add6_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U102 SOURCE ../src/ban_s3.cpp:149 VARIABLE add7_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U104 SOURCE ../src/ban_s3.cpp:114 VARIABLE mul_i1_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U104 SOURCE ../src/ban_s3.cpp:115 VARIABLE mul5_i3_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U105 SOURCE ../src/ban_s3.cpp:115 VARIABLE mul8_i5_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U101 SOURCE ../src/ban_s3.cpp:115 VARIABLE add_i6_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U104 SOURCE ../src/ban_s3.cpp:116 VARIABLE mul12_i9_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U105 SOURCE ../src/ban_s3.cpp:116 VARIABLE mul15_i1_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U101 SOURCE ../src/ban_s3.cpp:116 VARIABLE add16_i1_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U106 SOURCE ../src/ban_s3.cpp:116 VARIABLE mul19_i1_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U102 SOURCE ../src/ban_s3.cpp:116 VARIABLE add20_i1_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U101 SOURCE ../src/ban_s3.cpp:152 VARIABLE add8_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U101 SOURCE ../src/ban_s3.cpp:153 VARIABLE add9_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U102 SOURCE ../src/ban_s3.cpp:154 VARIABLE add1_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U104 SOURCE ../src/ban_s3.cpp:114 VARIABLE mul_i2_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U105 SOURCE ../src/ban_s3.cpp:115 VARIABLE mul5_i1_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U106 SOURCE ../src/ban_s3.cpp:115 VARIABLE mul8_i1_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U101 SOURCE ../src/ban_s3.cpp:115 VARIABLE add_i2_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U107 SOURCE ../src/ban_s3.cpp:116 VARIABLE mul12_i1_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U108 SOURCE ../src/ban_s3.cpp:116 VARIABLE mul15_i2_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U102 SOURCE ../src/ban_s3.cpp:116 VARIABLE add16_i2_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U109 SOURCE ../src/ban_s3.cpp:116 VARIABLE mul19_i2_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U101 SOURCE ../src/ban_s3.cpp:116 VARIABLE add20_i2_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U103 SOURCE ../src/ban_s3.cpp:157 VARIABLE add2_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U102 SOURCE ../src/ban_s3.cpp:158 VARIABLE add3_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U101 SOURCE ../src/ban_s3.cpp:159 VARIABLE add4_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U110 SOURCE ../src/ban_s3.cpp:161 VARIABLE c_num_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U110 SOURCE ../src/ban_s3.cpp:162 VARIABLE c_num_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U111 SOURCE ../src/ban_s3.cpp:163 VARIABLE c_num_0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_p_10_fu_8516_p2 SOURCE ../src/ban_s3.cpp:39 VARIABLE c_p_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_p_9_fu_8563_p2 SOURCE ../src/ban_s3.cpp:46 VARIABLE c_p_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 67 BRAM 0 URAM 0}} operator_2 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln309_fu_269_p2 SOURCE ../src/ban_s3.cpp:309 VARIABLE add_ln309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U28 SOURCE ../src/ban_s3.cpp:312 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_p_1_fu_413_p2 SOURCE ../src/ban_s3.cpp:39 VARIABLE res_p_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_p_2_fu_465_p2 SOURCE ../src/ban_s3.cpp:46 VARIABLE res_p_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} operator_div_assign {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME c_p_fu_472_p2 SOURCE ../src/ban_s3.cpp:172 VARIABLE c_p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U56 SOURCE ../src/ban_s3.cpp:143 VARIABLE div_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U57 SOURCE ../src/ban_s3.cpp:144 VARIABLE div6_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U53 SOURCE ../src/ban_s3.cpp:116 VARIABLE mul12_i1_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U54 SOURCE ../src/ban_s3.cpp:116 VARIABLE mul15_i2_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U55 SOURCE ../src/ban_s3.cpp:116 VARIABLE mul19_i2_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U56 SOURCE ../src/ban_s3.cpp:161 VARIABLE c_num_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U57 SOURCE ../src/ban_s3.cpp:162 VARIABLE c_num_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U58 SOURCE ../src/ban_s3.cpp:163 VARIABLE c_num_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_722_p2 SOURCE ../src/ban_s3.cpp:43 VARIABLE add_ln43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} operator_mul {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U66 SOURCE ../src/ban_s3.cpp:114 VARIABLE num_res LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U67 SOURCE ../src/ban_s3.cpp:115 VARIABLE mul5_i_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U68 SOURCE ../src/ban_s3.cpp:115 VARIABLE mul8_i_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U64 SOURCE ../src/ban_s3.cpp:115 VARIABLE num_res_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U69 SOURCE ../src/ban_s3.cpp:116 VARIABLE mul12_i_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U70 SOURCE ../src/ban_s3.cpp:116 VARIABLE mul15_i_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U65 SOURCE ../src/ban_s3.cpp:116 VARIABLE add16_i_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U71 SOURCE ../src/ban_s3.cpp:116 VARIABLE mul19_i_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U64 SOURCE ../src/ban_s3.cpp:116 VARIABLE num_res_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_fu_452_p2 SOURCE ../src/ban_s3.cpp:123 VARIABLE p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_p_7_fu_693_p2 SOURCE ../src/ban_s3.cpp:39 VARIABLE c_p_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_p_8_fu_745_p2 SOURCE ../src/ban_s3.cpp:46 VARIABLE c_p_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 22 BRAM 0 URAM 0}} operator_3 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_p_fu_571_p2 SOURCE ../src/ban_s3.cpp:88 VARIABLE diff_p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U80 SOURCE ../src/ban_s3.cpp:65 VARIABLE add12_i1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U80 SOURCE ../src/ban_s3.cpp:60 VARIABLE add_i1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U81 SOURCE ../src/ban_s3.cpp:61 VARIABLE add7_i1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U80 SOURCE ../src/ban_s3.cpp:69 VARIABLE add17_i1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U80 SOURCE ../src/ban_s3.cpp:70 VARIABLE add22_i1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U80 SOURCE ../src/ban_s3.cpp:71 VARIABLE add27_i1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_p_5_fu_696_p2 SOURCE ../src/ban_s3.cpp:39 VARIABLE c_p_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_p_4_fu_742_p2 SOURCE ../src/ban_s3.cpp:46 VARIABLE c_p_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U80 SOURCE ../src/ban_s3.cpp:60 VARIABLE add_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U80 SOURCE ../src/ban_s3.cpp:65 VARIABLE storemerge LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 4 BRAM 0 URAM 0}} operator_1 {DEPTH 2 CHILDREN p_sum BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_p_fu_528_p2 SOURCE ../src/ban_s3.cpp:88 VARIABLE diff_p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln99_fu_556_p2 SOURCE ../src/ban_s3.cpp:99 VARIABLE sub_ln99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 6 BRAM 0 URAM 0}} p_sum {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U89 SOURCE ../src/ban_s3.cpp:69 VARIABLE add2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U90 SOURCE ../src/ban_s3.cpp:70 VARIABLE add3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U91 SOURCE ../src/ban_s3.cpp:71 VARIABLE add4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U89 SOURCE ../src/ban_s3.cpp:60 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U90 SOURCE ../src/ban_s3.cpp:61 VARIABLE add7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U89 SOURCE ../src/ban_s3.cpp:65 VARIABLE add5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_478_p2 SOURCE ../src/ban_s3.cpp:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} operator_ge {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} operator_div {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME c_p_fu_363_p2 SOURCE ../src/ban_s3.cpp:172 VARIABLE c_p LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME c_p_2_fu_498_p2 SOURCE ../src/ban_s3.cpp:46 VARIABLE c_p_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} sqrt {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U44 SOURCE /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487 VARIABLE normalizer_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 666.031 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ban_interface.
INFO: [VLOG 209-307] Generating Verilog RTL for ban_interface.
Execute       syn_report -model ban_interface -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 130.81 MHz
Command     autosyn done; 25.96 sec.
Command   csynth_design done; 34.7 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33.98 seconds. CPU system time: 1.04 seconds. Elapsed time: 34.7 seconds; current allocated memory: -688.680 MB.
Command ap_source done; 36.17 sec.
Execute cleanup_all 
