// Seed: 1478753987
module module_0 (
    input wire id_0,
    input wor  id_1,
    input tri  id_2,
    input tri0 id_3
    , id_8,
    input wor  id_4,
    input tri1 id_5,
    input tri  id_6
);
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output wor id_2,
    output wire id_3,
    output wand id_4,
    input uwire id_5,
    output tri0 id_6,
    output uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wand id_10,
    output tri id_11,
    input tri id_12,
    output wand id_13,
    output supply1 id_14,
    input wand id_15,
    input supply0 id_16,
    output uwire id_17,
    input tri1 id_18,
    output supply1 id_19
    , id_26,
    input wire id_20,
    input supply0 id_21,
    input wor id_22,
    output tri id_23,
    output tri0 id_24
);
  assign id_6 = 1;
  module_0(
      id_5, id_10, id_5, id_9, id_8, id_18, id_20
  );
endmodule
