5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd initial1.vcd -o initial1.cdd -v initial1.v
3 0 $root $root NA 0 0 1
3 0 main main initial1.v 1 20 1
2 1 6 50008 1 0 20004 0 0 1 4 0
2 2 6 10001 0 1 400 0 0 a
2 3 6 10008 1 37 1006 1 2
2 4 7 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 5 7 10003 2 2c 12000a 4 0 32 2 aa aa aa aa aa aa aa aa
2 6 8 50008 1 0 20008 0 0 1 4 1
2 7 8 10001 0 1 400 0 0 a
2 8 8 10008 1 37 a 6 7
1 a 3 830004 1 0 0 0 1 1 102
4 8 0 0
4 5 8 0
4 3 5 5
