# MyCPU

## ç›®å½•

- [åŠŸèƒ½éƒ¨ä»¶çš„å®ç°](#åŠŸèƒ½éƒ¨ä»¶çš„å®ç°)
  - [ALU](#ALU)
  - [RegFile](#RegFile)
  - [Mul](#Mul)
  - [DIV](#DIV)
  - [Tools](#Tools)
- [æµæ°´é˜¶æ®µå®ç°](#æµæ°´é˜¶æ®µå®ç°)

## åŠŸèƒ½éƒ¨ä»¶çš„å®ç°

#### ALU

```verilog
module alu(
  input  [13:0] alu_op,//alu_opæ˜¯è¿›è¡Œ14ç§è¿ç®—ï¼Œç„¶åæ¯ä¸€ä½è¡¨ç¤ºä¸€ä¸ªè¿ç®—æŒ‡ä»¤è¡¨ç¤ºçš„è¿ç®—
  input  [31:0] alu_src1,//aluç«¯å£æ“ä½œæ•°A
  input  [31:0] alu_src2,//aluç«¯å£æ“ä½œæ•°B
  output [31:0] alu_result//aluè¿è¡Œç»“æœ
);

//14ä½alu_opå¯¹åº”æ¯ä½æ‰€æ‰§è¡Œçš„æ“ä½œï¼Œæ˜¯å°†æ‰€æœ‰å®ç°çš„æŒ‡ä»¤è¿›è¡Œçš„æ“ä½œåˆ†ä¸º14ç§ï¼Œåœ¨id_stageæ–‡ä»¶ä¸­æœ‰å£°æ˜
wire op_add;//ä½œåŠ æ³•
wire op_sub;//ä½œå‡æ³•
wire op_slt;//ä½œsltç›¸å…³çš„è¿ç®— slt/slti
wire op_sltu;//ä½œsltuç›¸å…³çš„è¿ç®— slt/sltu
wire op_and;//ä½œä¸è¿ç®—
wire op_nor;//ä½œæˆ–éè¿ç®—~(|)
wire op_or;//ä½œæˆ–è¿ç®—
wire op_xor;//ä½œå¼‚æˆ–è¿ç®—
wire op_sll;//ä½œé€»è¾‘å·¦ç§»
wire op_srl;//ä½œé€»è¾‘å³ç§»
wire op_sra;//ä½œç®—æœ¯å³ç§»
wire op_lui;//luiç›¸å…³çš„è¿ç®—
wire op_andn;//ä½œ&~è¿ç®—
wire op_orn;//ä½œ|~è¿ç®— 

// control code decomposition å¯¹alu_opè§£ç 
assign op_add  = alu_op[ 0];
assign op_sub  = alu_op[ 1];
assign op_slt  = alu_op[ 2];
assign op_sltu = alu_op[ 3];
assign op_and  = alu_op[ 4];
assign op_nor  = alu_op[ 5];
assign op_or   = alu_op[ 6];
assign op_xor  = alu_op[ 7];
assign op_sll  = alu_op[ 8];
assign op_srl  = alu_op[ 9];
assign op_sra  = alu_op[10];
assign op_lui  = alu_op[11];
assign op_andn = alu_op[12];
assign op_orn  = alu_op[13];

//å®šä¹‰å„ç§æ“ä½œå¯¹åº”çš„ç»“æœï¼Œå…¶ä¸­äºŒè¿›åˆ¶subä¹Ÿæ˜¯æŒ‰åŠ æ³•å®ç°çš„ï¼Œå› æ­¤åŠ å‡ç»“æœå­˜æ”¾åœ¨ä¸€èµ·
wire [31:0] add_sub_result; 
wire [31:0] slt_result; 
wire [31:0] sltu_result;
wire [31:0] and_result;
wire [31:0] nor_result;
wire [31:0] or_result;
wire [31:0] xor_result;
wire [31:0] lui_result;
wire [31:0] sll_result; 
wire [63:0] sr64_result; 
wire [31:0] sr_result; 
wire [31:0] andn_result;
wire [31:0] orn_result;


// 32-bit adder ä½œåŠ å‡æ³•æ“ä½œ
wire [31:0] adder_a;//åŠ æ³•å™¨çš„åŠ æ•°a
wire [31:0] adder_b;//åŠ æ³•å™¨çš„åŠ æ•°b
wire        adder_cin;//åŠ æ³•å™¨çš„ä½ä½è¿›ä½
wire [31:0] adder_result;//åŠ æ³•ç»“æœ
wire        adder_cout;//åŠ æ³•å™¨çš„è¿›ä½è¾“å‡º

assign adder_a   = alu_src1; //åŠ æ•°aä¸ç”¨å˜åŒ–
assign adder_b   = (op_sub | op_slt | op_sltu) ? ~alu_src2 : alu_src2;  //src1 - src2 rj-rk åŠ æ•°béœ€è¦æ ¹æ®æ‰§è¡Œå‡æ³•å–å
assign adder_cin = (op_sub | op_slt | op_sltu) ? 1'b1      : 1'b0;//å› ä¸ºbåªæ˜¯å–åäº†ï¼Œå‡æ³•çš„è¯éœ€è¦åŠ 1
assign {adder_cout, adder_result} = adder_a + adder_b + adder_cin;//èµ‹å€¼è®¡ç®—

// ADD, SUB result
assign add_sub_result = adder_result;//èµ‹å€¼æœ€ç»ˆçš„ç»“æœ

// SLT result SLTç»“æœå¦‚æœsrc1å°äºsrc2é‚£ä¹ˆç½®1,å¦åˆ™ç½®0
assign slt_result[31:1] = 31'b0;   //rj < rk 1
assign slt_result[0]    = (alu_src1[31] & ~alu_src2[31])//src1æ˜¯è´Ÿæ•°ï¼Œsrc2æ˜¯æ­£æ•°
                        | ((alu_src1[31] ~^ alu_src2[31]) & adder_result[31]);//~^è¡¨ç¤ºåŒæˆ–ï¼Œsrc1å’Œsrc2ç¬¦å·ç›¸åŒï¼Œsrc1<src2æ—¶ï¼Œæ­£æ•°ä½œå·®ä¸‰è´Ÿæ•°ï¼Œè´Ÿæ•°ä½œå·®è¿˜æ˜¯è´Ÿæ•°

// SLTU result
assign sltu_result[31:1] = 31'b0;
assign sltu_result[0]    = ~adder_cout;//æ— ç¬¦å·æ•°æ¯”è¾ƒï¼Œå¦‚æœsrc1>src2æ—¶ï¼Œé«˜ä½è¿›ä½è¾“å‡º1

// bitwise operation
assign and_result = alu_src1 & alu_src2;//ä¸ç»“æœ
assign andn_result= alu_src1 & ~alu_src2;//&~ç»“æœ
assign or_result  = alu_src1 | alu_src2;//æˆ–ç»“æœ      
assign orn_result = alu_src1 | ~alu_src2;//|~ç»“æœ
assign nor_result = ~or_result;//~(|)
assign xor_result = alu_src1 ^ alu_src2;//å¼‚æˆ–
assign lui_result = alu_src2;//12ä½ç«‹å³æ•°çš„ç¬¦å·æ‰©å±•

// SLL result 
assign sll_result = alu_src1 << alu_src2[4:0];   //rj << i5

// SRL, SRA result
// {op_sra&alu_src1[31]}å¦‚æœæ˜¯ç®—æœ¯å³ç§»ï¼Œé‚£ä¹ˆè¡¥å…¨32ä¸ªç¬¦å·ä½ï¼›å¦‚æœä¸æ˜¯ç®—æœ¯å³ç§»ï¼Œé‚£ä¹ˆè¡¥å…¨32ä¸ª0
assign sr64_result = {{32{op_sra & alu_src1[31]}}, alu_src1[31:0]} >> alu_src2[4:0]; //rj >> i5 

assign sr_result   = sr64_result[31:0];//å†å–ä½ä½

// final result mux
assign alu_result = ({32{op_add|op_sub}} & add_sub_result)//å¤šè·¯é€‰æ‹©ï¼Œè¿™é‡Œç›´æ¥æ˜¯æ ¹æ®opè¿›è¡Œ32ä½1æ‰©å±•ï¼Œå…¨fä¸ç»“æœ
                  | ({32{op_slt       }} & slt_result)
                  | ({32{op_sltu      }} & sltu_result)
                  | ({32{op_and       }} & and_result)
                  | ({32{op_andn      }} & andn_result)
                  | ({32{op_nor       }} & nor_result)
                  | ({32{op_or        }} & or_result)
                  | ({32{op_orn       }} & orn_result)
                  | ({32{op_xor       }} & xor_result)
                  | ({32{op_lui       }} & lui_result)
                  | ({32{op_sll       }} & sll_result)
                  | ({32{op_srl|op_sra}} & sr_result);   

endmodule


```

ALUæ¨¡å—çš„è¾“å…¥æ˜¯`æ“ä½œç alu_op`ï¼Œ`æ“ä½œæ•°alu_src1ã€alu_src2`ï¼Œ`è¿ç®—ç»“æœalu_result`

alu\_opä¿¡å·ä½å®½æ˜¯14ä½ï¼Œæ¯ä½ä»£è¡¨ä¸€ç§å¯¹åº”çš„æŒ‡ä»¤è¿ç®—

å…·ä½“åŒ…æ‹¬`åŠ æ³•op_addã€å‡æ³•op_subã€æœ‰ç¬¦å·æ¯”è¾ƒç½®ä½op_sltã€æ— ç¬¦å·æ¯”è¾ƒç½®ä½op_sltuã€ä¸è¿ç®—op_andã€éæˆ–è¿ç®—op_norã€æˆ–è¿ç®—op_orã€å¼‚æˆ–è¿ç®—op_xorã€é€»è¾‘å·¦ç§»op_sllã€é€»è¾‘å³ç§»op_srlã€å–é«˜ä½ç«‹å³æ•°op_luiã€ä¸éop_andnã€æˆ–éop_orn`14ç§æ“ä½œ

mycpuä¸­çš„aluæ‰€é‡‡ç”¨çš„é€»è¾‘æ˜¯è®¡ç®—å‡ºæ¯ä¸€ç§æ“ä½œå¯¹åº”çš„ç»“æœï¼Œç„¶åå†ä½¿ç”¨ä½æ“ä½œç ç¬¦å·æ‰©å±•ä¸ºä½å…¨1çš„å€¼`{32{op_æ“ä½œ}}`ä¸å„ç§æ“ä½œå¯¹åº”çš„ç»“æœå¾—åˆ°æœ€ç»ˆçš„ç»“æœ

1. åŠ æ³•å’Œå‡æ³•å…±ç”¨ä¸€ç§ç»“æœè¡¨ç¤º

   å› ä¸ºé‡‡ç”¨äºŒè¿›åˆ¶è¡¥ç è¡¨ç¤ºæœ‰ç¬¦å·æ•°çš„åŸå› $-b=\bar b+1$ï¼Œæ‰€ä»¥å‡æ³•ä¹Ÿå¯ä»¥è¡¨ç¤ºæˆåŠ æ³•çš„å½¢å¼ï¼š
   $$
   a-b=a+(-b)=a+\bar b+1ï¼Œ1å¯ä»¥ä½œä¸ºä½ä½è¿›ä½è¾“å…¥
   $$
   å› æ­¤åŠ æ³•å’Œå‡æ³•å…±åŒæ—¶ç”¨åŠ æ³•å™¨adderæ¥è®¡ç®—ç»“æœ

   æ“ä½œæ•°aä¸ç”¨æ”¹å˜

   æ“ä½œæ•°béœ€è¦æ ¹æ®æ˜¯å¦ä½œå‡æ³•æ¥å†³å®šæ˜¯å¦å–åâ€”â€”op\_sub,op\_slt,op\_sltuæ‰§è¡Œå‡æ³•

   è¿›ä½è¾“å…¥ä¹Ÿè¦æ ¹æ®æ˜¯å¦ä½œå‡æ³•æ¥å†³å®šæ˜¯å¦ä¸º1â€”â€”op\_sub,op\_slt,op\_sltuæ‰§è¡Œå‡æ³•
   ```verilog
   assign adder_a   = alu_src1; //åŠ æ•°aä¸ç”¨å˜åŒ–
   assign adder_b   = (op_sub | op_slt | op_sltu) ? ~alu_src2 : alu_src2;  //src1 - src2 rj-rk åŠ æ•°béœ€è¦æ ¹æ®æ‰§è¡Œå‡æ³•å–å
   assign adder_cin = (op_sub | op_slt | op_sltu) ? 1'b1      : 1'b0;//å› ä¸ºbåªæ˜¯å–åäº†ï¼Œå‡æ³•çš„è¯éœ€è¦åŠ 1
   assign {adder_cout, adder_result} = adder_a + adder_b + adder_cin;//èµ‹å€¼è®¡ç®—
   ```
2. æœ‰ç¬¦å·æ•°æ¯”è¾ƒç½®ä½ç»“æœ

   æœ‰ç¬¦å·æ“ä½œæ•°Aå°äºæœ‰ç¬¦å·æ“ä½œæ•°Bçš„æƒ…å†µæ˜¯ï¼š
   1. Aæ˜¯è´Ÿæ•°ï¼ŒBæ˜¯æ­£æ•°
   2. Aã€BåŒå·ä¸”A-Bçš„ç»“æœæ˜¯è´Ÿæ•°

      è‹¥Aå’ŒBéƒ½æ˜¯æ­£æ•°ï¼Œé‚£ä¹ˆè‹¥A\<Bæ—¶ï¼ŒA-Bæ˜¯è´Ÿæ•°

      è‹¥Aå’ŒBéƒ½æ˜¯è´Ÿæ•°ï¼Œé‚£ä¹ˆè‹¥A\<Bæ—¶ï¼ŒA-Bäº¦æ˜¯è´Ÿæ•°
   ```verilog
   // SLT result SLTç»“æœå¦‚æœsrc1å°äºsrc2é‚£ä¹ˆç½®1,å¦åˆ™ç½®0
   assign slt_result[31:1] = 31'b0;   //rj < rk 1
   assign slt_result[0]    = (alu_src1[31] & ~alu_src2[31])//src1æ˜¯è´Ÿæ•°ï¼Œsrc2æ˜¯æ­£æ•°
                           | ((alu_src1[31] ~^ alu_src2[31]) & adder_result[31]);//~^è¡¨ç¤ºåŒæˆ–ï¼Œsrc1å’Œsrc2ç¬¦å·ç›¸åŒï¼Œsrc1<src2æ—¶ï¼Œæ­£æ•°ä½œå·®ä¸‰è´Ÿæ•°ï¼Œè´Ÿæ•°ä½œå·®è¿˜æ˜¯è´Ÿæ•°
   ```
3. æ— ç¬¦å·æ•°æ¯”è¾ƒç½®ä½ç»“æœ
   $$
   A-B=A+\bar B+1=A+2^n-1-B+1=A-B+2^n
   $$
   è‹¥A>Bé‚£ä¹ˆA-Bä¸ä¼šäº§ç”Ÿè¿›å€Ÿä½ï¼Œè€Œ$+2^n$ä½¿å¾—æ•´ä¸ªæœ€ç»ˆçš„å¼å­ä¼šæœ‰ä¸€ä¸ªè¿›ä½

   å› æ­¤è‹¥è¿›ä½ä¸º1è¡¨ç¤ºA>Bï¼Œè‹¥è¿›ä½ä¸º0è¡¨ç¤ºA\<B
   ```verilog
   // SLTU result
   assign sltu_result[31:1] = 31'b0;
   assign sltu_result[0]    = ~adder_cout;//æ— ç¬¦å·æ•°æ¯”è¾ƒï¼Œå¦‚æœsrc1>src2æ—¶ï¼Œé«˜ä½è¿›ä½è¾“å‡º1

   ```
4. ä½é€»è¾‘è¿ç®—
   ```verilog
   // bitwise operation
   assign and_result = alu_src1 & alu_src2;//ä¸ç»“æœ
   assign andn_result= alu_src1 &~ alu_src2;//&~ç»“æœ
   assign or_result  = alu_src1 | alu_src2;//æˆ–ç»“æœ       
   assign orn_result = alu_src1 |~ alu_src2;//|~ç»“æœ
   assign nor_result = ~or_result;//~(|)
   assign xor_result = alu_src1 ^ alu_src2;//å¼‚æˆ–
   assign lui_result = alu_src2;//é«˜ä½20ä½ç«‹å³æ•°+12ä½ä½ä½0
   ```
5. é€»è¾‘å·¦ç§»

   sllé€»è¾‘å·¦ç§»æ˜¯æ ¹æ®æ“ä½œæ•°Bçš„ä½äº”ä½å¯¹æ“ä½œæ•°Aè¿›è¡Œå·¦ç§»ï¼Œä½ä½è¡¥0
   ```verilog
   // SLL result 
   assign sll_result = alu_src1 << alu_src2[4:0];   //rj << i5
   ```
6. é€»è¾‘å³ç§»+ç®—æœ¯å³ç§»

   é€»è¾‘å³ç§»çš„é«˜ä½è¡¥0ï¼Œç®—æœ¯å³ç§»çš„é«˜ä½è¡¥ç¬¦å·ä½

   é‚£ä¹ˆè¡¥å……çš„é«˜ä½å¯ä»¥ç»¼åˆä¸º`{æ˜¯å¦æ˜¯ç®—æœ¯å³ç§»&æ“ä½œæ•°Açš„ç¬¦å·ä½}`ï¼Œä¸”å› ä¸ºæœ€å¤šç§»32ä½ï¼Œæ‰€ä»¥è¡¥å…¨64ä½æ•°å†å³ç§»ï¼Œä½32ä½ç»“æœå³ä¸ºæœ€ç»ˆç»“æœ
   ```verilog
   // SRL, SRA result
   // {op_sra&alu_src1[31]}å¦‚æœæ˜¯ç®—æœ¯å³ç§»ï¼Œé‚£ä¹ˆè¡¥å…¨32ä¸ªç¬¦å·ä½ï¼›å¦‚æœä¸æ˜¯ç®—æœ¯å³ç§»ï¼Œé‚£ä¹ˆè¡¥å…¨32ä¸ª0
   assign sr64_result = {{32{op_sra & alu_src1[31]}}, alu_src1[31:0]} >> alu_src2[4:0]; //rj >> i5 

   assign sr_result   = sr64_result[31:0];//å†å–ä½ä½
   ```

æœ€åå†æ ¹æ®å„ä¸ªæ“ä½œçš„32ä½æ‰©å±•ä¸å¯¹åº”çš„æ“ä½œç»“æœç›¸ä¸å¾—åˆ°æœ€ç»ˆçš„aluè¿ç®—ç»“æœ

```verilog
// final result mux
assign alu_result = ({32{op_add|op_sub}} & add_sub_result)//å¤šè·¯é€‰æ‹©ï¼Œè¿™é‡Œç›´æ¥æ˜¯æ ¹æ®opè¿›è¡Œ32ä½1æ‰©å±•ï¼Œå…¨fä¸ç»“æœ
                  | ({32{op_slt       }} & slt_result)
                  | ({32{op_sltu      }} & sltu_result)
                  | ({32{op_and       }} & and_result)
                  | ({32{op_andn      }} & andn_result)
                  | ({32{op_nor       }} & nor_result)
                  | ({32{op_or        }} & or_result)
                  | ({32{op_orn       }} & orn_result)
                  | ({32{op_xor       }} & xor_result)
                  | ({32{op_lui       }} & lui_result)
                  | ({32{op_sll       }} & sll_result)
                  | ({32{op_srl|op_sra}} & sr_result); 
```

#### RegFile

```verilog
module regfile(
    input         clk,//å¯„å­˜å™¨æ–‡ä»¶çš„å†™æ—¶é’Ÿ
    // READ PORT 1
    input  [ 4:0] raddr1,//ç«¯å£Aåœ°å€
    output [31:0] rdata1,//å¯„å­˜å™¨ç«¯å£Aè¯»å‡ºçš„æ•°æ®
    // READ PORT 2
    input  [ 4:0] raddr2,//ç«¯å£Båœ°å€
    output [31:0] rdata2,//å¯„å­˜å™¨ç«¯å£Bè¯»å‡ºçš„æ•°æ®
    // WRITE PORT
    input         we,    //å¯„å­˜å™¨æ–‡ä»¶çš„å†™ä½¿èƒ½ç«¯ï¼Œé«˜æœ‰æ•ˆ
    input  [ 4:0] waddr, //å†™åœ°å€ç«¯å£
    input  [31:0] wdata  //å†™æ•°æ®
    
    //å¦‚æœæœ‰å®šä¹‰DIFFTESTå¯¹æ¯”ï¼Œé‚£ä¹ˆå°±éœ€è¦è¾“å‡ºå¯„å­˜å™¨æ–‡ä»¶çš„32ä¸ªå¯„å­˜å™¨
    `ifdef DIFFTEST_EN
    ,
    output [31:0] rf_o [31:0]   
    `endif 
);
reg [31:0] rf[31:0]; //å®šä¹‰å¯„å­˜å™¨æ–‡ä»¶

//å†™æ•°æ®
always @(posedge clk) begin //clkä¸Šå‡æ²¿å†™
    if (we) rf[waddr]<= wdata; //åŒæ­¥å†™
end

//è¯»Aç«¯å£æ•°æ®
assign rdata1 = (raddr1==5'b0) ? 32'b0  ://è¯»0å·å¯„å­˜å™¨è¾“å‡ºå§‹ç»ˆä¸º0
                ((raddr1==waddr) && we) ? wdata : //è¿™æ ·è®¾ç½®æ˜¯ä¸ºäº†ä¸éœ€è¦ç­‰ä¸Šå‡æ²¿æ—¶é’Ÿå°±å¯ä»¥æŠŠè¦å†™å…¥çš„æ•°æ®ç›´æ¥è¯»å‡º
                                          rf[raddr1];//

//è¯»Bç«¯å£æ•°æ®
assign rdata2 = (raddr2==5'b0) ? 32'b0 : //è¯»0å·å¯„å­˜å™¨è¾“å‡ºå§‹ç»ˆä¸º0
                ((raddr2==waddr) && we) ? wdata :
                                          rf[raddr2];
//DIFFTEST
`ifdef DIFFTEST_EN
assign rf_o = rf;
`endif

endmodule

```

å¯„å­˜å™¨æ–‡ä»¶æ•´ç†çš„å®ç°é€»è¾‘å’ŒMIPSçš„å¯„å­˜å™¨æ–‡ä»¶å®ç°é€»è¾‘åŸºæœ¬ä¸€è‡´

å­˜åœ¨ä¸¤å¤„ä¸åŒï¼š

1. å¦‚æœå®šä¹‰äº†DIFFTESTå¯¹æ¯”ï¼Œé‚£ä¹ˆå¯„å­˜å™¨æ–‡ä»¶è¿˜éœ€è¦è¾“å‡º32ä¸ªå¯„å­˜å™¨çš„å€¼æ–¹ä¾¿å¯¹æ¯”
   ```verilog
   //æ¨¡å—å®šä¹‰
   `ifdef DIFFTEST_EN,
     output [31:0] rf_o [31:0]   
   `endif 

   //èµ‹å€¼è¾“å‡º
   `ifdef DIFFTEST_EN
     assign rf_o = rf;
   `endif

   ```
2. åœ¨è¯»ç«¯å£æ•°æ®æ—¶è®¾ç½®äº†ä¸¤å±‚çš„æ¡ä»¶è¡¨è¾¾å¼ï¼šå¦‚æœè¯»ç«¯å£åœ°å€æ˜¯0ï¼Œé‚£ä¹ˆç›´æ¥è¾“å‡º0ï¼›å¦‚æœè¯»ç«¯å£åœ°å€å’Œå†™ç«¯å£åœ°å€ç›¸åŒä¸”å†™ä½¿èƒ½æœ‰æ•ˆï¼Œé‚£ä¹ˆç›´æ¥è¾“å‡ºå†™æ•°æ®[^æ³¨é‡Š1]ï¼›éƒ½ä¸ç¬¦åˆåˆ™è¾“å‡ºå¯¹åº”è¯»ç«¯å£çš„å¯„å­˜å™¨æ•°ç»„æ•°æ®
   ```verilog
   //è¯»Aç«¯å£æ•°æ®
   assign rdata1 = (raddr1==5'b0) ? 32'b0  ://è¯»0å·å¯„å­˜å™¨è¾“å‡ºå§‹ç»ˆä¸º0
                   ((raddr1==waddr) && we) ? wdata : //è¿™æ ·è®¾ç½®æ˜¯ä¸ºäº†ä¸éœ€è¦ç­‰ä¸Šå‡æ²¿æ—¶é’Ÿå°±å¯ä»¥æŠŠè¦å†™å…¥çš„æ•°æ®ç›´æ¥è¯»å‡º
                                             rf[raddr1];//

   //è¯»Bç«¯å£æ•°æ®
   assign rdata2 = (raddr2==5'b0) ? 32'b0 : //è¯»0å·å¯„å­˜å™¨è¾“å‡ºå§‹ç»ˆä¸º0
                   ((raddr2==waddr) && we) ? wdata :
                                             rf[raddr2];
   ```

#### Mul

Muléƒ¨ä»¶çš„å®ç°é‡‡ç”¨Boothä¸¤ä½ä¹˜ç®—æ³•

1. Boothç®—æ³•ç®€ä»‹

   [ å…«ä½â€œBoothäºŒä½ä¹˜ç®—æ³•â€ä¹˜æ³•å™¨ å…«ä½â€œBoothäºŒä½ä¹˜ç®—æ³•â€ä¹˜æ³•å™¨åŸç†è¡¥ç ä¹˜æ³•å™¨Boothä¸€ä½ä¹˜BoothäºŒä½ä¹˜è®¾è®¡æ€è·¯å‡æ³•å˜åŠ æ³•vivadoç‰¹æ€§è®¾è®¡æ–‡ä»¶ç»¼åˆç”µè·¯æµ‹è¯•æ–‡ä»¶ä»¿çœŸæ³¢å½¢åŸç†è¡¥ç ä¹˜æ³•å™¨ä¹‹å‰ä»‹ç»äº†å‡ ç¯‡æ— ç¬¦å·ä¹˜æ³•å™¨æˆ–åŠ æ³•å™¨çš„å†™æ³•ï¼Œå½“ç„¶ï¼Œç¨ä½œä¿®æ”¹ä¹Ÿâ€¦ https://zhuanlan.zhihu.com/p/291239777](https://zhuanlan.zhihu.com/p/291239777 " å…«ä½â€œBoothäºŒä½ä¹˜ç®—æ³•â€ä¹˜æ³•å™¨ å…«ä½â€œBoothäºŒä½ä¹˜ç®—æ³•â€ä¹˜æ³•å™¨åŸç†è¡¥ç ä¹˜æ³•å™¨Boothä¸€ä½ä¹˜BoothäºŒä½ä¹˜è®¾è®¡æ€è·¯å‡æ³•å˜åŠ æ³•vivadoç‰¹æ€§è®¾è®¡æ–‡ä»¶ç»¼åˆç”µè·¯æµ‹è¯•æ–‡ä»¶ä»¿çœŸæ³¢å½¢åŸç†è¡¥ç ä¹˜æ³•å™¨ä¹‹å‰ä»‹ç»äº†å‡ ç¯‡æ— ç¬¦å·ä¹˜æ³•å™¨æˆ–åŠ æ³•å™¨çš„å†™æ³•ï¼Œå½“ç„¶ï¼Œç¨ä½œä¿®æ”¹ä¹Ÿâ€¦ https://zhuanlan.zhihu.com/p/291239777")

   äº†è§£Boothç®—æ³•çš„åŸç†é¦–å…ˆéœ€è¦äº†è§£è¡¥ç ä¹˜æ³•
   - è¡¥ç ä¹˜æ³•å™¨

     é€šè¿‡åŸç è®¡ç®—è¡¥ç çš„è®¡ç®—æ–¹æ³•æœ‰ä¸¤ç§ï¼š
     1. å¦‚æœæ˜¯æ­£æ•°ï¼Œé‚£ä¹ˆä¸å˜ï¼›å¦‚æœæ˜¯è´Ÿæ•°ï¼Œç¬¦å·ä½ä¸å˜ï¼Œå…¶ä½™ä½å–ååŠ 1
     2. å¦‚æœæ˜¯æ­£æ•´æ•°ï¼Œé‚£ä¹ˆä¸å˜ã€‚å¦‚æœæ˜¯è´Ÿæ•°ï¼ŒæŒ‰æ— ç¬¦å·æ•°è§£é‡Šå½“å‰æ•°-æº¢å‡ºæ¡ä»¶
        å› æ­¤è‹¥é‡‡ç”¨ç¬¬äºŒç§æ–¹æ³•ï¼Œä¸€ä¸ªäºŒè¿›åˆ¶æ•°$Y_è¡¥$å½¢å¦‚$Ñƒ_7Ñƒ_6Ñƒ_5Ñƒ_4Ñƒ_3Ñƒ_2 y_1 y_0
         $ï¼Œé‚£ä¹ˆæ ¹æ®$[Y_è¡¥]_è¡¥=Y$
     å¦‚æœ$Y_è¡¥$ä¸ºæ­£æ•´æ•°ï¼Œé‚£ä¹ˆ$y_7=0$ï¼Œå…¶åŸç å°±æ˜¯$0Ñƒ_6Ñƒ_5Ñƒ_4Ñƒ_3Ñƒ_2 y_1 y_0
      $

     å¦‚æœ$Y_è¡¥$ä¸ºè´Ÿæ•°ï¼Œé‚£ä¹ˆ$y_7=1$ï¼Œå…¶åŸç å°±æ˜¯$Y=[Y_è¡¥]_{æ— ç¬¦å·}-2^8=\left(1* 2^{7}+y_{6} * 2^{6}+y_{5} * 2^{5}+\ldots+y_{0} * 2^{0}\right)-2^{8}=-2^7+(y_{6} * 2^{6}+y_{5} * 2^{5}+\ldots+y_{0} * 2^{0})$

     å› æ­¤ç»¼åˆæ¥è¯´$Y=-y_7*2^7+(y_{6} * 2^{6}+y_{5} * 2^{5}+\ldots+y_{0} * 2^{0})$

     æ‰€ä»¥$\begin{array}{l}{[X * Y]_{\text {è¡¥ }}=\left[X *\left(-y_{7} * 2^{7}\right)+X *\left(y_{6} * 2^{6}+y_{5} * 2^{5}+\ldots \right.\right.}  \left.\left.+y_{0} * 2^{0}\right)\right]_{\text {è¡¥ }} \\\end{array}$

     è€Œ$[X+Y]_è¡¥=X_è¡¥+Y_è¡¥$æ‰€ä»¥
     $[X * Y]_è¡¥=-y_{7} *[X * 2^{7}]_è¡¥+y_{6} *[X * 2^{6}]_è¡¥+y_{5} *[X * 2^{5}]_è¡¥+ \ldots+y_{0} *[X * 2^{0}]_è¡¥ $

     è€Œ$[X*2^n]_è¡¥=X_è¡¥*2^n$

     æ‰€ä»¥$\begin{array}{c}{[X * Y]_{\text {è¡¥ }}=X_{\text {è¡¥ }}}  *\left(-y_{7} * 2^{7}+\left(y_{6} * 2^{6}+y_{5} * 2^{5}+\ldots+y_{0} * 2^{0}\right)\right)=Y * X_{\text {è¡¥ }}\end{array}$

     å› æ­¤å¯ä»¥å¾—åˆ°$[X*Y]_è¡¥=X*Y_è¡¥=Y*X_è¡¥$

     ä¹Ÿå¯ä»¥è®¾ç½®$Y_{1è¡¥}=y_6y_5y_4y_3y_2y_1y_0$ï¼Œé‚£ä¹ˆ$[X*Y]_è¡¥=-y_7*X_è¡¥*2^7+X_è¡¥*Y_{1è¡¥}$
     > ğŸ“Œå¯ä»¥å¾—åˆ°ä¸€ä¸ªè¡¥ç çš„ä¹˜æ³•å¯ä»¥åˆ†æˆä¸¤éƒ¨åˆ†ï¼š**ç¬¬äºŒä¸ªä¹˜æ•°è¡¥ç çš„é¦–ä½çš„ä¹˜æ³•å’Œå…¶ä»–ä½çš„ä¹˜æ³•ï¼Œé¦–ä½ä¹˜æ³•äº§ç”Ÿçš„éƒ¨åˆ†ç§¯ç¬¦å·æ˜¯è´Ÿï¼Œå…¶ä»–ä½éƒ¨åˆ†ç§¯ç¬¦å·æ˜¯æ­£**ä¾‹å¦‚-6 \*-7å¯ä»¥å¾—åˆ°
     ![](image/image_EVlN9iQIUh.png)
   - Boothä¸€ä½ä¹˜

     è¡¥ç ä¹˜æ³•å™¨å·²ç»å¯ä»¥æ¨å¯¼å¾—åˆ°ï¼š
     $$
     {[X * Y]_{\text {è¡¥ }}=X_{\text {è¡¥ }}}  *\left(-y_{7} * 2^{7}+\left(y_{6} * 2^{6}+y_{5} * 2^{5}+\ldots \ldots+y_{0} * 2^{0}\right)\right)=Y * X_{\text {è¡¥ }}
     $$
     è€Œå› ä¸º$2^n=2^{n-1}*2$ï¼Œå› æ­¤ä¸Šå¼å¯ä»¥åŒ–ç®€ä¸ºï¼š
     $$
     {[X * Y]_{\text {è¡¥ }}=X_{\text {è¡¥ }}}  *\left(-y_{7} * 2^{7}+\left((2-1)*y_{6} * 2^{6}+(2-1)*y_{5} * 2^{5}+\ldots+(2-1)*y_{0} * 2^{0}\right)\right)\\
     =X_è¡¥*((y_6-y_7)*2^7+(y_5-y_6)*2^6+(y_4-y_5)*2^5+\dots+(0-y_0)*2^0) 
     $$
     è®¾$y_{-1}=0$åˆ™
     $$
     [X * Y]_{\text {è¡¥ }}
     =X_è¡¥*((y_6-y_7)*2^7+(y_5-y_6)*2^6+(y_4-y_5)*2^5+\dots+(y_{-1}-y_0)*2^0) 
     $$
     è¿™å°±æ˜¯Boothä¸€ä½ä¹˜çš„åŸç†ï¼Œå…¶ä¼˜ç‚¹åœ¨äºä¸ç”¨åƒè¡¥ç ä¹˜æ³•å™¨é‚£æ ·ä¸“é—¨å¯¹æœ€åé¦–ä½çš„éƒ¨åˆ†ç§¯é‡‡ç”¨è¡¥ç åŠ æ³•

     ä»ä»¥$-6*(-7)$ä¸ºä¾‹

     ![](image/image_VxTwSkYM9J.png)

     è¿˜å­˜åœ¨å‡æ³•ï¼Œå› æ­¤Boothä¸€ä½ä¹˜å¹¶ä¸å¸¸ç”¨ï¼Œä¸ä»…æ²¡å‡å»å‡æ³•è¿˜å¢å¤§äº†ç”µè·¯å¤æ‚åº¦

     ä½†è‹¥é‡‡ç”¨BoothäºŒä½ä¹˜ç‰ºç‰²ä¸€å®šçš„ç©ºé—´å¤æ‚åº¦ï¼Œå°±ä¼šå¾—åˆ°è¾ƒå¿«çš„è¿ç®—é€Ÿåº¦
   - Boothä¸¤ä½ä¹˜

     åŒæ ·å…ˆå¯¹Yè¿›è¡ŒåŒ–ç®€
     $$
     \begin{array}{c}Y=-2 * y_{7} * 2^{6}+ y_{6} * 2^{6}+\left(y_{5} * 2^{6}-2 * y_{5} * 2^{4}\right)+\ldots   +y_{0} * 2^{0}+y_{-1} * 2^{0}\end{array}
     $$
     å¯ä»¥å¾—åˆ°ï¼š
     $$
     \begin{array}{c}\left.Y=\left(y_{5}+y_{6}-2 * y_{7}\right) * 2^{6}+\left(y_{3}+y_{4}-2 * y_{5}\right) * 2^{4}\right)+  \ldots+\left(y_{-1}+y_{0}-2 * y_{1}\right) * 2^{0}\end{array}
     $$
     å…·ä½“è¿‡ç¨‹å¦‚ä¸‹ï¼š

     ![](image/image_5KT5kRZ2x9.png)

     è¿™å°±æ˜¯BoothäºŒä½ä¹˜çš„åŸç†ï¼Œä»ä»¥$-6*(-7)
      $ä¸ºä¾‹

     ![](image/image_y1PcuZZC02.png)
2. ä»£ç è®¾è®¡
   - æ¯”è¾ƒ$y_{i+1},y_i,y_{i-1}$å¾—åˆ°å½“å‰æ˜¯åº”è¯¥+0ã€+xã€-xã€+2xã€-2x

     å› ä¸º$y_{i+1},y_i,y_{i-1}$éƒ½æ˜¯ä¸€ä½æ•°æ®ï¼Œæ‰€ä»¥å¯ä»¥ä½¿ç”¨ç®€å•çš„ä½è¿ç®—å¾—åˆ°ç»“æœ

     å½“è®¡ç®—ç»“æœä¸º1æ—¶ï¼Œ$y_{i+1}$ä¸€å®šä¸º0ï¼Œ$y_i,y_{i-1}$ä¸­æœ‰ä¸€ä¸ªä¸º1&#x20;
     å½“è®¡ç®—ç»“æœä¸º2æ—¶ï¼Œ$y_{i+1}$ä¸€å®šä¸º0ï¼Œ$y_i,y_{i-1}$ä¸­å‡ä¸º1
     å½“è®¡ç®—ç»“æœä¸º-1æ—¶ï¼Œ$y_{i+1}$ä¸€å®šä¸º1ï¼Œ$y_i,y_{i-1}$ä¸­æœ‰ä¸€ä¸ªä¸º1
     å½“è®¡ç®—ç»“æœä¸º-2æ—¶ï¼Œ$y_{i+1}$ä¸€å®šä¸º1ï¼Œ$y_i,y_{i-1}$ä¸­å‡ä¸º0

     ä¸è®¡ç®—0çš„åŸå› æ˜¯ï¼Œä¸Šè¿°å„ç§ç»“æœä¸æ»¡è¶³çš„æˆ–å°±æ˜¯0
     ```verilog
     //YDecoderæ˜¯è¿›è¡Œi-1,i,i+1çš„æ¯”è¾ƒ (i-1)+(i)-2(i+1)
     module YDecoder(
         input yc, yb, ya, //ycä¸ºi+1,ybä¸ºi,ycä¸ºi-1
         output negx, x, neg2x, _2x//è¾“å‡º-1,1,-2,2
     );
       //è¿™é‡Œä¸ºä»€ä¹ˆä¸è¾“å‡º0æ˜¯å› ä¸ºè¿™å‡ ä¸ªæƒ…å†µå‡ä¸ç¬¦åˆçš„æˆ–å°±æ˜¯0
       assign negx = (yc & yb & ~ya) | (yc & ~yb & ya);//-1 ycæ˜¯1 ybå’Œyaä¸­æœ‰ä¸€ä¸ª1
       assign x = (~yc & ~yb & ya) | (~yc & yb & ~ya);//1 ycæ˜¯0,ybå’Œyaä¸­æœ‰ä¸€ä¸ª1
       assign neg2x = (yc & ~yb & ~ya);//-2 ycæ˜¯1 ybå’Œyaéƒ½æ˜¯0
       assign _2x = (~yc & yb & ya);//2 ycæ˜¯0 ybå’Œyaéƒ½æ˜¯1
     endmodule
     ```
   - æ¯ä¸€ä½çš„Boothç»“æœâ€”â€”å˜å‡æ³•ä¸ºåŠ æ³•

     å½“$y_{i+1},y_i,y_{i-1}$è®¡ç®—å‡ºè´Ÿæ•°æ—¶ï¼Œéœ€è¦ä½œå‡æ³•ï¼ŒæŒ‰ç…§ALUä¸­åŠ æ³•å’Œå‡æ³•å…±ç”¨ä¸€ç§è¡¨ç¤ºåŠ æ³•å’Œå‡æ³•å…±ç”¨ä¸€ç§ç»“æœè¡¨ç¤º**å¯¹xå–åï¼Œç„¶åè¿›ä½è®¾ç½®ä¸º1**ä½¿å¾—ç»“æœå‡ä¸ºç›¸åŠ 

     å› ä¸ºä¼šè®¡ç®—å‡º**2å€é¡¹ï¼Œæ‰€ä»¥å½“å‰ä½çš„ç»“æœæ˜¯å¤„ç†ä¹‹å‰ä¸€ä½çš„ä½å€¼**â€”â€”å› ä¸ºåˆšå¼€å§‹åˆå§‹æ—¶$y_a=0$æ‰€ä»¥è®¡ç®—ç»“æœçš„å–å€¼æ˜¯-2ï¼Œ-1ï¼Œ1ï¼Œä¸ä¼šå‡ºç°2ä¸”ç»“æœç”¨è¡¥ç è¡¨ç¤ºï¼Œæ‰€ä»¥**é»˜è®¤è®¾ç½®åˆšå¼€å§‹çš„å‰ä¸€ä½æ­£ç»“æœä¸º0ï¼Œè´Ÿç»“æœä¸º1**
     ```verilog
     module BoothBase(
         input negx, x, neg2x, _2x,//å¾—åˆ°çš„yä¸‰é¡¹çš„è®¡ç®—é¡¹
         input InX,//xæœ¬ä½å€¼
         input PosLastX, NegLastX,//æ­£ä¸Šä¸€ä½çš„ä½å€¼ï¼Œè´Ÿä¸Šä¸€ä½çš„ä½å€¼
         output PosNextX, NegNextX,//æ­£ä¸‹ä¸€ä½çš„ä½å€¼ï¼Œè´Ÿä¸‹ä¸€ä½çš„ä½å€¼
         output OutX//å½“å‰ä½çš„è®¡ç®—ç»“æœ
         );

     //negx,neg2xéœ€è¦å’Œå½“å‰ä½æˆ–è€…ä¸Šä¸€ä½çš„ä½å€¼å–åç›¸ä¸
     //x,_2xéœ€è¦å’Œå½“å‰ä½æˆ–è€…ä¸Šä¸€ä½çš„ä½å€¼ç›¸ä¸
     assign OutX = (negx & ~InX) | (x & InX) | (neg2x & NegLastX) | (_2x & PosLastX);
     assign PosNextX = InX;//è®¡ç®—2å€é¡¹æ‰€éœ€è¦çš„æ­£ä½å€¼
     assign NegNextX = ~InX;//è®¡ç®—2å€é¡¹æ‰€éœ€è¦çš„ä½å€¼å–å

     endmodule
     ```
   - æ•´åˆä¸€æ¬¡Boothæ¯”è¾ƒçš„ä¹˜æ³•ç»“æœ

     å¯¹å½“å‰è¢«ä¹˜æ•°çš„æ¯ä¸€ä½éƒ½é‡‡ç”¨bä¸­æ‰€æåˆ°çš„æ¨¡å—ä½œå¤„ç†

     **å› ä¸ºè¦å˜å‡æ³•ä¸ºåŠ æ³•ï¼Œæ‰€ä»¥å½“**$y_{i+1},y_i,y_{i-1}$**è®¡ç®—ç»“æœæ˜¯-1/-2æ—¶ï¼Œbæ¨¡å—å–åè®¡ç®—ï¼Œcä¸­çš„æ¨¡å—éœ€è¦è¾“å‡ºè¿›ä½ä¸º1**
     ```verilog
     module BoothInterBase(
         input [2:0] y,
         input [63:0] InX,
         output [63:0] OutX,
         output Carry
     );

     wire negx, x, neg2x, _2x;//å½“å‰ä¸‰ä½yæ‰€è®¡ç®—å‡ºçš„ç»“æœ y[0]+y[1]-2y[2]
     wire [1:0] CarrySig [64:0];//ç”¨æ¥å­˜å‚¨æ¯æ¬¡çš„NextXçš„æ­£ç»“æœå’Œå–åç»“æœ

     YDecoder uu(.yc(y[2]), .yb(y[1]), .ya(y[0]), .negx(negx), .x(x), .neg2x(neg2x), ._2x(_2x));//è®¡ç®—negx, x, neg2x, _2x

     BoothBase fir(.negx(negx), .x(x), .neg2x(neg2x), ._2x(_2x), .InX(InX[0]), .PosLastX(1'b0), .NegLastX(1'b1), .PosNextX(CarrySig[1][0]), .NegNextX(CarrySig[1][1]), .OutX(OutX[0]));//è¿›è¡Œéƒ¨åˆ†ç§¯æœ€ä½ä½å€¼çš„è®¡ç®—

     //å¾ªç¯è®¡ç®—éƒ¨åˆ†ç§¯çš„1-63ä½
     generate
         genvar i;
         for (i=1; i<64; i=i+1) begin: gfor
             BoothBase ui(
                 .negx(negx),
                 .x(x),
                 .neg2x(neg2x),
                 ._2x(_2x),
                 .InX(InX[i]),
                 .PosLastX(CarrySig[i][0]),
                 .NegLastX(CarrySig[i][1]),
                 .PosNextX(CarrySig[i+1][0]),
                 .NegNextX(CarrySig[i+1][1]),
                 .OutX(OutX[i])
             );
         end
     endgenerate

     //èµ‹è¿›ä½å€¼ï¼Œå½“-1/-2æ—¶éœ€è¦ä½œå‡æ³•ï¼Œè¿›ä½å€¼ä¸º1
     assign Carry = negx || neg2x;

     endmodule

     ```
   - ä½¿ç”¨Wallace Treeå¯¹éƒ¨åˆ†ç§¯ä»¥åŠè¿›ä½ç›¸åŠ 

     Wallace Treeæ‰€ä½¿ç”¨çš„æ˜¯è¿›ä½ä¿å­˜åŠ æ³•å™¨CSRè¿›ä½ä¿å­˜åŠ æ³•å™¨CSA
     1. æ„é€ 64ä½çš„CSRåŠ æ³•å™¨
        ```verilog
        module add64(
            input [63:0]A, B, C,
            output [63:0]Carry, S
        );
            genvar i;
            generate
                for (i = 0; i<64; i=i+1) begin //å¾ªç¯64ä½èµ‹å€¼
                    assign {Carry[i],S[i]}=A[i]+B[i]+C[i];
                end
            endgenerate
            //äº§ç”Ÿçš„è¿›ä½åº”è¯¥æ˜¯åŠ åˆ°ä¸‹ä¸€ä½çš„ï¼Œæ‰€ä»¥ä½¿ç”¨Carryæ—¶ï¼Œæ•´ä½“å·¦ç§»ä¸€ä½
        endmodule
        ```
     2. æ„é€ Treeå¾—åˆ°æœ€ç»ˆçš„ç»“æœ

        è¿™é‡Œæ˜¯å·²ç»å¾—åˆ°äº†éƒ¨åˆ†ç§¯çš„ç»“æœ`BoothRes`ï¼Œä»¥åŠå¯¹åº”æ¯ä¸ªç»“æœå¦‚æœæ‰§è¡Œå‡æ³•çš„è¯å˜åŠ æ³•çš„è¿›ä½`Carry`ï¼ŒäºŒè€…å¯¹åº”é¡¹ç›¸åŠ å³å¾—åˆ°æœ€ç»ˆæ‰€è¦ç›¸åŠ çš„éƒ¨åˆ†ç§¯ç»“æœ`SecStageBoothRes`
        ```verilog
        reg [63:0] SecStageBoothRes [16:0];//å­˜å‚¨æœ€ç»ˆç›¸åŠ çš„éƒ¨åˆ†ç§¯
        integer p;
         
        always @(posedge mul_clk) begin
            if (~reset) begin
                for(p=0; p<17; p=p+1) begin
                    SecStageBoothRes[p] <= Carry[p]+BoothRes[p];//BoothResç»“æœå’Œå‡æ³•å˜åŠ æ³•çš„è¿›ä½ç›¸åŠ 
                end 
            end
        end
        ```
        ä¹‹ååªéœ€è¦ä½¿ç”¨Wallace Treeå¯¹17ä¸ªSecStageBoothResç›¸åŠ å³å¯

        ç¬¬ä¸€é˜¶æ®µéœ€è¦ä½¿ç”¨5ä¸ªadd64ï¼Œäº§ç”Ÿ10ä¸ªç»“æœï¼Œå‰©ä½™ä¸¤ä¸ªæœªå¤„ç†ï¼Œå…±12ä¸ªå¾…å¤„ç†é¡¹
        ç¬¬äºŒé˜¶æ®µéœ€è¦ä½¿ç”¨4ä¸ªadd64ï¼Œäº§ç”Ÿ8ä¸ªç»“æœï¼Œå‰©ä½™0ä¸ªæœªå¤„ç†ï¼Œå…±8ä¸ªå¾…å¤„ç†é¡¹
        ç¬¬ä¸‰é˜¶æ®µéœ€è¦ä½¿ç”¨2ä¸ªadd64ï¼Œäº§ç”Ÿ4ä¸ªç»“æœï¼Œå‰©ä½™2ä¸ªæœªå¤„ç†ï¼Œå…±6ä¸ªå¾…å¤„ç†é¡¹
        ç¬¬å››é˜¶æ®µéœ€è¦ä½¿ç”¨2ä¸ªadd64ï¼Œäº§ç”Ÿ4ä¸ªç»“æœï¼Œå‰©ä½™0ä¸ªæœªå¤„ç†ï¼Œå…±4ä¸ªå¾…å¤„ç†é¡¹
        ç¬¬äº”é˜¶æ®µéœ€è¦ä½¿ç”¨1ä¸ªadd64ï¼Œäº§ç”Ÿ2ä¸ªç»“æœï¼Œå‰©ä½™1ä¸ªæœªå¤„ç†ï¼Œå…±3ä¸ªå¾…å¤„ç†é¡¹
        ç¬¬å…­é˜¶æ®µéœ€è¦ä½¿ç”¨1ä¸ªadd64ï¼Œäº§ç”Ÿ2ä¸ªç»“æœï¼Œå³æœ€ç»ˆçš„64ä½çš„`Sout`ã€`Cout`
        ```verilog
        wire [63:0] COut, SOut;

        wire [63:0]firSig[4:0];
        wire [63:0]firC[4:0];
        add64 fir1(.A(SecStageBoothRes[0]),.B(SecStageBoothRes[1]),.C(SecStageBoothRes[2]),.Carry(firC[0]),.S(firSig[0]));
        add64 fir2(.A(SecStageBoothRes[3]),.B(SecStageBoothRes[4]),.C(SecStageBoothRes[5]),.Carry(firC[1]),.S(firSig[1]));
        add64 fir3(.A(SecStageBoothRes[6]),.B(SecStageBoothRes[7]),.C(SecStageBoothRes[8]),.Carry(firC[2]),.S(firSig[2]));
        add64 fir4(.A(SecStageBoothRes[9]),.B(SecStageBoothRes[10]),.C(SecStageBoothRes[11]),.Carry(firC[3]),.S(firSig[3]));
        add64 fir5(.A(SecStageBoothRes[12]),.B(SecStageBoothRes[13]),.C(SecStageBoothRes[14]),.Carry(firC[4]),.S(firSig[4]));

        wire [63:0]secSig[3:0];
        wire [63:0]secC[3:0];
        add64 sec1(.A(SecStageBoothRes[15]),.B(SecStageBoothRes[16]),.C(firSig[0]),.Carry(secC[0]),.S(secSig[0]));
        add64 sec2(.A(firC[0]<<1),.B(firSig[1]),.C(firC[1]<<1),.Carry(secC[1]),.S(secSig[1]));
        add64 sec3(.A(firSig[2]),.B(firC[2]<<1),.C(firSig[3]),.Carry(secC[2]),.S(secSig[2]));
        add64 sec4(.A(firC[3]<<1),.B(firSig[4]),.C(firC[4]<<1),.Carry(secC[3]),.S(secSig[3]));

        wire [63:0]thiSig[1:0];
        wire [63:0]thiC[1:0];
        add64 thi1(.A(secC[0]<<1),.B(secSig[0]),.C(secC[1]<<1),.Carry(thiC[0]),.S(thiSig[0]));
        add64 thi2(.A(secSig[1]),.B(secC[2]<<1),.C(secSig[2]),.Carry(thiC[1]),.S(thiSig[1]));

        wire [63:0]forSig[1:0];
        wire [63:0]forC[1:0];
        add64 for1(.A(secC[3]<<1),.B(secSig[3]),.C(thiC[0]<<1),.Carry(forC[0]),.S(forSig[0]));
        add64 for2(.A(thiSig[0]),.B(thiC[1]<<1),.C(thiSig[1]),.Carry(forC[1]),.S(forSig[1]));

        wire [63:0]fifSig,fifC;
        add64 fif1(.A(forC[0]<<1),.B(forSig[0]),.C(forC[1]<<1),.Carry(fifC),.S(fifSig));

        add64 six1(.A(forSig[1]),.B(fifSig),.C(fifC<<1),.Carry(COut),.S(SOut));
        ```
        æœ€åä½¿ç”¨ä¼ é€’è¿›ä½åŠ æ³•å™¨å¯¹Soutã€Coutç›¸åŠ å¾—åˆ°æœ€ç»ˆçš„`result`
        ```verilog
        assign result = SOut + (COut<<1);//+çš„è¿ç®—ä¼˜å…ˆçº§é«˜äº<<
        ```
   - å°è£…æœ€åçš„mulæ¨¡å—
     ```verilog
     module mul(
         input mul_clk, reset,//resetä½ç”µå¹³æœ‰æ•ˆ
         input mul_signed,//è¿›è¡Œæœ‰ç¬¦å·ä¹˜æ³•è¿˜æ˜¯æ— ç¬¦å·ä¹˜æ³•
         input [31:0] x, y, //xæ‰©å±•è‡³64ä½ yæ‰©å±•è‡³33ä½ åŒºåˆ«æœ‰æ— ç¬¦å·
         output [63:0] result
         );

     //æ•´åˆèµ‹å€¼ï¼Œæ‰©å±•è¢«ä¹˜æ•°xå’Œä¹˜æ•°y
     wire [63:0] CalX = mul_signed ? {{32{x[31]}}, x} : {32'b0, x}; 
     wire [32:0] CalY = mul_signed ? {y[31], y} : {1'b0, y};

     //è®¡ç®—Boothéƒ¨åˆ†ç§¯  33/2å‘ä¸Šå–æ•´ä¸º17ä¸ª
     wire [16:0] Carry; //boothè®¡ç®—å¾—åˆ°çš„è¿›ä½
     wire [63:0] BoothRes [16:0]; //boothçš„è®¡ç®—ç»“æœ
     BoothInterBase fir(.y({CalY[1], CalY[0], 1'b0}), .InX(CalX), .OutX(BoothRes[0]), .Carry(Carry[0]));//y1 y0 y-1

     generate
         genvar i;
         for (i=2; i<32; i=i+2) begin: boothfor
             BoothInterBase ai(
                 .y(CalY[i+1:i-1]),//y3 y2 y1~y31 y30 y29
                 .InX(CalX<<i),//è¢«ä¹˜æ•°å·¦ç§»ä½
                 .OutX(BoothRes[i>>1]),
                 .Carry(Carry[i>>1])
             );
         end
     endgenerate

     BoothInterBase las(.y({CalY[32], CalY[32], CalY[31]}), .InX(CalX<<32), .OutX(BoothRes[16]), .Carry(Carry[16]));//å¥‡æ•°ä½çš„Boothä¸¤ä½ä¹˜ï¼Œæœ€åä¸€æ¬¡æ˜¯å†åŠ ä¸Šæœ€é«˜ä½è¿›è¡Œæ¯”è¾ƒ


     reg [63:0] SecStageBoothRes [16:0];//å­˜å‚¨æœ€ç»ˆç›¸åŠ çš„éƒ¨åˆ†ç§¯
     integer p;
      
     always @(posedge mul_clk) begin
         if (~reset) begin//åŒæ­¥æ—¶é’Ÿï¼Œä½ç”µå¹³æœ‰æ•ˆ
             for(p=0; p<17; p=p+1) begin
                 SecStageBoothRes[p] <= Carry[p]+BoothRes[p];//BoothResç»“æœå’Œå‡æ³•å˜åŠ æ³•çš„è¿›ä½ç›¸åŠ 
             end 
         end
     end

     //Wallace Tree å› ä¸ºVerilogçš„æ¨¡å—å®šä¹‰ä¸å…è®¸ä½¿ç”¨æ•°ç»„ï¼Œå› æ­¤è‹¥å°†Wallaceæ¨¡å—æŠ½ç¦»å‡ºæ¥ï¼Œä¼ å‚æ—¶éœ€è¦ä¼ é€’17ä¸ªæ•°æ®ï¼Œæ¯”è¾ƒéº»çƒ¦ï¼Œå› æ­¤è¿™é‡Œç›´æ¥åµŒå¥—Wallace
     wire [63:0] COut, SOut;

     wire [63:0]firSig[4:0];
     wire [63:0]firC[4:0];
     add64 fir1(.A(SecStageBoothRes[0]),.B(SecStageBoothRes[1]),.C(SecStageBoothRes[2]),.Carry(firC[0]),.S(firSig[0]));
     add64 fir2(.A(SecStageBoothRes[3]),.B(SecStageBoothRes[4]),.C(SecStageBoothRes[5]),.Carry(firC[1]),.S(firSig[1]));
     add64 fir3(.A(SecStageBoothRes[6]),.B(SecStageBoothRes[7]),.C(SecStageBoothRes[8]),.Carry(firC[2]),.S(firSig[2]));
     add64 fir4(.A(SecStageBoothRes[9]),.B(SecStageBoothRes[10]),.C(SecStageBoothRes[11]),.Carry(firC[3]),.S(firSig[3]));
     add64 fir5(.A(SecStageBoothRes[12]),.B(SecStageBoothRes[13]),.C(SecStageBoothRes[14]),.Carry(firC[4]),.S(firSig[4]));

     wire [63:0]secSig[3:0];
     wire [63:0]secC[3:0];
     add64 sec1(.A(SecStageBoothRes[15]),.B(SecStageBoothRes[16]),.C(firSig[0]),.Carry(secC[0]),.S(secSig[0]));
     add64 sec2(.A(firC[0]<<1),.B(firSig[1]),.C(firC[1]<<1),.Carry(secC[1]),.S(secSig[1]));
     add64 sec3(.A(firSig[2]),.B(firC[2]<<1),.C(firSig[3]),.Carry(secC[2]),.S(secSig[2]));
     add64 sec4(.A(firC[3]<<1),.B(firSig[4]),.C(firC[4]<<1),.Carry(secC[3]),.S(secSig[3]));

     wire [63:0]thiSig[1:0];
     wire [63:0]thiC[1:0];
     add64 thi1(.A(secC[0]<<1),.B(secSig[0]),.C(secC[1]<<1),.Carry(thiC[0]),.S(thiSig[0]));
     add64 thi2(.A(secSig[1]),.B(secC[2]<<1),.C(secSig[2]),.Carry(thiC[1]),.S(thiSig[1]));

     wire [63:0]forSig[1:0];
     wire [63:0]forC[1:0];
     add64 for1(.A(secC[3]<<1),.B(secSig[3]),.C(thiC[0]<<1),.Carry(forC[0]),.S(forSig[0]));
     add64 for2(.A(thiSig[0]),.B(thiC[1]<<1),.C(thiSig[1]),.Carry(forC[1]),.S(forSig[1]));

     wire [63:0]fifSig,fifC;
     add64 fif1(.A(forC[0]<<1),.B(forSig[0]),.C(forC[1]<<1),.Carry(fifC),.S(fifSig));

     add64 six1(.A(forSig[1]),.B(fifSig),.C(fifC<<1),.Carry(COut),.S(SOut));

     assign result = SOut + (COut<<1);//+çš„è¿ç®—ä¼˜å…ˆçº§é«˜äº<<

     endmodule
     ```
     1. Verilogæ¨¡å—å£°æ˜ä¸å…è®¸ä½¿ç”¨æ•°ç»„å®šä¹‰ï¼Œå› æ­¤è¿™é‡Œå°†Wallace TreeåµŒå¥—åœ¨mulæ¨¡å—ä¸­ï¼ˆä¹Ÿå¯ä»¥ç›´æ¥ä¼ é€’17ä¸ªå‚æ•°å°è£…Wallaceï¼‰
     2. Boothä¸¤ä½ä¹˜é¢å¯¹å¥‡æ•°ä½ä¹˜æ•°æ—¶çš„æœ€åä¸€æ¬¡è®¡ç®—æ˜¯ `æœ€é«˜ä½ æœ€é«˜ä½ æœ€é«˜ä½-1`

        [about:blank#blocked](about:blank#blocked "about:blank#blocked")
     3. +çš„è¿ç®—ä¼˜å…ˆçº§æ˜¯é«˜äº<<è¿™äº›ç§»ä½è¿ç®—çš„

#### DIV

Chiplabä¸­çš„DIVçš„å®ç°é‡‡ç”¨æ¢å¤ä½™æ•°æ³•3.4.1æ¢å¤ä½™æ•°ç®—æ³•

æ‰€å®ç°çš„ä»£ç å¦‚ä¸‹ï¼š

```verilog
//x/y   //32ä½æ“ä½œæ•°ï¼ŒåŒmulçš„å¤„ç†ï¼Œæ ¹æ®æœ‰æ— ç¬¦å·éœ€è¦æ‰©å±•ï¼Œå› æ­¤é™¤æ•°33ä½ï¼Œä»32åˆ°0éœ€è¦33ä¸ªæ—¶é’Ÿå‘¨æœŸï¼Œå†åŠ ä¸Š0çš„è®¡ç®—ï¼Œåˆ°34æ—¶é’Ÿå‘¨æœŸä¸Šæ²¿æ—¶å¾—åˆ°ç»“æœ
module div(
    input div_clk, reset,//divæ—¶é’Ÿï¼Œå¤ä½ä¿¡å·é«˜æœ‰æ•ˆ
    input div,//è¡¨ç¤ºå½“å‰è¿›è¡Œçš„æ“ä½œæ˜¯é™¤æ³•â€”â€”è®¡ç®—è¿‡ç¨‹ä¸­divå§‹ç»ˆä¿æŒæœ‰æ•ˆ
    input div_signed,//é«˜ç”µå¹³æœ‰ç¬¦å·é™¤
    input [31:0] x, y,//è¢«é™¤æ•°ã€é™¤æ•°
    output [31:0] s, r,//å•†ã€ä½™æ•°
    output complete//è®¡æ•°åˆ°è¾¾ffä»¥åŠffçš„ä¸‹ä¸€æ—¶é’Ÿå‘¨æœŸï¼Œåˆ°è¾¾ffcompleteæ—¶äº§ç”Ÿå•†ï¼Œåˆ°è¾¾ffçš„ä¸‹ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸcomplete_delayæ—¶äº§ç”Ÿä½™æ•°
    );
    

reg [32:0] UnsignS,UnsignR;//ä¸ç»è¿‡ç¬¦å·å¤„ç†çš„å•†å’Œä½™æ•°
reg [32:0] tmp_r;//å­˜å‚¨è®¡ç®—è¿‡ç¨‹ä¸­çš„ä½™æ•°
reg [7:0] count;//è®¡ç®—å‘¨æœŸ
wire [32:0] tmp_d;//å­˜å‚¨ä½™æ•°-è¡¥æ•°çš„ç»“æœ
wire [32:0] result_r;//æ–°äº§ç”Ÿçš„ä½™æ•°
wire [32:0] UnsignX, UnsignY;//æ ¹æ®æ˜¯å¦è¿›è¡Œæœ‰ç¬¦å·é™¤æ³•ï¼Œè¿›è¡Œæ‰©å±•è½¬æ¢æˆæ— ç¬¦å·æ•°

reg  div_signed_buffer; //å› ä¸ºæ¶‰åŠåˆ°å¤šä¸ªå‘¨æœŸï¼Œä¸ºäº†é˜²æ­¢ä¸­é€”æœ‰æ–°çš„è¾“å…¥ï¼Œéœ€è¦æš‚å­˜å½“å‰è®¡ç®—çš„ç¬¦åˆ
reg  x_31_buffer;//ç¼“å­˜xç¬¦å·
reg  y_31_buffer;//ç¼“å­˜yç¬¦å·
wire real_div_signed;//åœ¨åˆšå¼€å§‹æ—¶çš„div_signedå’Œç»“æŸæ—¶çš„div_signed_bufferä¸­é€‰æ‹©
wire real_x_31;//åœ¨åˆšå¼€å§‹æ—¶çš„y_31å’Œç»“æŸæ—¶çš„div_signed_bufferä¸­é€‰æ‹©
wire real_y_31;//åœ¨åˆšå¼€å§‹æ—¶çš„y_31å’Œç»“æŸæ—¶çš„div_signed_bufferä¸­é€‰æ‹©
wire complete_delay;//countåˆ°è¾¾ffçš„ä¸‹ä¸€ä¸ªå‘¨æœŸï¼Œäº§ç”Ÿä½™æ•°
wire real_complete;//ä½™æ•°å’Œå•†äº§ç”Ÿçš„æ•´ä¸ªæ—¶é—´
assign complete_delay = (count == 8'hf0);//ä½™æ•°è®¡ç®—å®Œæˆ
assign real_complete = complete_delay || complete;


always @(posedge div_clk) begin 
    if (reset) begin //åˆå§‹åŒ–
        div_signed_buffer <= 1'b0;
        x_31_buffer <= 1'b0;
        y_31_buffer <= 1'b0;
    end 
    else if (div) begin  //è¿›è¡Œé™¤æ³•
        div_signed_buffer <= div_signed;   
        x_31_buffer <= x[31];  
        y_31_buffer <= y[31];
    end
end

//è®¡ç®—åˆšå¼€å§‹æ—¶ï¼Œéœ€è¦æ ¹æ®div_signedä½œå¤„ç†ï¼Œè®¡ç®—ç»“æŸæ—¶ï¼Œæ ¹æ®div_signed_bufferå¤„ç†
assign real_div_signed = real_complete ? div_signed_buffer : div_signed; 
assign real_x_31 = real_complete ? x_31_buffer : x[31];
assign real_y_31 = real_complete ? y_31_buffer : y[31];

assign UnsignX = {1'b0, (real_div_signed ? (x[31] ? (~x + 32'b1) : x) : x)}; //æŒ‰æ— ç¬¦å·å¤„ç†
assign UnsignY = {1'b0, (real_div_signed ? (y[31] ? (~y + 32'b1) : y) : y)}; 

always @(posedge div_clk) begin  //é™¤æ³•è®¡ç®— é‡‡ç”¨åŒæ­¥èµ‹å€¼
    if (reset || ~div || complete_delay) begin
        count <= 8'd32;     
        tmp_r <= 33'b0;
    end
    else if (~(count[7])) begin //countä¸º8'ff 
        if (tmp_d[32]) begin    //å½“å‰ç»“æœä¸ºè´Ÿæ•°ï¼Œé‚£ä¹ˆå•†ä¸Š0,å¹¶æ¢å¤ä½™æ•°
            UnsignS <= {UnsignS[31:0], 1'b0};
            tmp_r <= result_r;
        end 
        else begin //å½“å‰ç»“æœä¸ºæ­£æ•°ï¼Œå•†ä¸Š1ï¼Œè®¾ç½®ä½™æ•°ä¸ºè®¡ç®—ç»“æœ
            UnsignS <= {UnsignS[31:0], 1'b1};
            tmp_r <= tmp_d;
        end
        count <= count - 8'd1;
    end
    else begin //è®¡ç®—ä½™æ•°
        UnsignR <= tmp_r; //å¾—åˆ°ä½™æ•°
        count   <= 8'hf0;
    end

end

assign complete = (count == 8'hff);//å•†è®¡ç®—å®Œæˆ

assign result_r = {tmp_r[31:0], UnsignX[count]};//ç›¸å½“äºä¸ç§»åŠ¨è¢«é™¤æ•°ï¼Œä½†ä¹Ÿåšåˆ°äº†ä½ä½è¡¥å……è¢«é™¤æ•°å½“å‰è¿ç®—è¦è¡¥å……åˆ°å‰©ä½™ä½™æ•°çš„æ•°
assign tmp_d = result_r - UnsignY;//ä½™æ•°-é™¤æ•°

//æ ¹æ®è¦è¿›è¡Œçš„æœ‰æ— ç¬¦å·è®¡ç®—ï¼Œå¯¹æ— ç¬¦å·ç»“æœè¿›è¡Œå¤„ç† è¢«é™¤æ•°å’Œé™¤æ•°å¼‚å·é‚£ä¹ˆå•†å°±æ˜¯è´Ÿï¼Œä½™æ•°å’Œè¢«é™¤æ•°ç¬¦å·ç›¸åŒ
wire [32:0] TmpS, TmpR;
assign TmpS = (real_div_signed ? ((real_x_31 == real_y_31) ? UnsignS : ~(UnsignS - 1)) : UnsignS); 
assign TmpR = (real_div_signed ? (real_x_31 ? ~(UnsignR - 1) : UnsignR) : UnsignR);

assign s = TmpS[31:0];
assign r = TmpR[31:0];

endmodule

```

ä½†æ˜¯æ¢å¤ä½™æ•°ç®—æ³•çš„æ•ˆç‡æ˜¯ä¸å¦‚ä¸æ¢å¤ä½™æ•°ç®—æ³•çš„ï¼Œä¸‹é¢å¯¹å…¶æ”¹é€ ä¸ºä¸æ¢å¤ä½™æ•°æ³•3.4.2ä¸æ¢å¤ä½™æ•°ç®—æ³•

ä¸æ¢å¤ä½™æ•°æ³•æ˜¯å½“è®¡ç®—ç»“æœæ˜¯è´Ÿæ•°æ—¶ï¼Œå°†è¯¥è´Ÿæ•°ç»“æœå­˜å…¥å‰©ä½™ä½™æ•°ï¼Œä¸‹ä¸€æ­¥æ‰§è¡ŒåŠ é™¤æ•°å³å¯ã€‚æœ€åå¦‚æœ**ä½™æ•°æ˜¯è´Ÿæ•°ï¼Œåˆ™éœ€è¦åŠ bæ¢å¤ä¸ºæ­£**

```verilog
//x/y   //32ä½æ“ä½œæ•°ï¼ŒåŒmulçš„å¤„ç†ï¼Œæ ¹æ®æœ‰æ— ç¬¦å·éœ€è¦æ‰©å±•ï¼Œå› æ­¤é™¤æ•°33ä½ï¼Œä»32åˆ°0éœ€è¦33ä¸ªæ—¶é’Ÿå‘¨æœŸï¼Œå†åŠ ä¸Š0çš„è®¡ç®—ï¼Œåˆ°34æ—¶é’Ÿå‘¨æœŸä¸Šæ²¿æ—¶å¾—åˆ°ç»“æœ
module div(
    input div_clk, reset,//divæ—¶é’Ÿï¼Œå¤ä½ä¿¡å·é«˜æœ‰æ•ˆ
    input div,//è¡¨ç¤ºå½“å‰è¿›è¡Œçš„æ“ä½œæ˜¯é™¤æ³•â€”â€”è®¡ç®—è¿‡ç¨‹ä¸­divå§‹ç»ˆä¿æŒæœ‰æ•ˆ
    input div_signed,//é«˜ç”µå¹³æœ‰ç¬¦å·é™¤
    input [31:0] x, y,//è¢«é™¤æ•°ã€é™¤æ•°
    output [31:0] s, r,//å•†ã€ä½™æ•°
    output complete_delay//è¿™é‡Œç›´æ¥è¾“å‡ºcomplete_delay,æœ‰æ•ˆæ—¶å³å¾—åˆ°å•†å’Œä½™æ•°
    );
    

reg [32:0] UnsignS,UnsignR;//ä¸ç»è¿‡ç¬¦å·å¤„ç†çš„å•†å’Œä½™æ•°
reg [32:0] tmp_r;//å­˜å‚¨è®¡ç®—è¿‡ç¨‹ä¸­çš„ä½™æ•°
reg [7:0] count;//è®¡ç®—å‘¨æœŸ
wire [32:0] tmp_d,tmp_add,tmp_sub;//å­˜å‚¨æ–°è®¡ç®—å¾—åˆ°çš„ä½™æ•°ï¼Œä½™æ•°åŠ é™¤æ•°ï¼Œä½™æ•°å‡é™¤æ•°
wire [32:0] result_r;//æ–°äº§ç”Ÿçš„ä½™æ•°
wire [32:0] UnsignX, UnsignY;//æ ¹æ®æ˜¯å¦è¿›è¡Œæœ‰ç¬¦å·é™¤æ³•ï¼Œè¿›è¡Œæ‰©å±•è½¬æ¢æˆæ— ç¬¦å·æ•°

reg  div_signed_buffer; //å› ä¸ºæ¶‰åŠåˆ°å¤šä¸ªå‘¨æœŸï¼Œä¸ºäº†é˜²æ­¢ä¸­é€”æœ‰æ–°çš„è¾“å…¥ï¼Œéœ€è¦æš‚å­˜å½“å‰è®¡ç®—çš„ç¬¦åˆ
reg  x_31_buffer;//ç¼“å­˜xç¬¦å·
reg  y_31_buffer;//ç¼“å­˜yç¬¦å·
wire real_div_signed;//åœ¨åˆšå¼€å§‹æ—¶çš„div_signedå’Œç»“æŸæ—¶çš„div_signed_bufferä¸­é€‰æ‹©
wire real_x_31;//åœ¨åˆšå¼€å§‹æ—¶çš„y_31å’Œç»“æŸæ—¶çš„div_signed_bufferä¸­é€‰æ‹©
wire real_y_31;//åœ¨åˆšå¼€å§‹æ—¶çš„y_31å’Œç»“æŸæ—¶çš„div_signed_bufferä¸­é€‰æ‹©
wire complete;//å•†è®¡ç®—å®Œæˆ
wire real_complete;//ä½™æ•°å’Œå•†äº§ç”Ÿçš„æ•´ä¸ªæ—¶é—´
assign complete_delay = (count == 8'hf0);//ä½™æ•°è®¡ç®—å®Œæˆ
assign real_complete = complete_delay || complete;


always @(posedge div_clk) begin 
    if (reset) begin //åˆå§‹åŒ–
        div_signed_buffer <= 1'b0;
        x_31_buffer <= 1'b0;
        y_31_buffer <= 1'b0;
    end 
    else if (div) begin  //è¿›è¡Œé™¤æ³•
        div_signed_buffer <= div_signed;   
        x_31_buffer <= x[31];  
        y_31_buffer <= y[31];
    end
end

//è®¡ç®—åˆšå¼€å§‹æ—¶ï¼Œéœ€è¦æ ¹æ®div_signedä½œå¤„ç†ï¼Œè®¡ç®—ç»“æŸæ—¶ï¼Œæ ¹æ®div_signed_bufferå¤„ç†
assign real_div_signed = real_complete ? div_signed_buffer : div_signed; 
assign real_x_31 = real_complete ? x_31_buffer : x[31];
assign real_y_31 = real_complete ? y_31_buffer : y[31];

assign UnsignX = {1'b0, (real_div_signed ? (x[31] ? (~x + 32'b1) : x) : x)}; //æŒ‰æ— ç¬¦å·å¤„ç†
assign UnsignY = {1'b0, (real_div_signed ? (y[31] ? (~y + 32'b1) : y) : y)}; 

always @(posedge div_clk) begin  //é™¤æ³•è®¡ç®— é‡‡ç”¨åŒæ­¥èµ‹å€¼
    if (reset || ~div || complete_delay) begin
        count <= 8'd32;     
        tmp_r <= 33'b0;
    end
    else if (~(count[7])) begin //countä¸º8'ff 
        if (tmp_d[32]) begin    //å½“å‰ç»“æœä¸ºè´Ÿæ•°ï¼Œé‚£ä¹ˆå•†ä¸Š0
            UnsignS <= {UnsignS[31:0], 1'b0};
        end 
        else begin //å½“å‰ç»“æœä¸ºæ­£æ•°ï¼Œå•†ä¸Š1
            UnsignS <= {UnsignS[31:0], 1'b1};
        end
        tmp_r <= tmp_d;
        count <= count - 8'd1;
    end
    else begin //è®¡ç®—ä½™æ•°
        if(tmp_r[32])begin//ä½™æ•°ç»“æœä¸ºè´Ÿï¼ŒåŠ é™¤æ•°ä¿®å¤
            UnsignR<=tmp_r+UnsignY;
        end else begin
            UnsignR<=tmp_r;
        end
        count   <= 8'hf0;
    end

end

assign complete = (count == 8'hff);//å•†è®¡ç®—å®Œæˆ

assign result_r = {tmp_r[31:0], UnsignX[count]};//ç›¸å½“äºä¸ç§»åŠ¨è¢«é™¤æ•°ï¼Œä½†ä¹Ÿåšåˆ°äº†ä½ä½è¡¥å……è¢«é™¤æ•°å½“å‰è¿ç®—è¦è¡¥å……åˆ°å‰©ä½™ä½™æ•°çš„æ•°
assign tmp_sub = result_r - UnsignY;//ä½™æ•°-é™¤æ•°
assign tmp_add = result_r + UnsignY;//ä½™æ•°+é™¤æ•°
assign tmp_d = tmp_r[32]?tmp_add:tmp_sub;//è‹¥ä¸Šä¸€æ¬¡ä½™æ•°ä¸ºè´Ÿï¼Œåˆ™é€‰æ‹©tmp_addå¦åˆ™é€‰æ‹©tmp_sub

//æ ¹æ®è¦è¿›è¡Œçš„æœ‰æ— ç¬¦å·è®¡ç®—ï¼Œå¯¹æ— ç¬¦å·ç»“æœè¿›è¡Œå¤„ç† è¢«é™¤æ•°å’Œé™¤æ•°å¼‚å·é‚£ä¹ˆå•†å°±æ˜¯è´Ÿï¼Œä½™æ•°å’Œè¢«é™¤æ•°ç¬¦å·ç›¸åŒ
wire [32:0] TmpS, TmpR;
assign TmpS = (real_div_signed ? ((real_x_31 == real_y_31) ? UnsignS : ~(UnsignS - 1)) : UnsignS); 
assign TmpR = (real_div_signed ? (real_x_31 ? ~(UnsignR - 1) : UnsignR) : UnsignR);

assign s = TmpS[31:0];
assign r = TmpR[31:0];

endmodule

```

ä½†æ˜¯ä¸æ¢å¤ä½™æ•°æ³•å’Œæ¢å¤ä½™æ•°æ³•å¹¶æ²¡æœ‰ç¼©çŸ­é™¤æ³•æ‰€ç”¨çš„æ—¶é’Ÿå‘¨æœŸï¼Œå› æ­¤ä¸‹é¢æ¥ç”¨éœ€è¦å‘¨æœŸæœ€çŸ­çš„ç‰›é¡¿è¿­ä»£æ³•å®ç°3.4.4 Newton-Raphsoné™¤æ³•ç®—æ³•

> å¯¹äºæ•´æ•°é™¤æ³•ï¼Œå…¶å®åªè¦ç¨åŠ æ”¹å˜ï¼Œå°±å¯ä»¥å¤ç”¨æµ®ç‚¹æ•°å°¾æ•°é™¤æ³•ç®—æ³•ï¼Œé‚£å°±æ˜¯å…ˆæ ¹æ®é™¤æ•°å’Œè¢«é™¤æ•°çš„å‰å¯¼é›¶æ•°é‡æŠŠæ•´æ•°å·¦ç§»â€œè§„æ ¼åŒ–â€ï¼Œä½¿å®ƒä»¬çš„æœ€é«˜ä½éƒ½æ˜¯1ï¼Œè¿™æ ·æ•´æ•°ä¹Ÿè¢«å†™æˆäº†[http://1.xxx](https://link.zhihu.com/?target=http://1.xxx "http://1.xxx")çš„å½¢å¼ï¼Œåªéœ€è¦å†æŒ‰æµ®ç‚¹çš„å°¾æ•°é™¤æ³•å¯¹è§„æ ¼åŒ–åçš„æ•´æ•°åšé™¤æ³•ï¼Œç®—å¤Ÿä¸€å®šçš„ç²¾åº¦ï¼Œå†æ ¹æ®å‰å¯¼é›¶ä¸ªæ•°å¯¹ç»“æœè¿›è¡Œå°çš„è°ƒèŠ‚å³å¯

### Tools

```verilog
//äºŒå››è¯‘ç 
åŠ module decoder_2_4(
    input  [ 1:0] in,
    output [ 3:0] out
);
2
genvar i;
generate for (i=0; i<4; i=i+1) begin : gen_for_dec_2_4
    assign out[i] = (in == i);
end endgenerate

endmodule

//ç¼–ç å™¨
module encoder_4_2(
    input  [3:0] in,
    output [1:0] out
);

assign out = {2{in[0]}} & 2'd0 |
       {2{in[1]}} & 2'd1 |
       {2{in[2]}} & 2'd2 |
       {2{in[3]}} & 2'd3 ;

endmodule



module decoder_4_16(
    input  [ 3:0] in,
    output [15:0] out
);

genvar i;
generate for (i=0; i<16; i=i+1) begin : gen_for_dec_4_16
    assign out[i] = (in == i);
end endgenerate

endmodule

module encoder_16_4(//å¯ä»¥æŒ‰ç…§encoder_4_2æ‰€ç¤ºçš„æ–¹æ³•ï¼Œä½†æ˜¯éœ€è¦16æ¬¡|æ¯”è¾ƒéº»çƒ¦ï¼Œå› æ­¤åµŒå¥—encoder_4_2æ¥å®ç°
    input  [15:0] in,
    output [ 3:0] out
);

wire [1:0] out_0, out_1, out_2, out_3;//å…ˆæ¯å››ä½è¿›è¡Œä¸€æ¬¡ç¼–ç 

encoder_4_2 one (.in(in[ 3: 0]), .out(out_0));
encoder_4_2 two (.in(in[ 7: 4]), .out(out_1));
encoder_4_2 thr (.in(in[11: 8]), .out(out_2));
encoder_4_2 fou (.in(in[15:12]), .out(out_3));

assign out = {4{|in[ 3: 0]}} & {2'd0, out_0} |//0~3æœ€é«˜ä½å‡æ˜¯0,å› æ­¤å¦‚æœin[3:0]ä¸­æœ‰1,é‚£ä¹ˆå°±æ˜¯{2'd0,out_0}
       {4{|in[ 7: 4]}} & {2'd1, out_1} |    //4ï½7æœ€é«˜ä¸¤ä½æ˜¯01,å› æ­¤å¦‚æœin[7:4]ä¸­æœ‰1,é‚£ä¹ˆå°±æ˜¯{2'd1,out_1}
       {4{|in[11: 8]}} & {2'd2, out_2} |    //8~11æœ€é«˜ä¸¤ä½æ˜¯10,å› æ­¤å¦‚æœin[11:8]ä¸­æœ‰1,é‚£ä¹ˆå°±æ˜¯{2'd2,out_1}
       {4{|in[15:12]}} & {2'd3, out_3} ;    //12~15æœ€é«˜ä¸¤ä½æ˜¯11,å› æ­¤å¦‚æœin[15:12]ä¸­æœ‰1,é‚£ä¹ˆå°±æ˜¯{2'd3,out_1}

endmodule

module decoder_5_32(
    input  [ 4:0] in,
    output [31:0] out
);

genvar i;
generate for (i=0; i<32; i=i+1) begin : gen_for_dec_5_32
    assign out[i] = (in == i);
end endgenerate

endmodule

module encoder_32_5(//ä¸¤æ¬¡è°ƒç”¨16ä½ç¼–ç 
    input  [31:0] in,
    output [ 4:0] out
);

wire [3:0] out_0, out_1;

encoder_16_4 one (.in(in[15: 0]), .out(out_0));
encoder_16_4 two (.in(in[31:16]), .out(out_1));

assign out = {5{|in[15: 0]}} & {1'd0, out_0} |
       {5{|in[31:16]}} & {1'd1, out_1} ;

endmodule


module decoder_6_64(//6~64ä½è¯‘ç 
    input  [ 5:0] in,
    output [63:0] out
);

genvar i;
generate 
  for (i=0; i<64; i=i+1) 
  begin : gen_for_dec_6_64  //bug7
      assign out[i] = (in == i);
  end
endgenerate

endmodule

module one_valid_16 (//ä¼˜å…ˆçº§ç¼–ç å™¨ï¼Œiè¶Šä½ä¼˜å…ˆçº§è¶Šé«˜
    input  [15:0] in,
    output [ 3:0] out_en
);

wire [15:0] one_in;

assign one_in[0] = in[0];

genvar i;
generate 
  for (i=1; i<16; i=i+1)
  begin: sel_one
    assign one_in[i] = in[i] && ~|in[i-1:0];
  end
endgenerate

encoder_16_4 coder (.in(one_in), .out(out_en));

endmodule

module one_valid_32 (//32ä½ä¼˜å…ˆçº§ç¼–ç å™¨
    input  [31:0] in,
    output [ 4:0] out_en
);

wire [31:0] one_in;

assign one_in[0] = in[0];

genvar i;
generate 
  for (i=1; i<32; i=i+1)
  begin: sel_one
    assign one_in[i] = in[i] && ~|in[i-1:0];
  end
endgenerate

encoder_32_5 coder (.in(one_in), .out(out_en));

endmodule
```

## æµæ°´é˜¶æ®µå®ç°

[^æ³¨é‡Š1]: è¿™æ ·è®¾ç½®çš„åŸå› æ˜¯ä¸ºäº†ä¸éœ€è¦ç­‰ä¸Šå‡æ²¿æ—¶é’Ÿå°±å¯ä»¥æŠŠè¦å†™å…¥çš„æ•°æ®ç›´æ¥è¯»å‡º
