<html lang="en">
<head>
<meta charset="utf-8"/>
<title offset="454">XNOR gate</title>
<script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_SVG.js" type="text/javascript">
</script>
</head>
<body>
<h1>XNOR gate</h1>
<hr/>
<table>
<tbody>
<tr class="odd">
<td style="text-align: left;">
<p><strong>INPUT</strong></p></td>
<td style="text-align: left;">
<p><strong>OUTPUT</strong></p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>A</p></td>
<td style="text-align: left;">
<p>B</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>0</p></td>
<td style="text-align: left;">
<p>1</p></td>
</tr>
<tr class="odd">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>0</p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p>1</p></td>
<td style="text-align: left;">
<p>1</p></td>
</tr>
</tbody>
</table>

<p>The <strong>XNOR gate</strong> (sometimes spelled "exnor" or "enor" and rarely written NXOR) is a digital <a href="logic_gate" title="wikilink">logic gate</a> whose function is the logical complement of the exclusive OR (<a href="XOR_gate" title="wikilink">XOR</a>) gate. The two-input version implements <a href="logical_equality" title="wikilink">logical equality</a>, behaving according to the truth table to the right. A HIGH output (1) results if both of the inputs to the gate are the same. If one but not both inputs are HIGH (1), a LOW output (0) results.</p>
<h2 id="symbols">Symbols</h2>

<p>There are 2 symbols for XNOR gates: the 'distinctive' symbol and the 'rectangular' symbol. For more information see <a href="Logic_gate#Symbols" title="wikilink">Logic Gate Symbols</a>. The ANSI symbol for the XNOR gate is a standard XOR gate with an inversion bubble connected.</p>

<p>| image2 = IEC XNOR.svg | caption2 = "Rectangular" XNOR Symbol | width2 = {{#expr: (100 * 128 / 74) round 0}} }}  The XNOR gate with inputs <em>A</em> and <em>B</em> implements the logical expression 

<math display="inline" id="XNOR_gate:0">
 <semantics>
  <mrow>
   <mrow>
    <mi>A</mi>
    <mo>⋅</mo>
    <mi>B</mi>
   </mrow>
   <mo>+</mo>
   <mrow>
    <mover accent="true">
     <mi>A</mi>
     <mo>¯</mo>
    </mover>
    <mo>⋅</mo>
    <mover accent="true">
     <mi>B</mi>
     <mo>¯</mo>
    </mover>
   </mrow>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <plus></plus>
    <apply>
     <ci>normal-⋅</ci>
     <ci>A</ci>
     <ci>B</ci>
    </apply>
    <apply>
     <ci>normal-⋅</ci>
     <apply>
      <ci>normal-¯</ci>
      <ci>A</ci>
     </apply>
     <apply>
      <ci>normal-¯</ci>
      <ci>B</ci>
     </apply>
    </apply>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   A\cdot B+\overline{A}\cdot\overline{B}
  </annotation>
 </semantics>
</math>

.</p>
<h2 id="hardware-description-and-pinout">Hardware description and pinout</h2>

<p>XNOR gates are represented in most <a href="Transistor–transistor_logic" title="wikilink">TTL</a> and <a class="uri" href="CMOS" title="wikilink">CMOS</a> <a href="Integrated_circuit" title="wikilink">IC</a> families. The standard <a href="4000_series" title="wikilink">4000 series</a> CMOS IC is the 4077 and the TTL IC is the 74266. Both include four independent, two-input, XNOR gates. The pinout diagram is as follows:</p>
<table>
<tbody>
<tr class="odd">
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>Pinout diagram of a 74266 Quad XNOR <a href="Dual_in-line_package" title="wikilink">DIP</a>-format IC</figcaption>
</figure></td>
<td style="text-align: left;">
<p><code> 1  Input A1</code><br/>
<code> 2  Input B1</code><br/>
<code> 3  Output Q1</code><br/>
<code> 4  Output Q2</code><br/>
<code> 5  Input B2</code><br/>
<code> 6  Input A2</code><br/>
<code> 7  V</code><sub><code>ss</code></sub><br/>
<code> 8  Input A3</code><br/>
<code> 9  Input B3</code><br/>
<code> 10 Output Q3</code><br/>
<code> 11 Output Q4</code><br/>
<code> 12 I</code><br/>
<code> &gt;</code></p></td>
</tr>
</tbody>
</table>

<p>This device is available from most semiconductor manufacturers such as NXP. It is usually available in both through-hole <a href="Dual_in-line_package" title="wikilink">DIP</a> and <a href="small-outline_integrated_circuit" title="wikilink">SOIC</a> format. Datasheets are readily available in most <a href="Datasheet#Datasheet_Search_Engines" title="wikilink">datasheet databases</a>. <a href="Dual_in-line_package" title="wikilink">DIL</a> is a Dual In Line package, and <a href="Single_in-line_package" title="wikilink">SIL</a> is a Single In Line package.</p>
<h2 id="alternatives">Alternatives</h2>

<p>If no specific XNOR gates are available, one can be made from four NOR gates or five NAND gates in the configurations shown below. In fact, any logic gate can be made from combinations of <a href="NAND_logic" title="wikilink">only NAND gates</a> or <a href="NOR_logic" title="wikilink">only NOR gates</a>.</p>

<p> </p>

<p>XNOR gate can be made with 3 gates (1x OR &amp; 2x NAND gates) </p>
<h2 id="see-also">See also</h2>
<ul>
<li><a href="AND_gate" title="wikilink">AND gate</a></li>
<li><a href="OR_gate" title="wikilink">OR gate</a></li>
<li><a href="Inverter_(logic_gate)" title="wikilink">NOT gate</a></li>
<li><a href="NAND_gate" title="wikilink">NAND gate</a></li>
<li><a href="NOR_gate" title="wikilink">NOR gate</a></li>
<li><a href="XOR_gate" title="wikilink">XOR gate</a></li>
<li><a href="Kronecker_delta" title="wikilink">Kronecker delta function</a></li>
<li><a href="Logical_biconditional" title="wikilink">Logical biconditional</a></li>
</ul>
<h2 id="references">References</h2>
<references>
</references>
<ul>
<li><a href="http://www.ti.com/lit/ds/snos367a/snos367a.pdf">Texas Instruments© CD4077 Datasheet</a></li>
</ul>

<p><a href="it:Algebra_di_Boole#XNOR" title="wikilink">it:Algebra di Boole#XNOR</a>"</p>

<p><a href="Category:Logic_gates" title="wikilink">Category:Logic gates</a></p>
</body>
</html>
