#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 19 23:31:54 2021
# Process ID: 13064
# Current directory: C:/Users/user/Desktop/Project_Tortick
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5636 C:\Users\user\Desktop\Project_Tortick\Project_Tortick.xpr
# Log file: C:/Users/user/Desktop/Project_Tortick/vivado.log
# Journal file: C:/Users/user/Desktop/Project_Tortick\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/Project_Tortick/Project_Tortick.xpr
INFO: [Project 1-313] Project file moved from 'D:/8190884/Project_Tortick' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 727.676 ; gain = 149.492
update_compile_order -fileset sources_1
file mkdir C:/Users/user/Desktop/Project_Tortick/Project_Tortick.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/user/Desktop/Project_Tortick/Project_Tortick.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 C:/Users/user/Desktop/Project_Tortick/Project_Tortick.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Project_Tortick/Project_Tortick.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_RISCV' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Project_Tortick/Project_Tortick.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_RISCV_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Project_Tortick/Project_Tortick.srcs/sources_1/new/Top_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Project_Tortick/Project_Tortick.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Project_Tortick/Project_Tortick.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Project_Tortick/Project_Tortick.sim/sim_1/behav/xsim'
"xelab -wto ea0f023f74ba4568810fa4d7bf21757d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_RISCV_behav xil_defaultlib.ALU_RISCV xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ea0f023f74ba4568810fa4d7bf21757d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_RISCV_behav xil_defaultlib.ALU_RISCV xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.ALU_RISCV in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/Project_Tortick/Project_Tortick.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/Project_Tortick/Project_Tortick.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 759.871 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 19 23:38:05 2021...
