+incdir+${LISNOC_RTL}
+incdir+${OPTIMSOC_RTL}
+incdir+${OPTIMSOC_RTL}/or1200_module/verilog
+incdir+${LISNOC_RTL}/dma
+incdir+${OPTIMSOC}/syn/pgas/system_irobot_pgas_ztex/
+incdir+${OPTIMSOC_RTL}/or1200mp/verilog/
+incdir+${OPTIMSOC_RTL}/debug_system/verilog/
+incdir+${OPTIMSOC_RTL}/bootrom/verilog/
+incdir+${OPTIMSOC_RTL}/noclsu/verilog

+define+OPTIMSOC_MT_PLAIN
+define+OPTIMSOC_IO_CLOCKS
+define+OR1200_BOOT_ADR="32'h00000100"

+initmem+0
+initreg+0

tb_system_irobot_pgas_ztex.sv

${OPTIMSOC}/syn/pgas/system_irobot_pgas_ztex/system_irobot_pgas_ztex.v
${OPTIMSOC}/syn/pgas/system_irobot_pgas_ztex/fifo_usb_dual.v
${OPTIMSOC}/syn/pgas/system_irobot_pgas_ztex/fifo_usb_to_noc.v

${OPTIMSOC_RTL}/usb_dbg_if/verilog/usb_dbg_if.v
${OPTIMSOC_RTL}/usb_dbg_if/verilog/fx2_usb_comm.v

${OPTIMSOC_RTL}/clockmanager/verilog/clockmanager_ztex115.v
${OPTIMSOC_RTL}/clockmanager/verilog/dcm_clkgen_ctrl.v
${OPTIMSOC_RTL}/clockmanager/verilog/clk_opt_ctrl.v
${OPTIMSOC_RTL}/system_irobot_pgas/verilog/system_irobot_pgas.v
${OPTIMSOC_RTL}/debug_system/verilog/debug_system.v

${OPTIMSOC_RTL}/compute_tile_pgas/verilog/compute_tile_pgas.v
${OPTIMSOC_RTL}/compute_tile_pgas/verilog/ct_select.v

${OPTIMSOC_RTL}/sram/verilog/wb_sram_sp.v
${OPTIMSOC_RTL}/sram/verilog/wb2sram.v
${OPTIMSOC_RTL}/sram/verilog/sram_sp.v
${OPTIMSOC_RTL}/sram/verilog/sram_sp_impl_xilinx_spartan6.v

${OPTIMSOC_RTL}/wb_cas_unit/verilog/wb_cas_unit.v
${OPTIMSOC_RTL}/wb_cas_unit/verilog/wb_cas_fsm.v

${OPTIMSOC_RTL}/or1200_module/verilog/or1200_module.v

${OPTIMSOC_RTL}/or1200mp/verilog/or1200_top.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_wb_biu.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_immu_top.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_immu_tlb.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_ic_top.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_ic_fsm.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_ic_ram.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_ic_tag.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_dmmu_top.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_dmmu_tlb.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_dc_top.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_dc_fsm.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_dc_ram.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_dc_tag.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_qmem_top.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_sb.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_du.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_pic.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_tt.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_pm.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_cpu.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_genpc.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_if.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_ctrl.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_rf.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_operandmuxes.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_alu.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_mult_mac.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_sprs.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_lsu.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_wbmux.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_freeze.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_except.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_cfgr.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_spram.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_dpram.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_gmultp2_32x32.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_mem2reg.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_reg2mem.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_spram_32_bw.v
${OPTIMSOC_RTL}/or1200mp/verilog/or1200_fpu.v


${OPTIMSOC_RTL}/memory_tile_pgas/verilog/memory_tile_pgas.v
${OPTIMSOC_RTL}/noclsu/verilog/noclsu_tile.v
${OPTIMSOC_RTL}/noclsu/verilog/noclsu_memory.v

// debug system
${OPTIMSOC_RTL}/debug_system/verilog/global_timestamp_provider.v
${OPTIMSOC_RTL}/debug_system/verilog/dbgnoc_conf_if.v
${OPTIMSOC_RTL}/debug_system/verilog/tcm.v
${OPTIMSOC_RTL}/debug_system/verilog/ctm.v
${OPTIMSOC_RTL}/debug_system/verilog/itm.v
${OPTIMSOC_RTL}/debug_system/verilog/itm_dbgnoc_if.v
${OPTIMSOC_RTL}/debug_system/verilog/debug_data_sr.v
${OPTIMSOC_RTL}/debug_system/verilog/itm_trace_collector.v
${OPTIMSOC_RTL}/debug_system/verilog/itm_trace_compression.v
${OPTIMSOC_RTL}/debug_system/verilog/itm_trace_qualificator.v
${OPTIMSOC_RTL}/debug_system/verilog/stm.v
${OPTIMSOC_RTL}/debug_system/verilog/stm_data_sr.v
${OPTIMSOC_RTL}/debug_system/verilog/stm_trace_collector.v
${OPTIMSOC_RTL}/debug_system/verilog/stm_dbgnoc_if.v
${OPTIMSOC_RTL}/debug_system/verilog/nrm.v
${OPTIMSOC_RTL}/debug_system/verilog/nrm_statistics_collector.v
${OPTIMSOC_RTL}/debug_system/verilog/nrm_link_statistics_collector.v
${OPTIMSOC_RTL}/debug_system/verilog/nrm_dbgnoc_if.v
${OPTIMSOC_RTL}/debug_system/verilog/ncm.v

// LISNoC parts required by the debug system
+incdir+${LISNOC_RTL}/lisnoc16/
+incdir+${LISNOC_RTL}/lisnoc16/converter/
${LISNOC_RTL}/rings/lisnoc_uni_ring.v
${LISNOC_RTL}/router/lisnoc_router_uni_ring.v
${LISNOC_RTL}/lisnoc16/lisnoc16_fifo.v
${LISNOC_RTL}/infrastructure/lisnoc_vc_multiplexer.v
${LISNOC_RTL}/lisnoc16/converter/lisnoc16_converter_16to32.v
${LISNOC_RTL}/lisnoc16/converter/lisnoc16_converter_32to16.v

${LISNOC_RTL}/lisnoc16/usb/lisnoc16_usb_from_noc.v
${LISNOC_RTL}/lisnoc16/usb/lisnoc16_usb_packet_buffer.v
${LISNOC_RTL}/lisnoc16/usb/lisnoc16_usb_to_noc.v
//${LISNOC_RTL}/lisnoc16/usb/lisnoc16_usb.v

${LISNOC_RTL}/router/lisnoc_router.v
${LISNOC_RTL}/router/lisnoc_fifo.v
${LISNOC_RTL}/router/lisnoc_router_arbiter.v
${LISNOC_RTL}/router/lisnoc_router_input.v
${LISNOC_RTL}/router/lisnoc_router_input_route.v
${LISNOC_RTL}/router/lisnoc_router_output.v
${LISNOC_RTL}/router/lisnoc_router_output_arbiter.v
${LISNOC_RTL}/router/lisnoc_router_arbiter_prio.v
${LISNOC_RTL}/lisnoc_arb_prio_rr.v

${LISNOC_RTL}/infrastructure/lisnoc_packet_buffer.v

${OPTIMSOC_RTL}/networkadapter_ct/verilog/networkadapter_ct.v
${OPTIMSOC_RTL}/networkadapter_ct/verilog/networkadapter_conf.v
${LISNOC_RTL}/dma/lisnoc_dma.v
${LISNOC_RTL}/dma/lisnoc_dma_target.v
${LISNOC_RTL}/dma/lisnoc_dma_initiator.v
${LISNOC_RTL}/dma/lisnoc_dma_initiator_wbreq.v
${LISNOC_RTL}/dma/lisnoc_dma_initiator_nocreq.v
${LISNOC_RTL}/dma/lisnoc_dma_initiator_nocresp.v
${LISNOC_RTL}/dma/lisnoc_dma_request_table.v
${LISNOC_RTL}/dma/lisnoc_dma_wbinterface.v

${LISNOC_RTL}/mp_simple/lisnoc_mp_simple.v
${LISNOC_RTL}/mp_simple/lisnoc_mp_simple_wb.v

${LISNOC_RTL}/lisnoc_arb_rr.v

${OPTIMSOC_RTL}/cdc/verilog/cdc_fifo.v
${OPTIMSOC_RTL}/cdc/verilog/cdc_sync_rd2wr.v
${OPTIMSOC_RTL}/cdc/verilog/cdc_sync_wr2rd.v
${OPTIMSOC_RTL}/cdc/verilog/cdc_fifo_mem.v
${OPTIMSOC_RTL}/cdc/verilog/cdc_rdptr_empty.v
${OPTIMSOC_RTL}/cdc/verilog/cdc_wrptr_full.v
${OPTIMSOC_RTL}/cdc/verilog/cdc_rqacksync.v
${OPTIMSOC_RTL}/cdc/verilog/cdc_sync_2ff.v

+incdir+${OPTIMSOC_RTL}/uart_tile/verilog/
${OPTIMSOC_RTL}/uart_tile/verilog/uart_tile.v
${OPTIMSOC_RTL}/uart_tile/verilog/noc2char.v
${OPTIMSOC_RTL}/uart_tile/verilog/char2uart.v
${OPTIMSOC_RTL}/uart_tile/verilog/char2noc.v
${OPTIMSOC_RTL}/uart_tile/verilog/uart_top.v
${OPTIMSOC_RTL}/uart_tile/verilog/uart_wb.v
${OPTIMSOC_RTL}/uart_tile/verilog/uart_regs.v
${OPTIMSOC_RTL}/uart_tile/verilog/uart_debug_if.v
${OPTIMSOC_RTL}/uart_tile/verilog/uart_transmitter.v
${OPTIMSOC_RTL}/uart_tile/verilog/uart_sync_flops.v
${OPTIMSOC_RTL}/uart_tile/verilog/uart_receiver.v
${OPTIMSOC_RTL}/uart_tile/verilog/uart_rfifo.v
${OPTIMSOC_RTL}/uart_tile/verilog/uart_tfifo.v
${OPTIMSOC_RTL}/uart_tile/verilog/uart_raminfr.v

${OPTIMSOC_RTL}/soccerboard_tile/verilog/soccerboard_tile.v

${XILINX_ISE}/verilog/src/glbl.v
-y ${OPTIMSOC_RTL}/or1200mp/verilog/
