Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 17 12:29:55 2025
| Host         : SimiBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tbs_core_board_timing_summary_routed.rpt -pb tbs_core_board_timing_summary_routed.pb -rpx tbs_core_board_timing_summary_routed.rpx -warn_on_violation
| Design       : tbs_core_board
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    109.552        0.000                      0                 9495        0.148        0.000                      0                 9495        3.000        0.000                       0                  3291  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clock_i              {0.000 5.000}        10.000          100.000         
  clk_out1_pll_8MHz  {0.000 62.500}       125.000         8.000           
  clkfbout_pll_8MHz  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_i                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_pll_8MHz      109.552        0.000                      0                 6212        0.148        0.000                      0                 6212       62.000        0.000                       0                  3287  
  clkfbout_pll_8MHz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_pll_8MHz  clk_out1_pll_8MHz      110.340        0.000                      0                 3283        0.662        0.000                      0                 3283  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             clk_out1_pll_8MHz                     
(none)             clkfbout_pll_8MHz                     
(none)                                clk_out1_pll_8MHz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_i
  To Clock:  clock_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_8MHz
  To Clock:  clk_out1_pll_8MHz

Setup :            0  Failing Endpoints,  Worst Slack      109.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             109.552ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.head_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        15.092ns  (logic 1.806ns (11.966%)  route 13.286ns (88.034%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 123.561 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.557    -0.699    tbs_core_0/spike_memory_0/CLK
    SLICE_X21Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.243 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.565     0.322    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X23Y15         LUT2 (Prop_lut2_I0_O)        0.124     0.446 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.446    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.693 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         9.163     9.857    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X9Y21          LUT4 (Prop_lut4_I2_O)        0.293    10.150 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4/O
                         net (fo=1, routed)           0.652    10.802    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.354    11.156 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_2/O
                         net (fo=6, routed)           0.298    11.454    tbs_core_0/spike_encoder_0/fifo_full
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.332    11.786 r  tbs_core_0/spike_encoder_0/async_reg.write_delayed_strb_i_1/O
                         net (fo=27, routed)          2.608    14.394    tbs_core_0/spike_memory_0/E[0]
    SLICE_X24Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.441   123.561    tbs_core_0/spike_memory_0/CLK
    SLICE_X24Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[2]/C
                         clock pessimism              0.704   124.265    
                         clock uncertainty           -0.115   124.150    
    SLICE_X24Y15         FDCE (Setup_fdce_C_CE)      -0.205   123.945    tbs_core_0/spike_memory_0/async_reg.head_reg[2]
  -------------------------------------------------------------------
                         required time                        123.945    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                109.552    

Slack (MET) :             109.552ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.head_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        15.092ns  (logic 1.806ns (11.966%)  route 13.286ns (88.034%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 123.561 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.557    -0.699    tbs_core_0/spike_memory_0/CLK
    SLICE_X21Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.243 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.565     0.322    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X23Y15         LUT2 (Prop_lut2_I0_O)        0.124     0.446 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.446    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.693 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         9.163     9.857    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X9Y21          LUT4 (Prop_lut4_I2_O)        0.293    10.150 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4/O
                         net (fo=1, routed)           0.652    10.802    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.354    11.156 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_2/O
                         net (fo=6, routed)           0.298    11.454    tbs_core_0/spike_encoder_0/fifo_full
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.332    11.786 r  tbs_core_0/spike_encoder_0/async_reg.write_delayed_strb_i_1/O
                         net (fo=27, routed)          2.608    14.394    tbs_core_0/spike_memory_0/E[0]
    SLICE_X24Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.441   123.561    tbs_core_0/spike_memory_0/CLK
    SLICE_X24Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[3]/C
                         clock pessimism              0.704   124.265    
                         clock uncertainty           -0.115   124.150    
    SLICE_X24Y15         FDCE (Setup_fdce_C_CE)      -0.205   123.945    tbs_core_0/spike_memory_0/async_reg.head_reg[3]
  -------------------------------------------------------------------
                         required time                        123.945    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                109.552    

Slack (MET) :             109.552ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.head_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        15.092ns  (logic 1.806ns (11.966%)  route 13.286ns (88.034%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 123.561 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.557    -0.699    tbs_core_0/spike_memory_0/CLK
    SLICE_X21Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.243 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.565     0.322    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X23Y15         LUT2 (Prop_lut2_I0_O)        0.124     0.446 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.446    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.693 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         9.163     9.857    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X9Y21          LUT4 (Prop_lut4_I2_O)        0.293    10.150 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4/O
                         net (fo=1, routed)           0.652    10.802    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.354    11.156 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_2/O
                         net (fo=6, routed)           0.298    11.454    tbs_core_0/spike_encoder_0/fifo_full
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.332    11.786 r  tbs_core_0/spike_encoder_0/async_reg.write_delayed_strb_i_1/O
                         net (fo=27, routed)          2.608    14.394    tbs_core_0/spike_memory_0/E[0]
    SLICE_X24Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.441   123.561    tbs_core_0/spike_memory_0/CLK
    SLICE_X24Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[4]/C
                         clock pessimism              0.704   124.265    
                         clock uncertainty           -0.115   124.150    
    SLICE_X24Y15         FDCE (Setup_fdce_C_CE)      -0.205   123.945    tbs_core_0/spike_memory_0/async_reg.head_reg[4]
  -------------------------------------------------------------------
                         required time                        123.945    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                109.552    

Slack (MET) :             109.552ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.head_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        15.092ns  (logic 1.806ns (11.966%)  route 13.286ns (88.034%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 123.561 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.557    -0.699    tbs_core_0/spike_memory_0/CLK
    SLICE_X21Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.243 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.565     0.322    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X23Y15         LUT2 (Prop_lut2_I0_O)        0.124     0.446 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.446    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.693 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         9.163     9.857    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X9Y21          LUT4 (Prop_lut4_I2_O)        0.293    10.150 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4/O
                         net (fo=1, routed)           0.652    10.802    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.354    11.156 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_2/O
                         net (fo=6, routed)           0.298    11.454    tbs_core_0/spike_encoder_0/fifo_full
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.332    11.786 r  tbs_core_0/spike_encoder_0/async_reg.write_delayed_strb_i_1/O
                         net (fo=27, routed)          2.608    14.394    tbs_core_0/spike_memory_0/E[0]
    SLICE_X24Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.441   123.561    tbs_core_0/spike_memory_0/CLK
    SLICE_X24Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[5]/C
                         clock pessimism              0.704   124.265    
                         clock uncertainty           -0.115   124.150    
    SLICE_X24Y15         FDCE (Setup_fdce_C_CE)      -0.205   123.945    tbs_core_0/spike_memory_0/async_reg.head_reg[5]
  -------------------------------------------------------------------
                         required time                        123.945    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                109.552    

Slack (MET) :             109.552ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.head_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        15.092ns  (logic 1.806ns (11.966%)  route 13.286ns (88.034%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 123.561 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.557    -0.699    tbs_core_0/spike_memory_0/CLK
    SLICE_X21Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.243 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.565     0.322    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X23Y15         LUT2 (Prop_lut2_I0_O)        0.124     0.446 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.446    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.693 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         9.163     9.857    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X9Y21          LUT4 (Prop_lut4_I2_O)        0.293    10.150 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4/O
                         net (fo=1, routed)           0.652    10.802    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.354    11.156 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_2/O
                         net (fo=6, routed)           0.298    11.454    tbs_core_0/spike_encoder_0/fifo_full
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.332    11.786 r  tbs_core_0/spike_encoder_0/async_reg.write_delayed_strb_i_1/O
                         net (fo=27, routed)          2.608    14.394    tbs_core_0/spike_memory_0/E[0]
    SLICE_X24Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.441   123.561    tbs_core_0/spike_memory_0/CLK
    SLICE_X24Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[6]/C
                         clock pessimism              0.704   124.265    
                         clock uncertainty           -0.115   124.150    
    SLICE_X24Y15         FDCE (Setup_fdce_C_CE)      -0.205   123.945    tbs_core_0/spike_memory_0/async_reg.head_reg[6]
  -------------------------------------------------------------------
                         required time                        123.945    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                109.552    

Slack (MET) :             109.993ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.head_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        14.687ns  (logic 1.806ns (12.296%)  route 12.881ns (87.704%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 123.558 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.557    -0.699    tbs_core_0/spike_memory_0/CLK
    SLICE_X21Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.243 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.565     0.322    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X23Y15         LUT2 (Prop_lut2_I0_O)        0.124     0.446 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.446    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.693 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         9.163     9.857    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X9Y21          LUT4 (Prop_lut4_I2_O)        0.293    10.150 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4/O
                         net (fo=1, routed)           0.652    10.802    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.354    11.156 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_2/O
                         net (fo=6, routed)           0.298    11.454    tbs_core_0/spike_encoder_0/fifo_full
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.332    11.786 r  tbs_core_0/spike_encoder_0/async_reg.write_delayed_strb_i_1/O
                         net (fo=27, routed)          2.203    13.989    tbs_core_0/spike_memory_0/E[0]
    SLICE_X21Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.438   123.558    tbs_core_0/spike_memory_0/CLK
    SLICE_X21Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                         clock pessimism              0.743   124.301    
                         clock uncertainty           -0.115   124.186    
    SLICE_X21Y15         FDCE (Setup_fdce_C_CE)      -0.205   123.981    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
  -------------------------------------------------------------------
                         required time                        123.981    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                109.993    

Slack (MET) :             109.993ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.head_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        14.687ns  (logic 1.806ns (12.296%)  route 12.881ns (87.704%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 123.558 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.557    -0.699    tbs_core_0/spike_memory_0/CLK
    SLICE_X21Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.243 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.565     0.322    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X23Y15         LUT2 (Prop_lut2_I0_O)        0.124     0.446 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.446    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.693 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         9.163     9.857    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X9Y21          LUT4 (Prop_lut4_I2_O)        0.293    10.150 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4/O
                         net (fo=1, routed)           0.652    10.802    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.354    11.156 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_2/O
                         net (fo=6, routed)           0.298    11.454    tbs_core_0/spike_encoder_0/fifo_full
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.332    11.786 r  tbs_core_0/spike_encoder_0/async_reg.write_delayed_strb_i_1/O
                         net (fo=27, routed)          2.203    13.989    tbs_core_0/spike_memory_0/E[0]
    SLICE_X21Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.438   123.558    tbs_core_0/spike_memory_0/CLK
    SLICE_X21Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[1]/C
                         clock pessimism              0.743   124.301    
                         clock uncertainty           -0.115   124.186    
    SLICE_X21Y15         FDCE (Setup_fdce_C_CE)      -0.205   123.981    tbs_core_0/spike_memory_0/async_reg.head_reg[1]
  -------------------------------------------------------------------
                         required time                        123.981    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                109.993    

Slack (MET) :             110.124ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.a_data_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        14.517ns  (logic 1.806ns (12.441%)  route 12.711ns (87.559%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 123.558 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.557    -0.699    tbs_core_0/spike_memory_0/CLK
    SLICE_X21Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.243 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.565     0.322    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X23Y15         LUT2 (Prop_lut2_I0_O)        0.124     0.446 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.446    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.693 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         9.163     9.857    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X9Y21          LUT4 (Prop_lut4_I2_O)        0.293    10.150 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4/O
                         net (fo=1, routed)           0.652    10.802    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.354    11.156 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_2/O
                         net (fo=6, routed)           0.298    11.454    tbs_core_0/spike_encoder_0/fifo_full
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.332    11.786 r  tbs_core_0/spike_encoder_0/async_reg.write_delayed_strb_i_1/O
                         net (fo=27, routed)          2.032    13.818    tbs_core_0/spike_memory_0/E[0]
    SLICE_X19Y14         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.438   123.558    tbs_core_0/spike_memory_0/CLK
    SLICE_X19Y14         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[11]/C
                         clock pessimism              0.704   124.262    
                         clock uncertainty           -0.115   124.147    
    SLICE_X19Y14         FDCE (Setup_fdce_C_CE)      -0.205   123.942    tbs_core_0/spike_memory_0/async_reg.a_data_reg[11]
  -------------------------------------------------------------------
                         required time                        123.942    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                110.124    

Slack (MET) :             110.124ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.a_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        14.517ns  (logic 1.806ns (12.441%)  route 12.711ns (87.559%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 123.558 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.557    -0.699    tbs_core_0/spike_memory_0/CLK
    SLICE_X21Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.243 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.565     0.322    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X23Y15         LUT2 (Prop_lut2_I0_O)        0.124     0.446 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.446    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.693 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         9.163     9.857    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X9Y21          LUT4 (Prop_lut4_I2_O)        0.293    10.150 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4/O
                         net (fo=1, routed)           0.652    10.802    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.354    11.156 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_2/O
                         net (fo=6, routed)           0.298    11.454    tbs_core_0/spike_encoder_0/fifo_full
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.332    11.786 r  tbs_core_0/spike_encoder_0/async_reg.write_delayed_strb_i_1/O
                         net (fo=27, routed)          2.032    13.818    tbs_core_0/spike_memory_0/E[0]
    SLICE_X19Y14         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.438   123.558    tbs_core_0/spike_memory_0/CLK
    SLICE_X19Y14         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[4]/C
                         clock pessimism              0.704   124.262    
                         clock uncertainty           -0.115   124.147    
    SLICE_X19Y14         FDCE (Setup_fdce_C_CE)      -0.205   123.942    tbs_core_0/spike_memory_0/async_reg.a_data_reg[4]
  -------------------------------------------------------------------
                         required time                        123.942    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                110.124    

Slack (MET) :             110.275ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.a_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        14.366ns  (logic 1.806ns (12.571%)  route 12.560ns (87.429%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 123.558 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.557    -0.699    tbs_core_0/spike_memory_0/CLK
    SLICE_X21Y15         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.243 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.565     0.322    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X23Y15         LUT2 (Prop_lut2_I0_O)        0.124     0.446 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.446    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X23Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.693 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         9.163     9.857    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X9Y21          LUT4 (Prop_lut4_I2_O)        0.293    10.150 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4/O
                         net (fo=1, routed)           0.652    10.802    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_4_n_0
    SLICE_X9Y21          LUT4 (Prop_lut4_I3_O)        0.354    11.156 f  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_2/O
                         net (fo=6, routed)           0.298    11.454    tbs_core_0/spike_encoder_0/fifo_full
    SLICE_X9Y21          LUT3 (Prop_lut3_I2_O)        0.332    11.786 r  tbs_core_0/spike_encoder_0/async_reg.write_delayed_strb_i_1/O
                         net (fo=27, routed)          1.882    13.668    tbs_core_0/spike_memory_0/E[0]
    SLICE_X19Y13         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.438   123.558    tbs_core_0/spike_memory_0/CLK
    SLICE_X19Y13         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[7]/C
                         clock pessimism              0.704   124.262    
                         clock uncertainty           -0.115   124.147    
    SLICE_X19Y13         FDCE (Setup_fdce_C_CE)      -0.205   123.942    tbs_core_0/spike_memory_0/async_reg.a_data_reg[7]
  -------------------------------------------------------------------
                         required time                        123.942    
                         arrival time                         -13.668    
  -------------------------------------------------------------------
                         slack                                110.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[66][17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[67][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.066%)  route 0.066ns (31.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.559    -0.487    tbs_core_0/spike_memory_0/CLK
    SLICE_X16Y8          FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[66][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[66][17]/Q
                         net (fo=2, routed)           0.066    -0.280    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[66]_103[17]
    SLICE_X17Y8          FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[67][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.830    -0.660    tbs_core_0/spike_memory_0/CLK
    SLICE_X17Y8          FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[67][17]/C
                         clock pessimism              0.186    -0.474    
    SLICE_X17Y8          FDCE (Hold_fdce_C_D)         0.046    -0.428    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[67][17]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[2][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[3][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.029%)  route 0.329ns (69.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.555    -0.491    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X17Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[2][10]/Q
                         net (fo=3, routed)           0.329    -0.022    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[2]_6[10]
    SLICE_X15Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.825    -0.665    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X15Y16         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[3][10]/C
                         clock pessimism              0.439    -0.226    
    SLICE_X15Y16         FDCE (Hold_fdce_C_D)         0.055    -0.171    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[3][10]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 tbs_core_0/memory2uart_0/tx_start_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/uart_0/uart_tx_0/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.561    -0.485    tbs_core_0/memory2uart_0/CLK
    SLICE_X15Y11         FDCE                                         r  tbs_core_0/memory2uart_0/tx_start_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  tbs_core_0/memory2uart_0/tx_start_strb_reg/Q
                         net (fo=2, routed)           0.098    -0.246    tbs_core_0/uart_0/uart_tx_0/tx_start_strb
    SLICE_X14Y11         LUT6 (Prop_lut6_I2_O)        0.045    -0.201 r  tbs_core_0/uart_0/uart_tx_0/FSM_sequential_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    tbs_core_0/uart_0/uart_tx_0/next_tx_state__0[0]
    SLICE_X14Y11         FDCE                                         r  tbs_core_0/uart_0/uart_tx_0/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.830    -0.660    tbs_core_0/uart_0/uart_tx_0/CLK
    SLICE_X14Y11         FDCE                                         r  tbs_core_0/uart_0/uart_tx_0/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.188    -0.472    
    SLICE_X14Y11         FDCE (Hold_fdce_C_D)         0.120    -0.352    tbs_core_0/uart_0/uart_tx_0/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tbs_core_0/memory2uart_0/tx_start_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/uart_0/uart_tx_0/FSM_sequential_tx_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.561    -0.485    tbs_core_0/memory2uart_0/CLK
    SLICE_X15Y11         FDCE                                         r  tbs_core_0/memory2uart_0/tx_start_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.344 r  tbs_core_0/memory2uart_0/tx_start_strb_reg/Q
                         net (fo=2, routed)           0.102    -0.242    tbs_core_0/uart_0/uart_tx_0/tx_start_strb
    SLICE_X14Y11         LUT6 (Prop_lut6_I4_O)        0.045    -0.197 r  tbs_core_0/uart_0/uart_tx_0/FSM_sequential_tx_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    tbs_core_0/uart_0/uart_tx_0/next_tx_state__0[1]
    SLICE_X14Y11         FDCE                                         r  tbs_core_0/uart_0/uart_tx_0/FSM_sequential_tx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.830    -0.660    tbs_core_0/uart_0/uart_tx_0/CLK
    SLICE_X14Y11         FDCE                                         r  tbs_core_0/uart_0/uart_tx_0/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.188    -0.472    
    SLICE_X14Y11         FDCE (Hold_fdce_C_D)         0.121    -0.351    tbs_core_0/uart_0/uart_tx_0/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[25][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[26][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.557%)  route 0.127ns (47.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.560    -0.486    tbs_core_0/spike_memory_0/CLK
    SLICE_X25Y13         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[25][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[25][7]/Q
                         net (fo=2, routed)           0.127    -0.218    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[25]_62[7]
    SLICE_X26Y13         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[26][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.829    -0.661    tbs_core_0/spike_memory_0/CLK
    SLICE_X26Y13         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[26][7]/C
                         clock pessimism              0.210    -0.451    
    SLICE_X26Y13         FDCE (Hold_fdce_C_D)         0.075    -0.376    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[26][7]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.556    -0.490    tbs_core_0/debouncer_5/sync_chain_0/CLK
    SLICE_X14Y31         FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.326 r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.271    tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0]_3
    SLICE_X14Y31         FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.823    -0.667    tbs_core_0/debouncer_5/sync_chain_0/CLK
    SLICE_X14Y31         FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[1][0]/C
                         clock pessimism              0.177    -0.490    
    SLICE_X14Y31         FDCE (Hold_fdce_C_D)         0.060    -0.430    tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[49][17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[50][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.114%)  route 0.110ns (43.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.557    -0.489    tbs_core_0/spike_memory_0/CLK
    SLICE_X17Y12         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[49][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[49][17]/Q
                         net (fo=2, routed)           0.110    -0.238    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[49]_86[17]
    SLICE_X18Y12         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[50][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.827    -0.663    tbs_core_0/spike_memory_0/CLK
    SLICE_X18Y12         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[50][17]/C
                         clock pessimism              0.189    -0.474    
    SLICE_X18Y12         FDCE (Hold_fdce_C_D)         0.076    -0.398    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[50][17]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[31][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[32][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.870%)  route 0.111ns (44.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.591    -0.455    tbs_core_0/spike_memory_0/CLK
    SLICE_X1Y6           FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[31][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.314 r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[31][10]/Q
                         net (fo=2, routed)           0.111    -0.203    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[31]_68[10]
    SLICE_X2Y6           FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[32][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.862    -0.628    tbs_core_0/spike_memory_0/CLK
    SLICE_X2Y6           FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[32][10]/C
                         clock pessimism              0.189    -0.439    
    SLICE_X2Y6           FDCE (Hold_fdce_C_D)         0.076    -0.363    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[32][10]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[52][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[53][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.557    -0.489    tbs_core_0/spike_memory_0/CLK
    SLICE_X20Y33         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[52][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[52][12]/Q
                         net (fo=2, routed)           0.128    -0.220    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[52]_89[12]
    SLICE_X18Y33         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[53][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.824    -0.666    tbs_core_0/spike_memory_0/CLK
    SLICE_X18Y33         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[53][12]/C
                         clock pessimism              0.210    -0.456    
    SLICE_X18Y33         FDCE (Hold_fdce_C_D)         0.075    -0.381    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[53][12]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[84][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[85][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.929%)  route 0.125ns (47.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.592    -0.454    tbs_core_0/spike_memory_0/CLK
    SLICE_X3Y0           FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[84][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.313 r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[84][5]/Q
                         net (fo=2, routed)           0.125    -0.188    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[84]_121[5]
    SLICE_X5Y0           FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[85][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.861    -0.629    tbs_core_0/spike_memory_0/CLK
    SLICE_X5Y0           FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[85][5]/C
                         clock pessimism              0.210    -0.419    
    SLICE_X5Y0           FDCE (Hold_fdce_C_D)         0.070    -0.349    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[85][5]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_8MHz
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { PLL100to8/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y0    PLL100to8/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X9Y34      tbs_core_0/adaptive_mode_d_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X5Y26      tbs_core_0/adaptive_mode_uart_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X1Y24      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         125.000     124.000    SLICE_X1Y24      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X3Y25      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         125.000     124.000    SLICE_X3Y25      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X3Y25      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X2Y25      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X9Y34      tbs_core_0/adaptive_mode_d_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X9Y34      tbs_core_0/adaptive_mode_d_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X5Y26      tbs_core_0/adaptive_mode_uart_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X5Y26      tbs_core_0/adaptive_mode_uart_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X1Y24      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X1Y24      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X1Y24      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X1Y24      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y25      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y25      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X9Y34      tbs_core_0/adaptive_mode_d_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X9Y34      tbs_core_0/adaptive_mode_d_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X5Y26      tbs_core_0/adaptive_mode_uart_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X5Y26      tbs_core_0/adaptive_mode_uart_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X1Y24      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X1Y24      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X1Y24      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X1Y24      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y25      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X3Y25      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_8MHz
  To Clock:  clkfbout_pll_8MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_8MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL100to8/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    PLL100to8/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_8MHz
  To Clock:  clk_out1_pll_8MHz

Setup :            0  Failing Endpoints,  Worst Slack      110.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             110.340ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[78][14]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        14.065ns  (logic 1.250ns (8.887%)  route 12.815ns (91.113%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 123.561 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.610    -0.646    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X2Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518    -0.128 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/Q
                         net (fo=12, routed)          1.217     1.090    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[3]
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.242 r  tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4/O
                         net (fo=2, routed)           0.713     1.955    tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.332     2.287 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.526     2.813    tbs_core_0/debouncer_3/idle_led_reg
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.124     2.937 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_4/O
                         net (fo=6, routed)           0.456     3.393    tbs_core_0/debouncer_3/debounced_reg_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.124     3.517 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        9.902    13.419    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X32Y17         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[78][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.441   123.561    tbs_core_0/spike_memory_0/CLK
    SLICE_X32Y17         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[78][14]/C
                         clock pessimism              0.632   124.193    
                         clock uncertainty           -0.115   124.078    
    SLICE_X32Y17         FDCE (Recov_fdce_C_CLR)     -0.319   123.759    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[78][14]
  -------------------------------------------------------------------
                         required time                        123.759    
                         arrival time                         -13.419    
  -------------------------------------------------------------------
                         slack                                110.340    

Slack (MET) :             110.340ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[79][14]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        14.065ns  (logic 1.250ns (8.887%)  route 12.815ns (91.113%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 123.561 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.610    -0.646    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X2Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518    -0.128 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/Q
                         net (fo=12, routed)          1.217     1.090    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[3]
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.242 r  tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4/O
                         net (fo=2, routed)           0.713     1.955    tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.332     2.287 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.526     2.813    tbs_core_0/debouncer_3/idle_led_reg
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.124     2.937 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_4/O
                         net (fo=6, routed)           0.456     3.393    tbs_core_0/debouncer_3/debounced_reg_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.124     3.517 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        9.902    13.419    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X32Y17         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[79][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.441   123.561    tbs_core_0/spike_memory_0/CLK
    SLICE_X32Y17         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[79][14]/C
                         clock pessimism              0.632   124.193    
                         clock uncertainty           -0.115   124.078    
    SLICE_X32Y17         FDCE (Recov_fdce_C_CLR)     -0.319   123.759    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[79][14]
  -------------------------------------------------------------------
                         required time                        123.759    
                         arrival time                         -13.419    
  -------------------------------------------------------------------
                         slack                                110.340    

Slack (MET) :             110.382ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[55][15]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.935ns  (logic 1.250ns (8.970%)  route 12.685ns (91.030%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 123.559 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.610    -0.646    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X2Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518    -0.128 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/Q
                         net (fo=12, routed)          1.217     1.090    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[3]
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.242 r  tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4/O
                         net (fo=2, routed)           0.713     1.955    tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.332     2.287 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.526     2.813    tbs_core_0/debouncer_3/idle_led_reg
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.124     2.937 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_4/O
                         net (fo=6, routed)           0.456     3.393    tbs_core_0/debouncer_3/debounced_reg_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.124     3.517 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        9.772    13.289    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X24Y17         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[55][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.439   123.559    tbs_core_0/spike_memory_0/CLK
    SLICE_X24Y17         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[55][15]/C
                         clock pessimism              0.632   124.191    
                         clock uncertainty           -0.115   124.076    
    SLICE_X24Y17         FDCE (Recov_fdce_C_CLR)     -0.405   123.671    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[55][15]
  -------------------------------------------------------------------
                         required time                        123.671    
                         arrival time                         -13.289    
  -------------------------------------------------------------------
                         slack                                110.382    

Slack (MET) :             110.387ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[56][15]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.930ns  (logic 1.250ns (8.973%)  route 12.680ns (91.027%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 123.559 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.610    -0.646    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X2Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518    -0.128 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/Q
                         net (fo=12, routed)          1.217     1.090    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[3]
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.242 r  tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4/O
                         net (fo=2, routed)           0.713     1.955    tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.332     2.287 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.526     2.813    tbs_core_0/debouncer_3/idle_led_reg
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.124     2.937 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_4/O
                         net (fo=6, routed)           0.456     3.393    tbs_core_0/debouncer_3/debounced_reg_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.124     3.517 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        9.767    13.285    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X25Y17         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[56][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.439   123.559    tbs_core_0/spike_memory_0/CLK
    SLICE_X25Y17         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[56][15]/C
                         clock pessimism              0.632   124.191    
                         clock uncertainty           -0.115   124.076    
    SLICE_X25Y17         FDCE (Recov_fdce_C_CLR)     -0.405   123.671    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[56][15]
  -------------------------------------------------------------------
                         required time                        123.671    
                         arrival time                         -13.285    
  -------------------------------------------------------------------
                         slack                                110.387    

Slack (MET) :             110.387ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[57][15]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.930ns  (logic 1.250ns (8.973%)  route 12.680ns (91.027%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 123.559 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.610    -0.646    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X2Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518    -0.128 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/Q
                         net (fo=12, routed)          1.217     1.090    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[3]
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.242 r  tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4/O
                         net (fo=2, routed)           0.713     1.955    tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.332     2.287 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.526     2.813    tbs_core_0/debouncer_3/idle_led_reg
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.124     2.937 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_4/O
                         net (fo=6, routed)           0.456     3.393    tbs_core_0/debouncer_3/debounced_reg_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.124     3.517 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        9.767    13.285    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X25Y17         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[57][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.439   123.559    tbs_core_0/spike_memory_0/CLK
    SLICE_X25Y17         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[57][15]/C
                         clock pessimism              0.632   124.191    
                         clock uncertainty           -0.115   124.076    
    SLICE_X25Y17         FDCE (Recov_fdce_C_CLR)     -0.405   123.671    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[57][15]
  -------------------------------------------------------------------
                         required time                        123.671    
                         arrival time                         -13.285    
  -------------------------------------------------------------------
                         slack                                110.387    

Slack (MET) :             110.387ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[58][15]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.930ns  (logic 1.250ns (8.973%)  route 12.680ns (91.027%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 123.559 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.610    -0.646    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X2Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518    -0.128 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/Q
                         net (fo=12, routed)          1.217     1.090    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[3]
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.242 r  tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4/O
                         net (fo=2, routed)           0.713     1.955    tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.332     2.287 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.526     2.813    tbs_core_0/debouncer_3/idle_led_reg
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.124     2.937 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_4/O
                         net (fo=6, routed)           0.456     3.393    tbs_core_0/debouncer_3/debounced_reg_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.124     3.517 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        9.767    13.285    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X25Y17         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[58][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.439   123.559    tbs_core_0/spike_memory_0/CLK
    SLICE_X25Y17         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[58][15]/C
                         clock pessimism              0.632   124.191    
                         clock uncertainty           -0.115   124.076    
    SLICE_X25Y17         FDCE (Recov_fdce_C_CLR)     -0.405   123.671    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[58][15]
  -------------------------------------------------------------------
                         required time                        123.671    
                         arrival time                         -13.285    
  -------------------------------------------------------------------
                         slack                                110.387    

Slack (MET) :             110.387ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[59][15]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.930ns  (logic 1.250ns (8.973%)  route 12.680ns (91.027%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 123.559 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.610    -0.646    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X2Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518    -0.128 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/Q
                         net (fo=12, routed)          1.217     1.090    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[3]
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.242 r  tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4/O
                         net (fo=2, routed)           0.713     1.955    tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.332     2.287 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.526     2.813    tbs_core_0/debouncer_3/idle_led_reg
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.124     2.937 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_4/O
                         net (fo=6, routed)           0.456     3.393    tbs_core_0/debouncer_3/debounced_reg_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.124     3.517 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        9.767    13.285    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X25Y17         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[59][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.439   123.559    tbs_core_0/spike_memory_0/CLK
    SLICE_X25Y17         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[59][15]/C
                         clock pessimism              0.632   124.191    
                         clock uncertainty           -0.115   124.076    
    SLICE_X25Y17         FDCE (Recov_fdce_C_CLR)     -0.405   123.671    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[59][15]
  -------------------------------------------------------------------
                         required time                        123.671    
                         arrival time                         -13.285    
  -------------------------------------------------------------------
                         slack                                110.387    

Slack (MET) :             110.387ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[60][15]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.930ns  (logic 1.250ns (8.973%)  route 12.680ns (91.027%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 123.559 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.610    -0.646    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X2Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518    -0.128 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/Q
                         net (fo=12, routed)          1.217     1.090    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[3]
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.242 r  tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4/O
                         net (fo=2, routed)           0.713     1.955    tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.332     2.287 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.526     2.813    tbs_core_0/debouncer_3/idle_led_reg
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.124     2.937 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_4/O
                         net (fo=6, routed)           0.456     3.393    tbs_core_0/debouncer_3/debounced_reg_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.124     3.517 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        9.767    13.285    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X25Y17         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[60][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.439   123.559    tbs_core_0/spike_memory_0/CLK
    SLICE_X25Y17         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[60][15]/C
                         clock pessimism              0.632   124.191    
                         clock uncertainty           -0.115   124.076    
    SLICE_X25Y17         FDCE (Recov_fdce_C_CLR)     -0.405   123.671    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[60][15]
  -------------------------------------------------------------------
                         required time                        123.671    
                         arrival time                         -13.285    
  -------------------------------------------------------------------
                         slack                                110.387    

Slack (MET) :             110.387ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[61][15]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.930ns  (logic 1.250ns (8.973%)  route 12.680ns (91.027%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 123.559 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.610    -0.646    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X2Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518    -0.128 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/Q
                         net (fo=12, routed)          1.217     1.090    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[3]
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.242 r  tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4/O
                         net (fo=2, routed)           0.713     1.955    tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.332     2.287 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.526     2.813    tbs_core_0/debouncer_3/idle_led_reg
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.124     2.937 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_4/O
                         net (fo=6, routed)           0.456     3.393    tbs_core_0/debouncer_3/debounced_reg_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.124     3.517 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        9.767    13.285    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X25Y17         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[61][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.439   123.559    tbs_core_0/spike_memory_0/CLK
    SLICE_X25Y17         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[61][15]/C
                         clock pessimism              0.632   124.191    
                         clock uncertainty           -0.115   124.076    
    SLICE_X25Y17         FDCE (Recov_fdce_C_CLR)     -0.405   123.671    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[61][15]
  -------------------------------------------------------------------
                         required time                        123.671    
                         arrival time                         -13.285    
  -------------------------------------------------------------------
                         slack                                110.387    

Slack (MET) :             110.387ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[62][15]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.930ns  (logic 1.250ns (8.973%)  route 12.680ns (91.027%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 123.559 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.610    -0.646    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X2Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518    -0.128 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/Q
                         net (fo=12, routed)          1.217     1.090    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[3]
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.152     1.242 r  tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4/O
                         net (fo=2, routed)           0.713     1.955    tbs_core_0/uart_0/uart_rx_0/select_enable_write_i_4_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.332     2.287 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.526     2.813    tbs_core_0/debouncer_3/idle_led_reg
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.124     2.937 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_4/O
                         net (fo=6, routed)           0.456     3.393    tbs_core_0/debouncer_3/debounced_reg_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.124     3.517 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        9.767    13.285    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X25Y17         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[62][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.439   123.559    tbs_core_0/spike_memory_0/CLK
    SLICE_X25Y17         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[62][15]/C
                         clock pessimism              0.632   124.191    
                         clock uncertainty           -0.115   124.076    
    SLICE_X25Y17         FDCE (Recov_fdce_C_CLR)     -0.405   123.671    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[62][15]
  -------------------------------------------------------------------
                         required time                        123.671    
                         arrival time                         -13.285    
  -------------------------------------------------------------------
                         slack                                110.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/pwm_1/counter_value_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.574%)  route 0.422ns (69.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.586    -0.460    tbs_core_0/sync_chain_0/CLK
    SLICE_X4Y34          FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.202    -0.117    tbs_core_0/debouncer_3/[1].buf_reg[1]_171
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.045    -0.072 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.220     0.148    tbs_core_0/pwm_1/AR[0]
    SLICE_X6Y33          FDCE                                         f  tbs_core_0/pwm_1/counter_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.853    -0.637    tbs_core_0/pwm_1/CLK
    SLICE_X6Y33          FDCE                                         r  tbs_core_0/pwm_1/counter_value_reg[5]/C
                         clock pessimism              0.190    -0.447    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.067    -0.514    tbs_core_0/pwm_1/counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/pwm_1/counter_value_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.574%)  route 0.422ns (69.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.586    -0.460    tbs_core_0/sync_chain_0/CLK
    SLICE_X4Y34          FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.202    -0.117    tbs_core_0/debouncer_3/[1].buf_reg[1]_171
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.045    -0.072 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.220     0.148    tbs_core_0/pwm_1/AR[0]
    SLICE_X6Y33          FDCE                                         f  tbs_core_0/pwm_1/counter_value_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.853    -0.637    tbs_core_0/pwm_1/CLK
    SLICE_X6Y33          FDCE                                         r  tbs_core_0/pwm_1/counter_value_reg[7]/C
                         clock pessimism              0.190    -0.447    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.067    -0.514    tbs_core_0/pwm_1/counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.751%)  route 0.439ns (70.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.586    -0.460    tbs_core_0/sync_chain_0/CLK
    SLICE_X4Y34          FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.202    -0.117    tbs_core_0/debouncer_3/[1].buf_reg[1]_171
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.045    -0.072 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.237     0.165    tbs_core_0/reset_entity
    SLICE_X0Y33          FDCE                                         f  tbs_core_0/main_counter_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.855    -0.635    tbs_core_0/CLK
    SLICE_X0Y33          FDCE                                         r  tbs_core_0/main_counter_value_reg[5]/C
                         clock pessimism              0.210    -0.425    
    SLICE_X0Y33          FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    tbs_core_0/main_counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.751%)  route 0.439ns (70.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.586    -0.460    tbs_core_0/sync_chain_0/CLK
    SLICE_X4Y34          FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.202    -0.117    tbs_core_0/debouncer_3/[1].buf_reg[1]_171
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.045    -0.072 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.237     0.165    tbs_core_0/reset_entity
    SLICE_X0Y33          FDCE                                         f  tbs_core_0/main_counter_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.855    -0.635    tbs_core_0/CLK
    SLICE_X0Y33          FDCE                                         r  tbs_core_0/main_counter_value_reg[6]/C
                         clock pessimism              0.210    -0.425    
    SLICE_X0Y33          FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    tbs_core_0/main_counter_value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.751%)  route 0.439ns (70.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.586    -0.460    tbs_core_0/sync_chain_0/CLK
    SLICE_X4Y34          FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.202    -0.117    tbs_core_0/debouncer_3/[1].buf_reg[1]_171
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.045    -0.072 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.237     0.165    tbs_core_0/reset_entity
    SLICE_X0Y33          FDCE                                         f  tbs_core_0/main_counter_value_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.855    -0.635    tbs_core_0/CLK
    SLICE_X0Y33          FDCE                                         r  tbs_core_0/main_counter_value_reg[7]/C
                         clock pessimism              0.210    -0.425    
    SLICE_X0Y33          FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    tbs_core_0/main_counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.751%)  route 0.439ns (70.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.586    -0.460    tbs_core_0/sync_chain_0/CLK
    SLICE_X4Y34          FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.202    -0.117    tbs_core_0/debouncer_3/[1].buf_reg[1]_171
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.045    -0.072 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.237     0.165    tbs_core_0/reset_entity
    SLICE_X0Y33          FDCE                                         f  tbs_core_0/main_counter_value_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.855    -0.635    tbs_core_0/CLK
    SLICE_X0Y33          FDCE                                         r  tbs_core_0/main_counter_value_reg[8]/C
                         clock pessimism              0.210    -0.425    
    SLICE_X0Y33          FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    tbs_core_0/main_counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/select_dac_value_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.402%)  route 0.447ns (70.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.586    -0.460    tbs_core_0/sync_chain_0/CLK
    SLICE_X4Y34          FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.202    -0.117    tbs_core_0/debouncer_3/[1].buf_reg[1]_171
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.045    -0.072 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.245     0.172    tbs_core_0/dac_control_1/AR[0]
    SLICE_X5Y31          FDCE                                         f  tbs_core_0/dac_control_1/select_dac_value_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.851    -0.639    tbs_core_0/dac_control_1/CLK
    SLICE_X5Y31          FDCE                                         r  tbs_core_0/dac_control_1/select_dac_value_reg/C
                         clock pessimism              0.190    -0.449    
    SLICE_X5Y31          FDCE (Remov_fdce_C_CLR)     -0.092    -0.541    tbs_core_0/dac_control_1/select_dac_value_reg
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/settling_counter_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.402%)  route 0.447ns (70.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.586    -0.460    tbs_core_0/sync_chain_0/CLK
    SLICE_X4Y34          FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.202    -0.117    tbs_core_0/debouncer_3/[1].buf_reg[1]_171
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.045    -0.072 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.245     0.172    tbs_core_0/dac_control_1/AR[0]
    SLICE_X5Y31          FDCE                                         f  tbs_core_0/dac_control_1/settling_counter_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.851    -0.639    tbs_core_0/dac_control_1/CLK
    SLICE_X5Y31          FDCE                                         r  tbs_core_0/dac_control_1/settling_counter_value_reg[2]/C
                         clock pessimism              0.190    -0.449    
    SLICE_X5Y31          FDCE (Remov_fdce_C_CLR)     -0.092    -0.541    tbs_core_0/dac_control_1/settling_counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/settling_counter_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.402%)  route 0.447ns (70.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.586    -0.460    tbs_core_0/sync_chain_0/CLK
    SLICE_X4Y34          FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.202    -0.117    tbs_core_0/debouncer_3/[1].buf_reg[1]_171
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.045    -0.072 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.245     0.172    tbs_core_0/dac_control_1/AR[0]
    SLICE_X5Y31          FDCE                                         f  tbs_core_0/dac_control_1/settling_counter_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.851    -0.639    tbs_core_0/dac_control_1/CLK
    SLICE_X5Y31          FDCE                                         r  tbs_core_0/dac_control_1/settling_counter_value_reg[3]/C
                         clock pessimism              0.190    -0.449    
    SLICE_X5Y31          FDCE (Remov_fdce_C_CLR)     -0.092    -0.541    tbs_core_0/dac_control_1/settling_counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/settling_counter_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.201%)  route 0.451ns (70.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.586    -0.460    tbs_core_0/sync_chain_0/CLK
    SLICE_X4Y34          FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.202    -0.117    tbs_core_0/debouncer_3/[1].buf_reg[1]_171
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.045    -0.072 f  tbs_core_0/debouncer_3/overflow_marker[14]_i_3/O
                         net (fo=3021, routed)        0.249     0.177    tbs_core_0/dac_control_1/AR[0]
    SLICE_X4Y31          FDCE                                         f  tbs_core_0/dac_control_1/settling_counter_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.851    -0.639    tbs_core_0/dac_control_1/CLK
    SLICE_X4Y31          FDCE                                         r  tbs_core_0/dac_control_1/settling_counter_value_reg[0]/C
                         clock pessimism              0.190    -0.449    
    SLICE_X4Y31          FDCE (Remov_fdce_C_CLR)     -0.092    -0.541    tbs_core_0/dac_control_1/settling_counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.718    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_p_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.312ns  (logic 5.090ns (49.361%)  route 5.222ns (50.639%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  ecg_lod_p_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_p_i
    M14                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  ecg_lod_p_i_IBUF_inst/O
                         net (fo=1, routed)           1.655     3.121    tbs_core_0/debouncer_4/ecg_lod_p_i_IBUF
    SLICE_X2Y27          LUT5 (Prop_lut5_I1_O)        0.124     3.245 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.567     6.812    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500    10.312 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.312    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_n_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.435ns  (logic 1.465ns (42.657%)  route 1.970ns (57.343%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J12                                               0.000     0.000 f  ecg_lod_n_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_n_i
    J12                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ecg_lod_n_i_IBUF_inst/O
                         net (fo=1, routed)           0.618     0.837    tbs_core_0/debouncer_4/ecg_lod_n_i_IBUF
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.045     0.882 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.352     2.234    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.202     3.435 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.435    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll_8MHz
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_tx_0/baud_counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.595ns  (logic 5.298ns (45.691%)  route 6.297ns (54.309%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.615    -0.641    tbs_core_0/uart_0/uart_tx_0/CLK
    SLICE_X4Y21          FDCE                                         r  tbs_core_0/uart_0/uart_tx_0/baud_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.419    -0.222 r  tbs_core_0/uart_0/uart_tx_0/baud_counter_value_reg[1]/Q
                         net (fo=9, routed)           0.994     0.772    tbs_core_0/uart_0/uart_tx_0/baud_counter_value_reg[1]
    SLICE_X5Y22          LUT6 (Prop_lut6_I2_O)        0.299     1.071 r  tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.071    tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry_i_3_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.607 f  tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry/CO[2]
                         net (fo=10, routed)          2.295     3.903    tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0
    SLICE_X16Y13         LUT5 (Prop_lut5_I2_O)        0.343     4.246 r  tbs_core_0/uart_0/uart_tx_0/uart_tx_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.008     7.254    uart_tx_o_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.701    10.955 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.955    uart_tx_o
    H4                                                                r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pwm_upper_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.781ns  (logic 4.822ns (44.725%)  route 5.959ns (55.275%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.612    -0.644    tbs_core_0/dac_control_0/CLK
    SLICE_X6Y27          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.518    -0.126 r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/Q
                         net (fo=13, routed)          1.265     1.140    tbs_core_0/dac_control_0/Q[2]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.124     1.264 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     1.264    tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_10_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.814 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           1.263     3.076    tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_3_n_0
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.124     3.200 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.431     6.632    dac_pwm_upper_o_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.506    10.137 r  dac_pwm_upper_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.137    dac_pwm_upper_o
    L3                                                                r  dac_pwm_upper_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pwm_lower_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.537ns  (logic 4.828ns (45.817%)  route 5.709ns (54.183%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.549    -0.707    tbs_core_0/dac_control_1/CLK
    SLICE_X10Y29         FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.189 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/Q
                         net (fo=11, routed)          1.235     1.046    tbs_core_0/dac_control_1/Q[3]
    SLICE_X6Y32          LUT4 (Prop_lut4_I0_O)        0.124     1.170 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     1.170    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_10_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.703 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.964     2.668    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_3_n_0
    SLICE_X10Y31         LUT4 (Prop_lut4_I3_O)        0.124     2.792 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.510     6.301    dac_pwm_lower_o_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.529     9.830 r  dac_pwm_lower_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.830    dac_pwm_lower_o
    M3                                                                r  dac_pwm_lower_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            signal_select_en_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.150ns  (logic 4.404ns (43.388%)  route 5.746ns (56.612%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.556    -0.700    tbs_core_0/debouncer_2/CLK
    SLICE_X12Y36         FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.182 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=42, routed)          2.153     1.971    tbs_core_0/debouncer_4/control_mode_debounced
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.148     2.119 r  tbs_core_0/debouncer_4/signal_select_en_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.593     5.712    signal_select_en_o_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.738     9.450 r  signal_select_en_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.450    signal_select_en_o
    B3                                                                r  signal_select_en_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.862ns  (logic 4.142ns (42.005%)  route 5.719ns (57.995%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.556    -0.700    tbs_core_0/debouncer_2/CLK
    SLICE_X12Y36         FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.182 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=42, routed)          2.153     1.971    tbs_core_0/debouncer_4/control_mode_debounced
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.124     2.095 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.567     5.662    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500     9.162 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.162    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sc_noc_2_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.780ns  (logic 5.809ns (59.399%)  route 3.971ns (40.601%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.613    -0.643    tbs_core_0/CLK
    SLICE_X3Y22          FDPE                                         r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDPE (Prop_fdpe_C_Q)         0.456    -0.187 r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[8]/Q
                         net (fo=9, routed)           1.201     1.015    tbs_core_0/sc_noc_generator_duty_cycle_adj_uart[8]
    SLICE_X4Y20          LUT3 (Prop_lut3_I2_O)        0.124     1.139 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_38/O
                         net (fo=1, routed)           0.000     1.139    tbs_core_0/sc_noc_2_o_OBUF_inst_i_38_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.719 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_27/O[2]
                         net (fo=2, routed)           0.418     2.137    tbs_core_0/sc_noc_generator_0/O[2]
    SLICE_X3Y20          LUT2 (Prop_lut2_I1_O)        0.302     2.439 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     2.439    tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_8_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.930 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_2/CO[1]
                         net (fo=1, routed)           0.611     3.541    tbs_core_0/sc_noc_generator_0/sc_noc_2_o2
    SLICE_X2Y21          LUT3 (Prop_lut3_I0_O)        0.329     3.870 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.740     5.610    sc_noc_2_o_OBUF
    F11                  OBUF (Prop_obuf_I_O)         3.527     9.137 r  sc_noc_2_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.137    sc_noc_2_o
    F11                                                               r  sc_noc_2_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            amp_sdn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.535ns  (logic 4.161ns (43.635%)  route 5.374ns (56.365%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.556    -0.700    tbs_core_0/debouncer_2/CLK
    SLICE_X12Y36         FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.182 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=42, routed)          2.429     2.247    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X4Y30          LUT3 (Prop_lut3_I1_O)        0.124     2.371 r  tbs_core_0/debouncer_2/amp_sdn_o_OBUF_inst_i_1/O
                         net (fo=41, routed)          2.946     5.317    dac_pd_o_OBUF
    M12                  OBUF (Prop_obuf_I_O)         3.519     8.835 r  amp_sdn_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.835    amp_sdn_o
    M12                                                               r  amp_sdn_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.024ns  (logic 4.135ns (45.828%)  route 4.888ns (54.172%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.556    -0.700    tbs_core_0/debouncer_2/CLK
    SLICE_X12Y36         FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.182 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=42, routed)          2.429     2.247    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X4Y30          LUT3 (Prop_lut3_I1_O)        0.124     2.371 r  tbs_core_0/debouncer_2/amp_sdn_o_OBUF_inst_i_1/O
                         net (fo=41, routed)          2.460     4.831    dac_pd_o_OBUF
    H11                  OBUF (Prop_obuf_I_O)         3.493     8.324 r  dac_pd_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.324    dac_pd_o
    H11                                                               r  dac_pd_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            signal_select_in_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.521ns  (logic 4.165ns (48.877%)  route 4.356ns (51.123%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.556    -0.700    tbs_core_0/debouncer_2/CLK
    SLICE_X12Y36         FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDCE (Prop_fdce_C_Q)         0.518    -0.182 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=42, routed)          2.461     2.280    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.124     2.404 r  tbs_core_0/debouncer_2/signal_select_in_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.895     4.299    signal_select_in_o_OBUF
    C12                  OBUF (Prop_obuf_I_O)         3.523     7.822 r  signal_select_in_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.822    signal_select_in_o
    C12                                                               r  signal_select_in_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.170ns  (logic 4.021ns (49.220%)  route 4.149ns (50.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.615    -0.641    tbs_core_0/dac_control_0/CLK
    SLICE_X6Y28          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]/Q
                         net (fo=12, routed)          4.149     4.026    dac_upper_o_OBUF[7]
    M5                   OBUF (Prop_obuf_I_O)         3.503     7.530 r  dac_upper_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.530    dac_upper_o[7]
    M5                                                                r  dac_upper_o[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.365ns (79.633%)  route 0.349ns (20.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.581    -0.465    tbs_core_0/dac_control_1/CLK
    SLICE_X7Y29          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/Q
                         net (fo=11, routed)          0.349     0.025    dac_lower_o_OBUF[5]
    F13                  OBUF (Prop_obuf_I_O)         1.224     1.249 r  dac_lower_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.249    dac_lower_o[5]
    F13                                                               r  dac_lower_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_wr_lower_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.347ns (74.683%)  route 0.456ns (25.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.581    -0.465    tbs_core_0/dac_control_1/sync_chain_0/CLK
    SLICE_X1Y28          FDCE                                         r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.456     0.132    dac_wr_lower_o_OBUF
    H14                  OBUF (Prop_obuf_I_O)         1.206     1.338 r  dac_wr_lower_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.338    dac_wr_lower_o
    H14                                                               r  dac_wr_lower_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.366ns (69.431%)  route 0.601ns (30.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.556    -0.490    tbs_core_0/dac_control_1/CLK
    SLICE_X8Y31          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.326 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/Q
                         net (fo=11, routed)          0.601     0.275    dac_lower_o_OBUF[7]
    G14                  OBUF (Prop_obuf_I_O)         1.202     1.477 r  dac_lower_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.477    dac_lower_o[7]
    G14                                                               r  dac_lower_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.398ns (69.016%)  route 0.628ns (30.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.554    -0.492    tbs_core_0/dac_control_1/CLK
    SLICE_X10Y29         FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.328 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/Q
                         net (fo=11, routed)          0.628     0.299    dac_lower_o_OBUF[3]
    D13                  OBUF (Prop_obuf_I_O)         1.234     1.533 r  dac_lower_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.533    dac_lower_o[3]
    D13                                                               r  dac_lower_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.406ns (70.177%)  route 0.597ns (29.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.580    -0.466    tbs_core_0/dac_control_0/CLK
    SLICE_X6Y27          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/Q
                         net (fo=13, routed)          0.597     0.295    dac_upper_o_OBUF[3]
    M13                  OBUF (Prop_obuf_I_O)         1.242     1.537 r  dac_upper_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.537    dac_upper_o[3]
    M13                                                               r  dac_upper_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            analog_trigger_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.491ns (72.033%)  route 0.579ns (27.967%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.578    -0.468    tbs_core_0/CLK
    SLICE_X3Y25          FDCE                                         r  tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/Q
                         net (fo=2, routed)           0.091    -0.236    tbs_core_0/analog_trigger_0/Q[2]
    SLICE_X2Y25          LUT4 (Prop_lut4_I1_O)        0.048    -0.188 r  tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000    -0.188    tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_4_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111    -0.077 r  tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_1/CO[3]
                         net (fo=1, routed)           0.488     0.411    analog_trigger_o_OBUF
    H12                  OBUF (Prop_obuf_I_O)         1.191     1.602 r  analog_trigger_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.602    analog_trigger_o
    H12                                                               r  analog_trigger_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.389ns (65.703%)  route 0.725ns (34.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.580    -0.466    tbs_core_0/dac_control_0/CLK
    SLICE_X6Y28          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  tbs_core_0/dac_control_0/dac_counter_value_reg[5]/Q
                         net (fo=13, routed)          0.725     0.423    dac_upper_o_OBUF[5]
    N14                  OBUF (Prop_obuf_I_O)         1.225     1.648 r  dac_upper_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.648    dac_upper_o[5]
    N14                                                               r  dac_upper_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.377ns (65.143%)  route 0.737ns (34.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.580    -0.466    tbs_core_0/dac_control_0/CLK
    SLICE_X6Y28          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  tbs_core_0/dac_control_0/dac_counter_value_reg[6]/Q
                         net (fo=12, routed)          0.737     0.435    dac_upper_o_OBUF[6]
    K11                  OBUF (Prop_obuf_I_O)         1.213     1.648 r  dac_upper_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.648    dac_upper_o[6]
    K11                                                               r  dac_upper_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.378ns (65.144%)  route 0.737ns (34.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.580    -0.466    tbs_core_0/dac_control_0/CLK
    SLICE_X6Y28          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/Q
                         net (fo=13, routed)          0.737     0.435    dac_upper_o_OBUF[4]
    J11                  OBUF (Prop_obuf_I_O)         1.214     1.649 r  dac_upper_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.649    dac_upper_o[4]
    J11                                                               r  dac_upper_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.383ns (65.312%)  route 0.735ns (34.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.580    -0.466    tbs_core_0/dac_control_0/CLK
    SLICE_X6Y27          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/Q
                         net (fo=13, routed)          0.735     0.432    dac_upper_o_OBUF[2]
    L13                  OBUF (Prop_obuf_I_O)         1.219     1.652 r  dac_upper_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.652    dac_upper_o[2]
    L13                                                               r  dac_upper_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll_8MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_8MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_8MHz fall edge)
                                                      5.000     5.000 f  
    L5                                                0.000     5.000 f  clock_i (IN)
                         net (fo=0)                   0.000     5.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     5.395 f  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     6.006    PLL100to8/inst/clk_in1_pll_8MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.052     2.954 f  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.528     3.481    PLL100to8/inst/clkfbout_pll_8MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.510 f  PLL100to8/inst/clkf_buf/O
                         net (fo=1, routed)           0.815     4.325    PLL100to8/inst/clkfbout_buf_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_8MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.914%)  route 3.031ns (97.086%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clkfbout_pll_8MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkf_buf/O
                         net (fo=1, routed)           1.453    -1.427    PLL100to8/inst/clkfbout_buf_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll_8MHz

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.976ns  (logic 1.580ns (31.749%)  route 3.396ns (68.251%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.396     4.852    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X0Y24          LUT6 (Prop_lut6_I4_O)        0.124     4.976 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.976    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X0Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.494    -1.386    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X0Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/C

Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.932ns  (logic 1.604ns (32.514%)  route 3.329ns (67.485%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           2.797     4.276    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.124     4.400 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1__1/O
                         net (fo=2, routed)           0.532     4.932    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X4Y34          FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.504    -1.376    tbs_core_0/sync_chain_0/CLK
    SLICE_X4Y34          FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.932ns  (logic 1.604ns (32.514%)  route 3.329ns (67.485%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           2.797     4.276    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.124     4.400 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1__1/O
                         net (fo=2, routed)           0.532     4.932    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X4Y34          FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.504    -1.376    tbs_core_0/sync_chain_0/CLK
    SLICE_X4Y34          FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.805ns  (logic 1.456ns (30.302%)  route 3.349ns (69.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.349     4.805    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X3Y27          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.497    -1.383    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X3Y27          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.666ns  (logic 1.456ns (31.204%)  route 3.210ns (68.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.210     4.666    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X2Y26          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.496    -1.384    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X2Y26          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/C

Slack:                    inf
  Source:                 adaptive_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 1.612ns (34.716%)  route 3.031ns (65.284%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  adaptive_mode_i (IN)
                         net (fo=0)                   0.000     0.000    adaptive_mode_i
    C1                   IBUF (Prop_ibuf_I_O)         1.488     1.488 f  adaptive_mode_i_IBUF_inst/O
                         net (fo=1, routed)           3.031     4.518    tbs_core_0/debouncer_1/sync_chain_0/adaptive_mode_i_IBUF
    SLICE_X7Y36          LUT1 (Prop_lut1_I0_O)        0.124     4.642 r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf[0][0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.642    tbs_core_0/debouncer_1/sync_chain_0/adaptive_mode
    SLICE_X7Y36          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.505    -1.375    tbs_core_0/debouncer_1/sync_chain_0/CLK
    SLICE_X7Y36          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 1.456ns (31.481%)  route 3.169ns (68.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.169     4.625    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X2Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.494    -1.386    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X2Y24          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.460ns  (logic 1.456ns (32.646%)  route 3.004ns (67.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.004     4.460    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X7Y26          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.495    -1.385    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X7Y26          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.456ns  (logic 1.456ns (32.670%)  route 3.000ns (67.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.000     4.456    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X1Y26          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.496    -1.384    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X1Y26          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 1.456ns (33.940%)  route 2.834ns (66.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.834     4.290    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X1Y27          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        1.497    -1.383    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X1Y27          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp_upper_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.236ns (28.446%)  route 0.594ns (71.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  comp_upper_i (IN)
                         net (fo=0)                   0.000     0.000    comp_upper_i
    G11                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  comp_upper_i_IBUF_inst/O
                         net (fo=1, routed)           0.594     0.831    tbs_core_0/sync_chain_1/D[0]
    SLICE_X8Y30          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.822    -0.668    tbs_core_0/sync_chain_1/CLK
    SLICE_X8Y30          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 select_tbs_delta_steps_i
                            (input port)
  Destination:            tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.316ns  (logic 0.262ns (19.938%)  route 1.053ns (80.062%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 f  select_tbs_delta_steps_i (IN)
                         net (fo=0)                   0.000     0.000    select_tbs_delta_steps_i
    F1                   IBUF (Prop_ibuf_I_O)         0.217     0.217 f  select_tbs_delta_steps_i_IBUF_inst/O
                         net (fo=1, routed)           1.053     1.271    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps_i_IBUF
    SLICE_X14Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.316 r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf[0][0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.316    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps
    SLICE_X14Y31         FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.823    -0.667    tbs_core_0/debouncer_5/sync_chain_0/CLK
    SLICE_X14Y31         FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 control_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.296ns (22.481%)  route 1.022ns (77.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  control_mode_i (IN)
                         net (fo=0)                   0.000     0.000    control_mode_i
    D2                   IBUF (Prop_ibuf_I_O)         0.251     0.251 f  control_mode_i_IBUF_inst/O
                         net (fo=1, routed)           1.022     1.273    tbs_core_0/debouncer_2/sync_chain_0/control_mode_i_IBUF
    SLICE_X12Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.318 r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf[0][0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.318    tbs_core_0/debouncer_2/sync_chain_0/control_mode
    SLICE_X12Y36         FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.827    -0.663    tbs_core_0/debouncer_2/sync_chain_0/CLK
    SLICE_X12Y36         FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 trigger_start_sampling_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.233ns (17.144%)  route 1.126ns (82.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  trigger_start_sampling_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_sampling_i
    K4                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  trigger_start_sampling_i_IBUF_inst/O
                         net (fo=1, routed)           1.126     1.359    tbs_core_0/sync_chain_2/trigger_start_sampling_i
    SLICE_X9Y24          FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.816    -0.674    tbs_core_0/sync_chain_2/CLK
    SLICE_X9Y24          FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 comp_lower_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.427ns  (logic 0.246ns (17.242%)  route 1.181ns (82.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  comp_lower_i (IN)
                         net (fo=0)                   0.000     0.000    comp_lower_i
    E2                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  comp_lower_i_IBUF_inst/O
                         net (fo=1, routed)           1.181     1.427    tbs_core_0/sync_chain_1/D[1]
    SLICE_X9Y30          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.822    -0.668    tbs_core_0/sync_chain_1/CLK
    SLICE_X9Y30          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/C

Slack:                    inf
  Source:                 trigger_start_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.294ns (19.381%)  route 1.223ns (80.619%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 f  trigger_start_mode_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_mode_i
    B2                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  trigger_start_mode_i_IBUF_inst/O
                         net (fo=1, routed)           1.223     1.472    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode_i_IBUF
    SLICE_X15Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.517 r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf[0][0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.517    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode
    SLICE_X15Y26         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.817    -0.673    tbs_core_0/debouncer_0/sync_chain_0/CLK
    SLICE_X15Y26         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.592ns  (logic 0.224ns (14.065%)  route 1.368ns (85.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.368     1.592    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X4Y27          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.847    -0.643    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X4Y27          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.610ns  (logic 0.224ns (13.910%)  route 1.386ns (86.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.386     1.610    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X0Y26          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.847    -0.643    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X0Y26          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.613ns  (logic 0.224ns (13.888%)  route 1.389ns (86.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.389     1.613    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X1Y27          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.849    -0.641    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X1Y27          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.656ns  (logic 0.224ns (13.526%)  route 1.432ns (86.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.432     1.656    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X7Y26          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3285, routed)        0.845    -0.645    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X7Y26          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/C





