{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "19", "@timestamp": "2021-08-19T06:06:36.000036-04:00", "@year": "2021", "@month": "08"}, "ait:date-sort": {"@day": "01", "@year": "2003", "@month": "01"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@afid": "60024825", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics and Telecommunications"}, {"$": "University of Aveiro"}], "affiliation-id": {"@afid": "60024825", "@dptid": "110081807"}, "@dptid": "110081807"}, "author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"preferred-name": {"ce:given-name": "P.", "ce:initials": "P.", "ce:surname": "Almeida", "ce:indexed-name": "Almeida P."}, "@seq": "3", "ce:initials": "P.", "@_fa": "true", "@type": "auth", "ce:surname": "Almeida", "@auid": "57209783795", "ce:indexed-name": "Almeida P."}, {"preferred-name": {"ce:given-name": "M.", "ce:initials": "M.", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}, "@seq": "4", "ce:initials": "M.", "@_fa": "true", "@type": "auth", "ce:surname": "Almeida", "@auid": "36841708300", "ce:indexed-name": "Almeida M."}]}, "citation-title": "Design tools and reusable libraries for FPGA-based digital circuits", "abstracts": "\u00a9 2003 IEEE.This paper suggests tools that provide significant improvements in the design and verification of FPGA-based digital circuits. These tools include reusable specifications of hardware components (modules) that have been proposed for two types of CAD environments; Xilinx ISE 5.x and Celoxica DK1. The components can be employed to implement both application-specific blocks from the selected area (mainly from the scope of combinatorial computations) and a number of interfaces that are very useful for interaction and data exchange with devices attached to a FPGA, such as LCD and touch panels, bus controllers, etc. The designed modules can be easily integrated into any application-specific digital system and used for visualizing the results, fast data transfer, debugging of internal sub-circuits, etc. They were constructed in such a way that their functionality can be either fixed or modifiable (both statically and dynamically). The latter capability was provided with the aid of reloadable RAM-based blocks. To illustrate the capabilities of the tools suggested, four design examples are discussed. Additional materials for this paper are available in the form of a number of tutorials and projects for FPGAs that can be accessed through the Internet.", "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "Proceedings - Euromicro Symposium on Digital System Design, DSD 2003", "@xml:lang": "eng"}, "volisspag": {"pagerange": {"@first": "255", "@last": "263"}}, "@type": "p", "isbn": [{"@level": "volume", "$": "0769520030", "@type": "electronic", "@length": "10"}, {"@level": "volume", "$": "9780769520032", "@type": "electronic", "@length": "13"}], "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpartno": "1of1"}, "confevent": {"confname": "Euromicro Symposium on Digital System Design, DSD 2003", "confcatnumber": "PR02003", "confseriestitle": "Euromicro Symposium on Digital System Design", "conflocation": {"@country": "tur", "city": "Belek-Antalya"}, "confcode": "114084", "confdate": {"enddate": {"@day": "06", "@year": "2003", "@month": "09"}, "startdate": {"@day": "01", "@year": "2003", "@month": "09"}}}}}, "sourcetitle": "Proceedings - Euromicro Symposium on Digital System Design, DSD 2003", "publicationdate": {"year": "2003", "date-text": {"@xfab-added": "true", "$": "2003"}}, "sourcetitle-abbrev": "Proc. - Euromicro Symp. Digit. Syst. Des., DSD", "@country": "usa", "issuetitle": "Proceedings - Euromicro Symposium on Digital System Design, DSD 2003", "publicationyear": {"@first": "2003"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "@srcid": "21100416480"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1708"}, {"$": "2208"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "713.4", "classification-description": "Pulse Circuits"}, {"classification-code": "714.2", "classification-description": "Semiconductor Devices and Integrated Circuits"}, {"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "961", "classification-description": "Systems Science"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2021 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "16", "@timestamp": "BST 15:06:04", "@year": "2021", "@month": "08"}}, "itemidlist": {"itemid": [{"$": "606478784", "@idtype": "PUI"}, {"$": "640955883", "@idtype": "CAR-ID"}, {"$": "20154201417486", "@idtype": "CPX"}, {"$": "20180321439", "@idtype": "SCOPUS"}, {"$": "20344374529", "@idtype": "SCP"}, {"$": "20344374529", "@idtype": "SGR"}], "ce:doi": "10.1109/DSD.2003.1231939"}}, "tail": {"bibliography": {"@refcount": "12", "reference": [{"ref-fulltext": "Handel-C, DK1, RC100. [Online]. Available: http://www.celoxica.com/.", "@id": "1", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.celoxica.com/", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "35248891518", "@idtype": "SGR"}}, "ref-text": "Available", "ref-sourcetitle": "Handel-C, DK1, RC100. [Online]"}}, {"ref-fulltext": "Alpha Data, [Online]. Available: http://www.alpha-data.com.", "@id": "2", "ref-info": {"ref-website": {"websitename": "Alpha Data", "ce:e-address": {"$": "http://www.alpha-data.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85042967317", "@idtype": "SGR"}}, "ref-text": "[Online]. Available"}}, {"ref-fulltext": "Spartan-IIE Development Platform, [Online]. Available: www.trenz-electronic.de.", "@id": "3", "ref-info": {"ref-website": {"ce:e-address": {"$": "www.trenz-electronic.de", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "35248896266", "@idtype": "SGR"}}, "ref-text": "Available", "ref-sourcetitle": "Spartan-IIE Development Platform, [Online]"}}, {"ref-fulltext": "Electronic Assembly products, [Online], Available: http://www.lcd-module.de.", "@id": "4", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.lcd-module.de", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85043019935", "@idtype": "SGR"}}, "ref-text": "Available", "ref-sourcetitle": "Electronic Assembly Products, [Online]"}}, {"ref-fulltext": "http://webct.ua.pt, \"2 semester\", the discipline \"Computa\u00e7\u00e3o Reconfigur\u00e1vel\", public domain is indicated by the letter \"i\" enclosed in a circle. Login and password for access to the protected section can also be provided (via e-mails: skl@ieeta.pt, iouliia@det.ua.pt).", "@id": "5", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://webct.ua.pt", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85042962276", "@idtype": "SGR"}}, "ref-text": "\"2 semester\", the discipline \"Computa\u00e7\u00e3o Reconfigur\u00e1vel\", public domain is indicated by the letter \"i\" enclosed in a circle. Login and password for access to the protected section can also be provided (via e-mails: skl@ieeta.pt, iouliia@det.ua.pt)"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Architecture of Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices\", Proceedings of ERSA'2003, Las Vegas, USA, 2003.", "@id": "6", "ref-info": {"ref-title": {"ref-titletext": "Architecture of Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices"}, "refd-itemidlist": {"itemid": {"$": "1642322114", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of ERSA'2003, Las Vegas, USA, 2003"}}, {"ref-fulltext": "V. Sklyarov, \"Reconfigurable models of finite state machines and their implementation in FPGAs\", Journal of Systems Architecture, 2002, 47, pp. 1043-1064.", "@id": "7", "ref-info": {"refd-itemidlist": {"itemid": {"$": "0036684805", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Journal of Systems Architecture"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Design of Digital Circuits on the Basis of Hardware Templates\", Proceedings of ESA'2003, Las Vegas, USA, 2003.", "@id": "8", "ref-info": {"ref-title": {"ref-titletext": "Design of Digital Circuits on the Basis of Hardware Templates"}, "refd-itemidlist": {"itemid": {"$": "1642294944", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of ESA'2003, Las Vegas, USA, 2003"}}, {"ref-fulltext": "A.D. Zakrevski, Logical Synthesis of Cascade Networks, Moscow: Science, 1981.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "1981"}, "refd-itemidlist": {"itemid": {"$": "0004151344", "@idtype": "SGR"}}, "ref-text": "Moscow: Science", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.D.", "@_fa": "true", "ce:surname": "Zakrevski", "ce:indexed-name": "Zakrevski A.D."}]}, "ref-sourcetitle": "Logical Synthesis of Cascade Networks"}}, {"ref-fulltext": "B.W. Kernighan and D.M.Ritchie, The C Programming Language, Englewood Cliffs, NJ: Prentice-Hall, 1988.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "1988"}, "refd-itemidlist": {"itemid": {"$": "0003405432", "@idtype": "SGR"}}, "ref-text": "Englewood Cliffs, NJ: Prentice-Hall", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.W.", "@_fa": "true", "ce:surname": "Kernighan", "ce:indexed-name": "Kernighan B.W."}, {"@seq": "2", "ce:initials": "D.M.", "@_fa": "true", "ce:surname": "Ritchie", "ce:indexed-name": "Ritchie D.M."}]}, "ref-sourcetitle": "The C Programming Language"}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical Finite State Machines and Their Use for Digital Control\", IEEE Transactions on VLSI, Vol. 7, No 2, June, 1999, pp. 222-228.", "@id": "11", "ref-info": {"refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Transactions on VLSI"}}, {"ref-fulltext": "I. Skliarova and A.B. Ferrari, \"A hardware/software approach to accelerate Boolean satisfiability\", Proc. of IEEE DDECS'2002, Brno, Czech Republic, pp. 270-277.", "@id": "12", "ref-info": {"refd-itemidlist": {"itemid": {"$": "84945501183", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. of IEEE DDECS'2002, Brno, Czech Republic"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-20344374529", "dc:description": "\u00a9 2003 IEEE.This paper suggests tools that provide significant improvements in the design and verification of FPGA-based digital circuits. These tools include reusable specifications of hardware components (modules) that have been proposed for two types of CAD environments; Xilinx ISE 5.x and Celoxica DK1. The components can be employed to implement both application-specific blocks from the selected area (mainly from the scope of combinatorial computations) and a number of interfaces that are very useful for interaction and data exchange with devices attached to a FPGA, such as LCD and touch panels, bus controllers, etc. The designed modules can be easily integrated into any application-specific digital system and used for visualizing the results, fast data transfer, debugging of internal sub-circuits, etc. They were constructed in such a way that their functionality can be either fixed or modifiable (both statically and dynamically). The latter capability was provided with the aid of reloadable RAM-based blocks. To illustrate the capabilities of the tools suggested, four design examples are discussed. Additional materials for this paper are available in the form of a number of tutorials and projects for FPGAs that can be accessed through the Internet.", "prism:coverDate": "2003-01-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/20344374529", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/20344374529"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=20344374529&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=20344374529&origin=inward"}], "prism:isbn": [{"$": "0769520030"}, {"$": "9780769520032"}], "prism:publicationName": "Proceedings - Euromicro Symposium on Digital System Design, DSD 2003", "source-id": "21100416480", "citedby-count": "13", "subtype": "cp", "prism:pageRange": "255-263", "dc:title": "Design tools and reusable libraries for FPGA-based digital circuits", "prism:endingPage": "263", "openaccess": "2", "openaccessFlag": null, "prism:doi": "10.1109/DSD.2003.1231939", "prism:startingPage": "255", "dc:identifier": "SCOPUS_ID:20344374529", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Application specific", "@weight": "b", "@candidate": "n"}, {"$": "Design tool", "@weight": "b", "@candidate": "n"}, {"$": "Digital system", "@weight": "b", "@candidate": "n"}, {"$": "Hardware components", "@weight": "b", "@candidate": "n"}, {"$": "Reusable library", "@weight": "b", "@candidate": "n"}, {"$": "Reusable specifications", "@weight": "b", "@candidate": "n"}, {"$": "Sub-circuits", "@weight": "b", "@candidate": "n"}, {"$": "Touch panels", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"preferred-name": {"ce:given-name": "P.", "ce:initials": "P.", "ce:surname": "Almeida", "ce:indexed-name": "Almeida P."}, "@seq": "3", "ce:initials": "P.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Almeida", "@auid": "57209783795", "author-url": "https://api.elsevier.com/content/author/author_id/57209783795", "ce:indexed-name": "Almeida P."}, {"preferred-name": {"ce:given-name": "M.", "ce:initials": "M.", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}, "@seq": "4", "ce:initials": "M.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Almeida", "@auid": "36841708300", "author-url": "https://api.elsevier.com/content/author/author_id/36841708300", "ce:indexed-name": "Almeida M."}]}}