m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/ubuintu/Documents/Verilog/SystemVerilog/ALU/Verification
valu
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1652680210
!i10b 1
!s100 X=j=O``TGUlY9WdBeHzG@1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I^`X6TnZ4Zm=XSA2gU4Xon2
Z4 VDg1SIo80bB@j0V0VzS_@n1
!i119 1
S1
R0
w1652672310
8alu_simple_bugs_enc2.svp
Falu_simple_bugs_enc2.svp
!i122 6
L0 1 17
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1652680210.000000
!s107 alu_simple_bugs_enc2.svp|dut_top.sv|interface.sv|/home/ubuintu/Documents/Verilog/SystemVerilog/ALU/Verification/testbench.sv|
Z7 !s90 -reportprogress|300|-work|work|/home/ubuintu/Documents/Verilog/SystemVerilog/ALU/Verification/testbench.sv|
!i113 1
Z8 o-work work
Z9 tCvgOpt 0
vdut_top
R1
R2
!i10b 1
!s100 8>E>=8fT?]]TZczd@ENRc2
R3
I9Z`J`cCZK76O]F3^IIeS60
R4
S1
R0
w1652680094
8dut_top.sv
Fdut_top.sv
!i122 6
L0 7 14
R5
r1
!s85 0
31
R6
Z10 !s107 alu_simple_bugs_enc2.svp|dut_top.sv|interface.sv|/home/ubuintu/Documents/Verilog/SystemVerilog/ALU/Verification/testbench.sv|
R7
!i113 1
R8
R9
Yintf
R1
R2
!i10b 1
!s100 SJn=RU3>T5I]7VfmjkkHJ1
R3
IVa;fN4edmfiJJ8bl<dhOk3
R4
S1
R0
w1652680116
8interface.sv
Finterface.sv
!i122 6
L0 6 0
R5
r1
!s85 0
31
R6
R10
R7
!i113 1
R8
R9
vtbench_top
R1
R2
!i10b 1
!s100 4SVz4z:hXkLQ`?FI@JkQa3
R3
Ie_d4^^3>jKRRYR;k`04mI1
R4
S1
R0
w1652680169
8/home/ubuintu/Documents/Verilog/SystemVerilog/ALU/Verification/tbench_top.sv
F/home/ubuintu/Documents/Verilog/SystemVerilog/ALU/Verification/tbench_top.sv
!i122 5
L0 13 27
R5
r1
!s85 0
31
R6
!s107 alu_simple_bugs_enc2.svp|dut_top.sv|testbench.sv|interface.sv|/home/ubuintu/Documents/Verilog/SystemVerilog/ALU/Verification/tbench_top.sv|
!s90 -reportprogress|300|-work|work|/home/ubuintu/Documents/Verilog/SystemVerilog/ALU/Verification/tbench_top.sv|
!i113 1
R8
R9
4testbench
R1
R2
!i10b 1
!s100 Ro5d1XVB82<]F5UVkHmnY0
R3
ImSkfbEQX:=AU3dcAQ6kac1
R4
S1
R0
w1652680142
8/home/ubuintu/Documents/Verilog/SystemVerilog/ALU/Verification/testbench.sv
F/home/ubuintu/Documents/Verilog/SystemVerilog/ALU/Verification/testbench.sv
!i122 6
L0 11 0
R5
r1
!s85 0
31
R6
R10
R7
!i113 1
R8
R9
