#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Feb 14 10:58:06 2020
# Process ID: 10424
# Log file: C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/vivado.log
# Journal file: C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/maucher/Desktop/EN217_Processor/vivado/project_1/project_1.xpr
remove_files {C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_FSM.vhd C:/Users/maucher/Desktop/EN217_Processor/src/UC/FSM.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {C:/Users/maucher/Desktop/EN217_Processor/src/UM/UM.vhd C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_UM.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source ram_tb.tcl
add_wave {{/ram_tb/uut/ram}} 
restart
run 1000ns
add_wave {{/ram_tb/uut/ram}} 
close_sim
launch_simulation
source ram_tb.tcl
restart
run 100ns
close_sim
launch_simulation
source ram_tb.tcl
restart
run 200ns
close_sim
launch_simulation
source ram_tb.tcl
restart
run 200ns
close_sim
launch_simulation
source ram_tb.tcl
restart
run 200ns
close_sim
