<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SILowerI1Copies.cpp source code [llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SILowerI1Copies.cpp.html'>SILowerI1Copies.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SILowerI1Copies.cpp - Lower I1 Copies -----------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This pass lowers all occurrences of i1 values (with a vreg_1 register class)</i></td></tr>
<tr><th id="10">10</th><td><i>// to lane masks (32 / 64-bit scalar registers). The pass assumes machine SSA</i></td></tr>
<tr><th id="11">11</th><td><i>// form and a wave-level control flow graph.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>// Before this pass, values that are semantically i1 and are defined and used</i></td></tr>
<tr><th id="14">14</th><td><i>// within the same basic block are already represented as lane masks in scalar</i></td></tr>
<tr><th id="15">15</th><td><i>// registers. However, values that cross basic blocks are always transferred</i></td></tr>
<tr><th id="16">16</th><td><i>// between basic blocks in vreg_1 virtual registers and are lowered by this</i></td></tr>
<tr><th id="17">17</th><td><i>// pass.</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>// The only instructions that use or define vreg_1 virtual registers are COPY,</i></td></tr>
<tr><th id="20">20</th><td><i>// PHI, and IMPLICIT_DEF.</i></td></tr>
<tr><th id="21">21</th><td><i>//</i></td></tr>
<tr><th id="22">22</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="GCNSubtarget.h.html">"GCNSubtarget.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachinePostDominators.h.html">"llvm/CodeGen/MachinePostDominators.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html">"llvm/CodeGen/MachineSSAUpdater.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/InitializePasses.h.html">"llvm/InitializePasses.h"</a></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"si-i1-copies"</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><em>static</em> <em>unsigned</em> <a class="tu decl fn" href="#_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" title='createLaneMaskReg' data-type='unsigned int createLaneMaskReg(llvm::MachineFunction &amp; MF)' data-ref="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" data-ref-filename="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE">createLaneMaskReg</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF" data-ref-filename="1MF">MF</dfn>);</td></tr>
<tr><th id="38">38</th><td><em>static</em> <em>unsigned</em> <a class="tu decl fn" href="#_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE" title='insertUndefLaneMask' data-type='unsigned int insertUndefLaneMask(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE" data-ref-filename="_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE">insertUndefLaneMask</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="2MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="2MBB" data-ref-filename="2MBB">MBB</dfn>);</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>namespace</b> {</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies" data-ref-filename="(anonymousnamespace)..SILowerI1Copies">SILowerI1Copies</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="43">43</th><td><b>public</b>:</td></tr>
<tr><th id="44">44</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SILowerI1Copies::ID" title='(anonymous namespace)::SILowerI1Copies::ID' data-type='char' data-ref="(anonymousnamespace)::SILowerI1Copies::ID" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ID">ID</dfn>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><b>private</b>:</td></tr>
<tr><th id="47">47</th><td>  <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::SILowerI1Copies::IsWave32" title='(anonymous namespace)::SILowerI1Copies::IsWave32' data-type='bool' data-ref="(anonymousnamespace)::SILowerI1Copies::IsWave32" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..IsWave32">IsWave32</dfn> = <b>false</b>;</td></tr>
<tr><th id="48">48</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::SILowerI1Copies::MF" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MF">MF</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="49">49</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SILowerI1Copies::DT" title='(anonymous namespace)::SILowerI1Copies::DT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::SILowerI1Copies::DT" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..DT">DT</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="50">50</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree" data-ref-filename="llvm..MachinePostDominatorTree">MachinePostDominatorTree</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SILowerI1Copies::PDT" title='(anonymous namespace)::SILowerI1Copies::PDT' data-type='llvm::MachinePostDominatorTree *' data-ref="(anonymousnamespace)::SILowerI1Copies::PDT" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..PDT">PDT</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="51">51</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MRI">MRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="52">52</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SILowerI1Copies::ST" title='(anonymous namespace)::SILowerI1Copies::ST' data-type='const llvm::GCNSubtarget *' data-ref="(anonymousnamespace)::SILowerI1Copies::ST" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ST">ST</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="53">53</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SILowerI1Copies::TII" title='(anonymous namespace)::SILowerI1Copies::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SILowerI1Copies::TII" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SILowerI1Copies::ExecReg" title='(anonymous namespace)::SILowerI1Copies::ExecReg' data-type='unsigned int' data-ref="(anonymousnamespace)::SILowerI1Copies::ExecReg" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ExecReg">ExecReg</dfn>;</td></tr>
<tr><th id="56">56</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SILowerI1Copies::MovOp" title='(anonymous namespace)::SILowerI1Copies::MovOp' data-type='unsigned int' data-ref="(anonymousnamespace)::SILowerI1Copies::MovOp" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MovOp">MovOp</dfn>;</td></tr>
<tr><th id="57">57</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SILowerI1Copies::AndOp" title='(anonymous namespace)::SILowerI1Copies::AndOp' data-type='unsigned int' data-ref="(anonymousnamespace)::SILowerI1Copies::AndOp" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..AndOp">AndOp</dfn>;</td></tr>
<tr><th id="58">58</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SILowerI1Copies::OrOp" title='(anonymous namespace)::SILowerI1Copies::OrOp' data-type='unsigned int' data-ref="(anonymousnamespace)::SILowerI1Copies::OrOp" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..OrOp">OrOp</dfn>;</td></tr>
<tr><th id="59">59</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SILowerI1Copies::XorOp" title='(anonymous namespace)::SILowerI1Copies::XorOp' data-type='unsigned int' data-ref="(anonymousnamespace)::SILowerI1Copies::XorOp" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..XorOp">XorOp</dfn>;</td></tr>
<tr><th id="60">60</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SILowerI1Copies::AndN2Op" title='(anonymous namespace)::SILowerI1Copies::AndN2Op' data-type='unsigned int' data-ref="(anonymousnamespace)::SILowerI1Copies::AndN2Op" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..AndN2Op">AndN2Op</dfn>;</td></tr>
<tr><th id="61">61</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SILowerI1Copies::OrN2Op" title='(anonymous namespace)::SILowerI1Copies::OrN2Op' data-type='unsigned int' data-ref="(anonymousnamespace)::SILowerI1Copies::OrN2Op" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..OrN2Op">OrN2Op</dfn>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet" data-ref-filename="llvm..DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::SILowerI1Copies::ConstrainRegs" title='(anonymous namespace)::SILowerI1Copies::ConstrainRegs' data-type='DenseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::SILowerI1Copies::ConstrainRegs" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ConstrainRegs">ConstrainRegs</dfn>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><b>public</b>:</td></tr>
<tr><th id="66">66</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SILowerI1CopiesC1Ev" title='(anonymous namespace)::SILowerI1Copies::SILowerI1Copies' data-type='void (anonymous namespace)::SILowerI1Copies::SILowerI1Copies()' data-ref="_ZN12_GLOBAL__N_115SILowerI1CopiesC1Ev" data-ref-filename="_ZN12_GLOBAL__N_115SILowerI1CopiesC1Ev">SILowerI1Copies</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SILowerI1Copies::ID" title='(anonymous namespace)::SILowerI1Copies::ID' data-use='a' data-ref="(anonymousnamespace)::SILowerI1Copies::ID" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ID">ID</a>) {</td></tr>
<tr><th id="67">67</th><td>    <a class="ref fn" href="#406" title='llvm::initializeSILowerI1CopiesPass' data-ref="_ZN4llvm29initializeSILowerI1CopiesPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm29initializeSILowerI1CopiesPassERNS_12PassRegistryE">initializeSILowerI1CopiesPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>::<a class="ref fn" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv" data-ref-filename="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="68">68</th><td>  }</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SILowerI1Copies::runOnMachineFunction' data-type='bool (anonymous namespace)::SILowerI1Copies::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3MF" data-ref-filename="3MF">MF</dfn>) override;</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_115SILowerI1Copies11getPassNameEv" title='(anonymous namespace)::SILowerI1Copies::getPassName' data-type='llvm::StringRef (anonymous namespace)::SILowerI1Copies::getPassName() const' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Lower i1 Copies"</q>; }</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_115SILowerI1Copies16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SILowerI1Copies::getAnalysisUsage' data-type='void (anonymous namespace)::SILowerI1Copies::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col4 decl" id="4AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="4AU" data-ref-filename="4AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="75">75</th><td>    <a class="local col4 ref" href="#4AU" title='AU' data-ref="4AU" data-ref-filename="4AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="76">76</th><td>    <a class="local col4 ref" href="#4AU" title='AU' data-ref="4AU" data-ref-filename="4AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="77">77</th><td>    <a class="local col4 ref" href="#4AU" title='AU' data-ref="4AU" data-ref-filename="4AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree" data-ref-filename="llvm..MachinePostDominatorTree">MachinePostDominatorTree</a>&gt;();</td></tr>
<tr><th id="78">78</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col4 ref" href="#4AU" title='AU' data-ref="4AU" data-ref-filename="4AU">AU</a></span>);</td></tr>
<tr><th id="79">79</th><td>  }</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><b>private</b>:</td></tr>
<tr><th id="82">82</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SILowerI1Copies17lowerCopiesFromI1Ev" title='(anonymous namespace)::SILowerI1Copies::lowerCopiesFromI1' data-type='void (anonymous namespace)::SILowerI1Copies::lowerCopiesFromI1()' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies17lowerCopiesFromI1Ev" data-ref-filename="_ZN12_GLOBAL__N_115SILowerI1Copies17lowerCopiesFromI1Ev">lowerCopiesFromI1</a>();</td></tr>
<tr><th id="83">83</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv" title='(anonymous namespace)::SILowerI1Copies::lowerPhis' data-type='void (anonymous namespace)::SILowerI1Copies::lowerPhis()' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv" data-ref-filename="_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv">lowerPhis</a>();</td></tr>
<tr><th id="84">84</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev" title='(anonymous namespace)::SILowerI1Copies::lowerCopiesToI1' data-type='void (anonymous namespace)::SILowerI1Copies::lowerCopiesToI1()' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev" data-ref-filename="_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev">lowerCopiesToI1</a>();</td></tr>
<tr><th id="85">85</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEN4llvm8RegisterERb" title='(anonymous namespace)::SILowerI1Copies::isConstantLaneMask' data-type='bool (anonymous namespace)::SILowerI1Copies::isConstantLaneMask(llvm::Register Reg, bool &amp; Val) const' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEN4llvm8RegisterERb" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEN4llvm8RegisterERb">isConstantLaneMask</a>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="5Reg" title='Reg' data-type='llvm::Register' data-ref="5Reg" data-ref-filename="5Reg">Reg</dfn>, <em>bool</em> &amp;<dfn class="local col6 decl" id="6Val" title='Val' data-type='bool &amp;' data-ref="6Val" data-ref-filename="6Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="86">86</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj" title='(anonymous namespace)::SILowerI1Copies::buildMergeLaneMasks' data-type='void (anonymous namespace)::SILowerI1Copies::buildMergeLaneMasks(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, const llvm::DebugLoc &amp; DL, unsigned int DstReg, unsigned int PrevReg, unsigned int CurReg)' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj" data-ref-filename="_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj">buildMergeLaneMasks</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="7MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="7MBB" data-ref-filename="7MBB">MBB</dfn>,</td></tr>
<tr><th id="87">87</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="8I" title='I' data-type='MachineBasicBlock::iterator' data-ref="8I" data-ref-filename="8I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="9DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="9DL" data-ref-filename="9DL">DL</dfn>,</td></tr>
<tr><th id="88">88</th><td>                           <em>unsigned</em> <dfn class="local col0 decl" id="10DstReg" title='DstReg' data-type='unsigned int' data-ref="10DstReg" data-ref-filename="10DstReg">DstReg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="11PrevReg" title='PrevReg' data-type='unsigned int' data-ref="11PrevReg" data-ref-filename="11PrevReg">PrevReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12CurReg" title='CurReg' data-type='unsigned int' data-ref="12CurReg" data-ref-filename="12CurReg">CurReg</dfn>);</td></tr>
<tr><th id="89">89</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="90">90</th><td>  <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SILowerI1Copies::getSaluInsertionAtEnd' data-type='MachineBasicBlock::iterator (anonymous namespace)::SILowerI1Copies::getSaluInsertionAtEnd(llvm::MachineBasicBlock &amp; MBB) const' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE">getSaluInsertionAtEnd</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="13MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="13MBB" data-ref-filename="13MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <em>bool</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115SILowerI1Copies7isVreg1EN4llvm8RegisterE" title='(anonymous namespace)::SILowerI1Copies::isVreg1' data-type='bool (anonymous namespace)::SILowerI1Copies::isVreg1(llvm::Register Reg) const' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies7isVreg1EN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies7isVreg1EN4llvm8RegisterE">isVreg1</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="14Reg" title='Reg' data-type='llvm::Register' data-ref="14Reg" data-ref-filename="14Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="93">93</th><td>    <b>return</b> <a class="local col4 ref" href="#14Reg" title='Reg' data-ref="14Reg" data-ref-filename="14Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#14Reg" title='Reg' data-ref="14Reg" data-ref-filename="14Reg">Reg</a>) == &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VReg_1RegClass" title='llvm::AMDGPU::VReg_1RegClass' data-ref="llvm::AMDGPU::VReg_1RegClass" data-ref-filename="llvm..AMDGPU..VReg_1RegClass">VReg_1RegClass</a>;</td></tr>
<tr><th id="94">94</th><td>  }</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <em>bool</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj" title='(anonymous namespace)::SILowerI1Copies::isLaneMaskReg' data-type='bool (anonymous namespace)::SILowerI1Copies::isLaneMaskReg(unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj">isLaneMaskReg</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="15Reg" title='Reg' data-type='unsigned int' data-ref="15Reg" data-ref-filename="15Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="97">97</th><td>    <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::TII" title='(anonymous namespace)::SILowerI1Copies::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::TII" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE">isSGPRReg</a>(*<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg" data-ref-filename="15Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="98">98</th><td>           <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::TII" title='(anonymous namespace)::SILowerI1Copies::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::TII" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsENS_8RegisterERKNS_19MachineRegisterInfoE">getRegSizeInBits</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg" data-ref-filename="15Reg">Reg</a>, *<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MRI">MRI</a>) ==</td></tr>
<tr><th id="99">99</th><td>               <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::ST" title='(anonymous namespace)::SILowerI1Copies::ST' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::ST" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ST">ST</a>-&gt;<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" title='llvm::AMDGPUSubtarget::getWavefrontSize' data-ref="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv">getWavefrontSize</a>();</td></tr>
<tr><th id="100">100</th><td>  }</td></tr>
<tr><th id="101">101</th><td>};</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">/// Helper class that determines the relationship between incoming values of a</i></td></tr>
<tr><th id="104">104</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">/// phi in the control flow graph to determine where an incoming value can</i></td></tr>
<tr><th id="105">105</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">/// simply be taken as a scalar lane mask as-is, and where it needs to be</i></td></tr>
<tr><th id="106">106</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">/// merged with another, previously defined lane mask.</i></td></tr>
<tr><th id="107">107</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///</i></td></tr>
<tr><th id="108">108</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">/// The approach is as follows:</i></td></tr>
<tr><th id="109">109</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///  - Determine all basic blocks which, starting from the incoming blocks,</i></td></tr>
<tr><th id="110">110</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///    a wave may reach before entering the def block (the block containing the</i></td></tr>
<tr><th id="111">111</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///    phi).</i></td></tr>
<tr><th id="112">112</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///  - If an incoming block has no predecessors in this set, we can take the</i></td></tr>
<tr><th id="113">113</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///    incoming value as a scalar lane mask as-is.</i></td></tr>
<tr><th id="114">114</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///  -- A special case of this is when the def block has a self-loop.</i></td></tr>
<tr><th id="115">115</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///  - Otherwise, the incoming value needs to be merged with a previously</i></td></tr>
<tr><th id="116">116</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///    defined lane mask.</i></td></tr>
<tr><th id="117">117</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///  - If there is a path into the set of reachable blocks that does _not_ go</i></td></tr>
<tr><th id="118">118</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///    through an incoming block where we can take the scalar lane mask as-is,</i></td></tr>
<tr><th id="119">119</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///    we need to invent an available value for the SSAUpdater. Choices are</i></td></tr>
<tr><th id="120">120</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///    0 and undef, with differing consequences for how to merge values etc.</i></td></tr>
<tr><th id="121">121</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///</i></td></tr>
<tr><th id="122">122</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">/// TODO: We could use region analysis to quickly skip over SESE regions during</i></td></tr>
<tr><th id="123">123</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///       the traversal.</i></td></tr>
<tr><th id="124">124</th><td><i class="doc" data-doc="(anonymousnamespace)::PhiIncomingAnalysis">///</i></td></tr>
<tr><th id="125">125</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::PhiIncomingAnalysis" title='(anonymous namespace)::PhiIncomingAnalysis' data-ref="(anonymousnamespace)::PhiIncomingAnalysis" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis">PhiIncomingAnalysis</dfn> {</td></tr>
<tr><th id="126">126</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree" data-ref-filename="llvm..MachinePostDominatorTree">MachinePostDominatorTree</a> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::PhiIncomingAnalysis::PDT" title='(anonymous namespace)::PhiIncomingAnalysis::PDT' data-type='llvm::MachinePostDominatorTree &amp;' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::PDT" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..PDT">PDT</dfn>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <i  data-doc="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap">// For each reachable basic block, whether it is a source in the induced</i></td></tr>
<tr><th id="129">129</th><td><i  data-doc="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap">  // subgraph of the CFG.</i></td></tr>
<tr><th id="130">130</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <em>bool</em>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableMap' data-type='DenseMap&lt;llvm::MachineBasicBlock *, bool&gt;' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..ReachableMap">ReachableMap</dfn>;</td></tr>
<tr><th id="131">131</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableOrdered' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..ReachableOrdered">ReachableOrdered</dfn>;</td></tr>
<tr><th id="132">132</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::PhiIncomingAnalysis::Stack" title='(anonymous namespace)::PhiIncomingAnalysis::Stack' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Stack" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..Stack">Stack</dfn>;</td></tr>
<tr><th id="133">133</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::PhiIncomingAnalysis::Predecessors" title='(anonymous namespace)::PhiIncomingAnalysis::Predecessors' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Predecessors" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..Predecessors">Predecessors</dfn>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><b>public</b>:</td></tr>
<tr><th id="136">136</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119PhiIncomingAnalysisC1ERN4llvm24MachinePostDominatorTreeE" title='(anonymous namespace)::PhiIncomingAnalysis::PhiIncomingAnalysis' data-type='void (anonymous namespace)::PhiIncomingAnalysis::PhiIncomingAnalysis(llvm::MachinePostDominatorTree &amp; PDT)' data-ref="_ZN12_GLOBAL__N_119PhiIncomingAnalysisC1ERN4llvm24MachinePostDominatorTreeE" data-ref-filename="_ZN12_GLOBAL__N_119PhiIncomingAnalysisC1ERN4llvm24MachinePostDominatorTreeE">PhiIncomingAnalysis</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree" data-ref-filename="llvm..MachinePostDominatorTree">MachinePostDominatorTree</a> &amp;<dfn class="local col6 decl" id="16PDT" title='PDT' data-type='llvm::MachinePostDominatorTree &amp;' data-ref="16PDT" data-ref-filename="16PDT">PDT</dfn>) : <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::PDT" title='(anonymous namespace)::PhiIncomingAnalysis::PDT' data-use='w' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::PDT" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..PDT">PDT</a>(<a class="local col6 ref" href="#16PDT" title='PDT' data-ref="16PDT" data-ref-filename="16PDT">PDT</a>) {}</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis8isSourceERN4llvm17MachineBasicBlockE">/// Returns whether<span class="command"> \p</span> <span class="arg">MBB</span> is a source in the induced subgraph of reachable</i></td></tr>
<tr><th id="139">139</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis8isSourceERN4llvm17MachineBasicBlockE">  /// blocks.</i></td></tr>
<tr><th id="140">140</th><td>  <em>bool</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis8isSourceERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::PhiIncomingAnalysis::isSource' data-type='bool (anonymous namespace)::PhiIncomingAnalysis::isSource(llvm::MachineBasicBlock &amp; MBB) const' data-ref="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis8isSourceERN4llvm17MachineBasicBlockE" data-ref-filename="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis8isSourceERN4llvm17MachineBasicBlockE">isSource</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="17MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="17MBB" data-ref-filename="17MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="141">141</th><td>    <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableMap' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..ReachableMap">ReachableMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(&amp;<a class="local col7 ref" href="#17MBB" title='MBB' data-ref="17MBB" data-ref-filename="17MBB">MBB</a>)<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;llvm::MachineBasicBlock *, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="142">142</th><td>  }</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis12predecessorsEv" title='(anonymous namespace)::PhiIncomingAnalysis::predecessors' data-type='ArrayRef&lt;llvm::MachineBasicBlock *&gt; (anonymous namespace)::PhiIncomingAnalysis::predecessors() const' data-ref="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis12predecessorsEv" data-ref-filename="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis12predecessorsEv">predecessors</dfn>() <em>const</em> { <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::Predecessors" title='(anonymous namespace)::PhiIncomingAnalysis::Predecessors' data-use='r' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Predecessors" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..Predecessors">Predecessors</a>; }</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119PhiIncomingAnalysis7analyzeERN4llvm17MachineBasicBlockENS1_8ArrayRefIPS2_EE" title='(anonymous namespace)::PhiIncomingAnalysis::analyze' data-type='void (anonymous namespace)::PhiIncomingAnalysis::analyze(llvm::MachineBasicBlock &amp; DefBlock, ArrayRef&lt;llvm::MachineBasicBlock *&gt; IncomingBlocks)' data-ref="_ZN12_GLOBAL__N_119PhiIncomingAnalysis7analyzeERN4llvm17MachineBasicBlockENS1_8ArrayRefIPS2_EE" data-ref-filename="_ZN12_GLOBAL__N_119PhiIncomingAnalysis7analyzeERN4llvm17MachineBasicBlockENS1_8ArrayRefIPS2_EE">analyze</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="18DefBlock" title='DefBlock' data-type='llvm::MachineBasicBlock &amp;' data-ref="18DefBlock" data-ref-filename="18DefBlock">DefBlock</dfn>,</td></tr>
<tr><th id="147">147</th><td>               <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="local col9 decl" id="19IncomingBlocks" title='IncomingBlocks' data-type='ArrayRef&lt;llvm::MachineBasicBlock *&gt;' data-ref="19IncomingBlocks" data-ref-filename="19IncomingBlocks">IncomingBlocks</dfn>) {</td></tr>
<tr><th id="148">148</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Stack.empty());</td></tr>
<tr><th id="149">149</th><td>    <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableMap' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..ReachableMap">ReachableMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv" data-ref-filename="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="150">150</th><td>    <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableOrdered' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..ReachableOrdered">ReachableOrdered</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="151">151</th><td>    <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::Predecessors" title='(anonymous namespace)::PhiIncomingAnalysis::Predecessors' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Predecessors" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..Predecessors">Predecessors</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>    <i>// Insert the def block first, so that it acts as an end point for the</i></td></tr>
<tr><th id="154">154</th><td><i>    // traversal.</i></td></tr>
<tr><th id="155">155</th><td>    <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableMap' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..ReachableMap">ReachableMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase11try_emplaceEOT0_DpOTL0__" title='llvm::DenseMapBase::try_emplace' data-ref="_ZN4llvm12DenseMapBase11try_emplaceEOT0_DpOTL0__" data-ref-filename="_ZN4llvm12DenseMapBase11try_emplaceEOT0_DpOTL0__">try_emplace</a>(&amp;<a class="local col8 ref" href="#18DefBlock" title='DefBlock' data-ref="18DefBlock" data-ref-filename="18DefBlock">DefBlock</a>, <b>false</b>);</td></tr>
<tr><th id="156">156</th><td>    <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableOrdered' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..ReachableOrdered">ReachableOrdered</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col8 ref" href="#18DefBlock" title='DefBlock' data-ref="18DefBlock" data-ref-filename="18DefBlock">DefBlock</a>);</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="20MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="20MBB" data-ref-filename="20MBB">MBB</dfn> : <a class="local col9 ref" href="#19IncomingBlocks" title='IncomingBlocks' data-ref="19IncomingBlocks" data-ref-filename="19IncomingBlocks">IncomingBlocks</a>) {</td></tr>
<tr><th id="159">159</th><td>      <b>if</b> (<a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB" data-ref-filename="20MBB">MBB</a> == &amp;<a class="local col8 ref" href="#18DefBlock" title='DefBlock' data-ref="18DefBlock" data-ref-filename="18DefBlock">DefBlock</a>) {</td></tr>
<tr><th id="160">160</th><td>        <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableMap' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..ReachableMap">ReachableMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col8 ref" href="#18DefBlock" title='DefBlock' data-ref="18DefBlock" data-ref-filename="18DefBlock">DefBlock</a>]</a> = <b>true</b>; <i>// self-loop on DefBlock</i></td></tr>
<tr><th id="161">161</th><td>        <b>continue</b>;</td></tr>
<tr><th id="162">162</th><td>      }</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>      <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableMap' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..ReachableMap">ReachableMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOTL0__" title='llvm::DenseMapBase::try_emplace' data-ref="_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOTL0__" data-ref-filename="_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOTL0__">try_emplace</a>(<a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB" data-ref-filename="20MBB">MBB</a>, <b>false</b>);</td></tr>
<tr><th id="165">165</th><td>      <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableOrdered' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..ReachableOrdered">ReachableOrdered</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB" data-ref-filename="20MBB">MBB</a>);</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>      <i>// If this block has a divergent terminator and the def block is its</i></td></tr>
<tr><th id="168">168</th><td><i>      // post-dominator, the wave may first visit the other successors.</i></td></tr>
<tr><th id="169">169</th><td>      <em>bool</em> <dfn class="local col1 decl" id="21Divergent" title='Divergent' data-type='bool' data-ref="21Divergent" data-ref-filename="21Divergent">Divergent</dfn> = <b>false</b>;</td></tr>
<tr><th id="170">170</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="22MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="22MI" data-ref-filename="22MI">MI</dfn> : <a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB" data-ref-filename="20MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11terminatorsEv" title='llvm::MachineBasicBlock::terminators' data-ref="_ZN4llvm17MachineBasicBlock11terminatorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock11terminatorsEv">terminators</a>()) {</td></tr>
<tr><th id="171">171</th><td>        <b>if</b> (<a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO" title='llvm::AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO' data-ref="llvm::AMDGPU::SI_NON_UNIFORM_BRCOND_PSEUDO" data-ref-filename="llvm..AMDGPU..SI_NON_UNIFORM_BRCOND_PSEUDO">SI_NON_UNIFORM_BRCOND_PSEUDO</a> ||</td></tr>
<tr><th id="172">172</th><td>            <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_IF" title='llvm::AMDGPU::SI_IF' data-ref="llvm::AMDGPU::SI_IF" data-ref-filename="llvm..AMDGPU..SI_IF">SI_IF</a> ||</td></tr>
<tr><th id="173">173</th><td>            <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_ELSE" title='llvm::AMDGPU::SI_ELSE' data-ref="llvm::AMDGPU::SI_ELSE" data-ref-filename="llvm..AMDGPU..SI_ELSE">SI_ELSE</a> ||</td></tr>
<tr><th id="174">174</th><td>            <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_LOOP" title='llvm::AMDGPU::SI_LOOP' data-ref="llvm::AMDGPU::SI_LOOP" data-ref-filename="llvm..AMDGPU..SI_LOOP">SI_LOOP</a>) {</td></tr>
<tr><th id="175">175</th><td>          <a class="local col1 ref" href="#21Divergent" title='Divergent' data-ref="21Divergent" data-ref-filename="21Divergent">Divergent</a> = <b>true</b>;</td></tr>
<tr><th id="176">176</th><td>          <b>break</b>;</td></tr>
<tr><th id="177">177</th><td>        }</td></tr>
<tr><th id="178">178</th><td>      }</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>      <b>if</b> (<a class="local col1 ref" href="#21Divergent" title='Divergent' data-ref="21Divergent" data-ref-filename="21Divergent">Divergent</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::PDT" title='(anonymous namespace)::PhiIncomingAnalysis::PDT' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::PDT" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..PDT">PDT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachinePostDominatorTree::dominates' data-ref="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(&amp;<a class="local col8 ref" href="#18DefBlock" title='DefBlock' data-ref="18DefBlock" data-ref-filename="18DefBlock">DefBlock</a>, <a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB" data-ref-filename="20MBB">MBB</a>))</td></tr>
<tr><th id="181">181</th><td>        <a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12append_rangeERT_OT0_" title='llvm::append_range' data-ref="_ZN4llvm12append_rangeERT_OT0_" data-ref-filename="_ZN4llvm12append_rangeERT_OT0_">append_range</a>(<span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::Stack" title='(anonymous namespace)::PhiIncomingAnalysis::Stack' data-use='a' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Stack" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..Stack">Stack</a></span>, <a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB" data-ref-filename="20MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>());</td></tr>
<tr><th id="182">182</th><td>    }</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>    <b>while</b> (!<a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::Stack" title='(anonymous namespace)::PhiIncomingAnalysis::Stack' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Stack" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..Stack">Stack</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="185">185</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="23MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="23MBB" data-ref-filename="23MBB">MBB</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::Stack" title='(anonymous namespace)::PhiIncomingAnalysis::Stack' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Stack" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..Stack">Stack</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv" data-ref-filename="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="186">186</th><td>      <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableMap' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..ReachableMap">ReachableMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOTL0__" title='llvm::DenseMapBase::try_emplace' data-ref="_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOTL0__" data-ref-filename="_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOTL0__">try_emplace</a>(<a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB" data-ref-filename="23MBB">MBB</a>, <b>false</b>).<span class='ref field' title='std::pair&lt;llvm::DenseMapIterator&lt;llvm::MachineBasicBlock *, bool, llvm::DenseMapInfo&lt;llvm::MachineBasicBlock *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineBasicBlock *, bool&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>)</td></tr>
<tr><th id="187">187</th><td>        <b>continue</b>;</td></tr>
<tr><th id="188">188</th><td>      <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableOrdered' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..ReachableOrdered">ReachableOrdered</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB" data-ref-filename="23MBB">MBB</a>);</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>      <a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12append_rangeERT_OT0_" title='llvm::append_range' data-ref="_ZN4llvm12append_rangeERT_OT0_" data-ref-filename="_ZN4llvm12append_rangeERT_OT0_">append_range</a>(<span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::Stack" title='(anonymous namespace)::PhiIncomingAnalysis::Stack' data-use='a' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Stack" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..Stack">Stack</a></span>, <a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB" data-ref-filename="23MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>());</td></tr>
<tr><th id="191">191</th><td>    }</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="24MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="24MBB" data-ref-filename="24MBB">MBB</dfn> : <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableOrdered' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableOrdered" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..ReachableOrdered">ReachableOrdered</a>) {</td></tr>
<tr><th id="194">194</th><td>      <em>bool</em> <dfn class="local col5 decl" id="25HaveReachablePred" title='HaveReachablePred' data-type='bool' data-ref="25HaveReachablePred" data-ref-filename="25HaveReachablePred">HaveReachablePred</dfn> = <b>false</b>;</td></tr>
<tr><th id="195">195</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="26Pred" title='Pred' data-type='llvm::MachineBasicBlock *' data-ref="26Pred" data-ref-filename="26Pred">Pred</dfn> : <a class="local col4 ref" href="#24MBB" title='MBB' data-ref="24MBB" data-ref-filename="24MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZN4llvm17MachineBasicBlock12predecessorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>()) {</td></tr>
<tr><th id="196">196</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableMap' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..ReachableMap">ReachableMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col6 ref" href="#26Pred" title='Pred' data-ref="26Pred" data-ref-filename="26Pred">Pred</a>)) {</td></tr>
<tr><th id="197">197</th><td>          <a class="local col5 ref" href="#25HaveReachablePred" title='HaveReachablePred' data-ref="25HaveReachablePred" data-ref-filename="25HaveReachablePred">HaveReachablePred</a> = <b>true</b>;</td></tr>
<tr><th id="198">198</th><td>        } <b>else</b> {</td></tr>
<tr><th id="199">199</th><td>          <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::Stack" title='(anonymous namespace)::PhiIncomingAnalysis::Stack' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Stack" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..Stack">Stack</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col6 ref" href="#26Pred" title='Pred' data-ref="26Pred" data-ref-filename="26Pred">Pred</a>);</td></tr>
<tr><th id="200">200</th><td>        }</td></tr>
<tr><th id="201">201</th><td>      }</td></tr>
<tr><th id="202">202</th><td>      <b>if</b> (!<a class="local col5 ref" href="#25HaveReachablePred" title='HaveReachablePred' data-ref="25HaveReachablePred" data-ref-filename="25HaveReachablePred">HaveReachablePred</a>)</td></tr>
<tr><th id="203">203</th><td>        <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" title='(anonymous namespace)::PhiIncomingAnalysis::ReachableMap' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::ReachableMap" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..ReachableMap">ReachableMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col4 ref" href="#24MBB" title='MBB' data-ref="24MBB" data-ref-filename="24MBB">MBB</a>]</a> = <b>true</b>;</td></tr>
<tr><th id="204">204</th><td>      <b>if</b> (<a class="local col5 ref" href="#25HaveReachablePred" title='HaveReachablePred' data-ref="25HaveReachablePred" data-ref-filename="25HaveReachablePred">HaveReachablePred</a>) {</td></tr>
<tr><th id="205">205</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="27UnreachablePred" title='UnreachablePred' data-type='llvm::MachineBasicBlock *' data-ref="27UnreachablePred" data-ref-filename="27UnreachablePred">UnreachablePred</dfn> : <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::Stack" title='(anonymous namespace)::PhiIncomingAnalysis::Stack' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Stack" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..Stack">Stack</a>) {</td></tr>
<tr><th id="206">206</th><td>          <b>if</b> (!<span class="namespace">llvm::</span><a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12is_containedEOT_RKT0_" title='llvm::is_contained' data-ref="_ZN4llvm12is_containedEOT_RKT0_" data-ref-filename="_ZN4llvm12is_containedEOT_RKT0_">is_contained</a>(<span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::Predecessors" title='(anonymous namespace)::PhiIncomingAnalysis::Predecessors' data-use='a' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Predecessors" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..Predecessors">Predecessors</a></span>, <a class="local col7 ref" href="#27UnreachablePred" title='UnreachablePred' data-ref="27UnreachablePred" data-ref-filename="27UnreachablePred">UnreachablePred</a>))</td></tr>
<tr><th id="207">207</th><td>            <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::Predecessors" title='(anonymous namespace)::PhiIncomingAnalysis::Predecessors' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Predecessors" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..Predecessors">Predecessors</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col7 ref" href="#27UnreachablePred" title='UnreachablePred' data-ref="27UnreachablePred" data-ref-filename="27UnreachablePred">UnreachablePred</a>);</td></tr>
<tr><th id="208">208</th><td>        }</td></tr>
<tr><th id="209">209</th><td>      }</td></tr>
<tr><th id="210">210</th><td>      <a class="tu member field" href="#(anonymousnamespace)::PhiIncomingAnalysis::Stack" title='(anonymous namespace)::PhiIncomingAnalysis::Stack' data-use='m' data-ref="(anonymousnamespace)::PhiIncomingAnalysis::Stack" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis..Stack">Stack</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="211">211</th><td>    }</td></tr>
<tr><th id="212">212</th><td>  }</td></tr>
<tr><th id="213">213</th><td>};</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// Helper class that detects loops which require us to lower an i1 COPY into</i></td></tr>
<tr><th id="216">216</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// bitwise manipulation.</i></td></tr>
<tr><th id="217">217</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///</i></td></tr>
<tr><th id="218">218</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// Unfortunately, we cannot use LoopInfo because LoopInfo does not distinguish</i></td></tr>
<tr><th id="219">219</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// between loops with the same header. Consider this example:</i></td></tr>
<tr><th id="220">220</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///</i></td></tr>
<tr><th id="221">221</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///  A-+-+</i></td></tr>
<tr><th id="222">222</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///  | | |</i></td></tr>
<tr><th id="223">223</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///  B-+ |</i></td></tr>
<tr><th id="224">224</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///  |   |</i></td></tr>
<tr><th id="225">225</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///  C---+</i></td></tr>
<tr><th id="226">226</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///</i></td></tr>
<tr><th id="227">227</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// A is the header of a loop containing A, B, and C as far as LoopInfo is</i></td></tr>
<tr><th id="228">228</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// concerned. However, an i1 COPY in B that is used in C must be lowered to</i></td></tr>
<tr><th id="229">229</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// bitwise operations to combine results from different loop iterations when</i></td></tr>
<tr><th id="230">230</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// B has a divergent branch (since by default we will compile this code such</i></td></tr>
<tr><th id="231">231</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// that threads in a wave are merged at the entry of C).</i></td></tr>
<tr><th id="232">232</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///</i></td></tr>
<tr><th id="233">233</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// The following rule is implemented to determine whether bitwise operations</i></td></tr>
<tr><th id="234">234</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// are required: use the bitwise lowering for a def in block B if a backward</i></td></tr>
<tr><th id="235">235</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// edge to B is reachable without going through the nearest common</i></td></tr>
<tr><th id="236">236</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// post-dominator of B and all uses of the def.</i></td></tr>
<tr><th id="237">237</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///</i></td></tr>
<tr><th id="238">238</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// TODO: This rule is conservative because it does not check whether the</i></td></tr>
<tr><th id="239">239</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///       relevant branches are actually divergent.</i></td></tr>
<tr><th id="240">240</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///</i></td></tr>
<tr><th id="241">241</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// The class is designed to cache the CFG traversal so that it can be re-used</i></td></tr>
<tr><th id="242">242</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// for multiple defs within the same basic block.</i></td></tr>
<tr><th id="243">243</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///</i></td></tr>
<tr><th id="244">244</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">/// TODO: We could use region analysis to quickly skip over SESE regions during</i></td></tr>
<tr><th id="245">245</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///       the traversal.</i></td></tr>
<tr><th id="246">246</th><td><i class="doc" data-doc="(anonymousnamespace)::LoopFinder">///</i></td></tr>
<tr><th id="247">247</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::LoopFinder" title='(anonymous namespace)::LoopFinder' data-ref="(anonymousnamespace)::LoopFinder" data-ref-filename="(anonymousnamespace)..LoopFinder">LoopFinder</dfn> {</td></tr>
<tr><th id="248">248</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::LoopFinder::DT" title='(anonymous namespace)::LoopFinder::DT' data-type='llvm::MachineDominatorTree &amp;' data-ref="(anonymousnamespace)::LoopFinder::DT" data-ref-filename="(anonymousnamespace)..LoopFinder..DT">DT</dfn>;</td></tr>
<tr><th id="249">249</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree" data-ref-filename="llvm..MachinePostDominatorTree">MachinePostDominatorTree</a> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::LoopFinder::PDT" title='(anonymous namespace)::LoopFinder::PDT' data-type='llvm::MachinePostDominatorTree &amp;' data-ref="(anonymousnamespace)::LoopFinder::PDT" data-ref-filename="(anonymousnamespace)..LoopFinder..PDT">PDT</dfn>;</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <i  data-doc="(anonymousnamespace)::LoopFinder::Visited">// All visited / reachable block, tagged by level (level 0 is the def block,</i></td></tr>
<tr><th id="252">252</th><td><i  data-doc="(anonymousnamespace)::LoopFinder::Visited">  // level 1 are all blocks reachable including but not going through the def</i></td></tr>
<tr><th id="253">253</th><td><i  data-doc="(anonymousnamespace)::LoopFinder::Visited">  // block's IPDOM, etc.).</i></td></tr>
<tr><th id="254">254</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <em>unsigned</em>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::LoopFinder::Visited" title='(anonymous namespace)::LoopFinder::Visited' data-type='DenseMap&lt;llvm::MachineBasicBlock *, unsigned int&gt;' data-ref="(anonymousnamespace)::LoopFinder::Visited" data-ref-filename="(anonymousnamespace)..LoopFinder..Visited">Visited</dfn>;</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>  <i  data-doc="(anonymousnamespace)::LoopFinder::CommonDominators">// Nearest common dominator of all visited blocks by level (level 0 is the</i></td></tr>
<tr><th id="257">257</th><td><i  data-doc="(anonymousnamespace)::LoopFinder::CommonDominators">  // def block). Used for seeding the SSAUpdater.</i></td></tr>
<tr><th id="258">258</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::LoopFinder::CommonDominators" title='(anonymous namespace)::LoopFinder::CommonDominators' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="(anonymousnamespace)::LoopFinder::CommonDominators" data-ref-filename="(anonymousnamespace)..LoopFinder..CommonDominators">CommonDominators</dfn>;</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <i  data-doc="(anonymousnamespace)::LoopFinder::VisitedPostDom">// Post-dominator of all visited blocks.</i></td></tr>
<tr><th id="261">261</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl field" id="(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom" data-ref-filename="(anonymousnamespace)..LoopFinder..VisitedPostDom">VisitedPostDom</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <i  data-doc="(anonymousnamespace)::LoopFinder::FoundLoopLevel">// Level at which a loop was found: 0 is not possible; 1 = a backward edge is</i></td></tr>
<tr><th id="264">264</th><td><i  data-doc="(anonymousnamespace)::LoopFinder::FoundLoopLevel">  // reachable without going through the IPDOM of the def block (if the IPDOM</i></td></tr>
<tr><th id="265">265</th><td><i  data-doc="(anonymousnamespace)::LoopFinder::FoundLoopLevel">  // itself has an edge to the def block, the loop level is 2), etc.</i></td></tr>
<tr><th id="266">266</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::LoopFinder::FoundLoopLevel" title='(anonymous namespace)::LoopFinder::FoundLoopLevel' data-type='unsigned int' data-ref="(anonymousnamespace)::LoopFinder::FoundLoopLevel" data-ref-filename="(anonymousnamespace)..LoopFinder..FoundLoopLevel">FoundLoopLevel</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl field" id="(anonymousnamespace)::LoopFinder::DefBlock" title='(anonymous namespace)::LoopFinder::DefBlock' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::LoopFinder::DefBlock" data-ref-filename="(anonymousnamespace)..LoopFinder..DefBlock">DefBlock</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="269">269</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::LoopFinder::Stack" title='(anonymous namespace)::LoopFinder::Stack' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="(anonymousnamespace)::LoopFinder::Stack" data-ref-filename="(anonymousnamespace)..LoopFinder..Stack">Stack</dfn>;</td></tr>
<tr><th id="270">270</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="(anonymousnamespace)::LoopFinder::NextLevel" data-ref-filename="(anonymousnamespace)..LoopFinder..NextLevel">NextLevel</dfn>;</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><b>public</b>:</td></tr>
<tr><th id="273">273</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_110LoopFinderC1ERN4llvm20MachineDominatorTreeERNS1_24MachinePostDominatorTreeE" title='(anonymous namespace)::LoopFinder::LoopFinder' data-type='void (anonymous namespace)::LoopFinder::LoopFinder(llvm::MachineDominatorTree &amp; DT, llvm::MachinePostDominatorTree &amp; PDT)' data-ref="_ZN12_GLOBAL__N_110LoopFinderC1ERN4llvm20MachineDominatorTreeERNS1_24MachinePostDominatorTreeE" data-ref-filename="_ZN12_GLOBAL__N_110LoopFinderC1ERN4llvm20MachineDominatorTreeERNS1_24MachinePostDominatorTreeE">LoopFinder</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> &amp;<dfn class="local col8 decl" id="28DT" title='DT' data-type='llvm::MachineDominatorTree &amp;' data-ref="28DT" data-ref-filename="28DT">DT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree" data-ref-filename="llvm..MachinePostDominatorTree">MachinePostDominatorTree</a> &amp;<dfn class="local col9 decl" id="29PDT" title='PDT' data-type='llvm::MachinePostDominatorTree &amp;' data-ref="29PDT" data-ref-filename="29PDT">PDT</dfn>)</td></tr>
<tr><th id="274">274</th><td>      : <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::DT" title='(anonymous namespace)::LoopFinder::DT' data-use='w' data-ref="(anonymousnamespace)::LoopFinder::DT" data-ref-filename="(anonymousnamespace)..LoopFinder..DT">DT</a>(<a class="local col8 ref" href="#28DT" title='DT' data-ref="28DT" data-ref-filename="28DT">DT</a>), <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::PDT" title='(anonymous namespace)::LoopFinder::PDT' data-use='w' data-ref="(anonymousnamespace)::LoopFinder::PDT" data-ref-filename="(anonymousnamespace)..LoopFinder..PDT">PDT</a>(<a class="local col9 ref" href="#29PDT" title='PDT' data-ref="29PDT" data-ref-filename="29PDT">PDT</a>) {}</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_110LoopFinder10initializeERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::LoopFinder::initialize' data-type='void (anonymous namespace)::LoopFinder::initialize(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_110LoopFinder10initializeERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_110LoopFinder10initializeERN4llvm17MachineBasicBlockE">initialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="30MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="30MBB" data-ref-filename="30MBB">MBB</dfn>) {</td></tr>
<tr><th id="277">277</th><td>    <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::Visited" title='(anonymous namespace)::LoopFinder::Visited' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Visited" data-ref-filename="(anonymousnamespace)..LoopFinder..Visited">Visited</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv" data-ref-filename="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="278">278</th><td>    <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::CommonDominators" title='(anonymous namespace)::LoopFinder::CommonDominators' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::CommonDominators" data-ref-filename="(anonymousnamespace)..LoopFinder..CommonDominators">CommonDominators</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="279">279</th><td>    <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::Stack" title='(anonymous namespace)::LoopFinder::Stack' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Stack" data-ref-filename="(anonymousnamespace)..LoopFinder..Stack">Stack</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="280">280</th><td>    <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::NextLevel" data-ref-filename="(anonymousnamespace)..LoopFinder..NextLevel">NextLevel</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="281">281</th><td>    <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='w' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom" data-ref-filename="(anonymousnamespace)..LoopFinder..VisitedPostDom">VisitedPostDom</a> = <b>nullptr</b>;</td></tr>
<tr><th id="282">282</th><td>    <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::FoundLoopLevel" title='(anonymous namespace)::LoopFinder::FoundLoopLevel' data-use='w' data-ref="(anonymousnamespace)::LoopFinder::FoundLoopLevel" data-ref-filename="(anonymousnamespace)..LoopFinder..FoundLoopLevel">FoundLoopLevel</a> = ~<var>0u</var>;</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>    <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::DefBlock" title='(anonymous namespace)::LoopFinder::DefBlock' data-use='w' data-ref="(anonymousnamespace)::LoopFinder::DefBlock" data-ref-filename="(anonymousnamespace)..LoopFinder..DefBlock">DefBlock</a> = &amp;<a class="local col0 ref" href="#30MBB" title='MBB' data-ref="30MBB" data-ref-filename="30MBB">MBB</a>;</td></tr>
<tr><th id="285">285</th><td>  }</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE">/// Check whether a backward edge can be reached without going through the</i></td></tr>
<tr><th id="288">288</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE">  /// given<span class="command"> \p</span> <span class="arg">PostDom</span> of the def block.</i></td></tr>
<tr><th id="289">289</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE">  ///</i></td></tr>
<tr><th id="290">290</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE">  /// Return the level of<span class="command"> \p</span> <span class="arg">PostDom</span> if a loop was found, or 0 otherwise.</i></td></tr>
<tr><th id="291">291</th><td>  <em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::LoopFinder::findLoop' data-type='unsigned int (anonymous namespace)::LoopFinder::findLoop(llvm::MachineBasicBlock * PostDom)' data-ref="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE">findLoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="31PostDom" title='PostDom' data-type='llvm::MachineBasicBlock *' data-ref="31PostDom" data-ref-filename="31PostDom">PostDom</dfn>) {</td></tr>
<tr><th id="292">292</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode" data-ref-filename="llvm..MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col2 decl" id="32PDNode" title='PDNode' data-type='llvm::MachineDomTreeNode *' data-ref="32PDNode" data-ref-filename="32PDNode">PDNode</dfn> = <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::PDT" title='(anonymous namespace)::LoopFinder::PDT' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::PDT" data-ref-filename="(anonymousnamespace)..LoopFinder..PDT">PDT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree7getNodeEPNS_17MachineBasicBlockE" title='llvm::MachinePostDominatorTree::getNode' data-ref="_ZNK4llvm24MachinePostDominatorTree7getNodeEPNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm24MachinePostDominatorTree7getNodeEPNS_17MachineBasicBlockE">getNode</a>(<a class="tu member field" href="#(anonymousnamespace)::LoopFinder::DefBlock" title='(anonymous namespace)::LoopFinder::DefBlock' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::DefBlock" data-ref-filename="(anonymousnamespace)..LoopFinder..DefBlock">DefBlock</a>);</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom" data-ref-filename="(anonymousnamespace)..LoopFinder..VisitedPostDom">VisitedPostDom</a>)</td></tr>
<tr><th id="295">295</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_110LoopFinder12advanceLevelEv" title='(anonymous namespace)::LoopFinder::advanceLevel' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinder12advanceLevelEv" data-ref-filename="_ZN12_GLOBAL__N_110LoopFinder12advanceLevelEv">advanceLevel</a>();</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="33Level" title='Level' data-type='unsigned int' data-ref="33Level" data-ref-filename="33Level">Level</dfn> = <var>0</var>;</td></tr>
<tr><th id="298">298</th><td>    <b>while</b> (<a class="local col2 ref" href="#32PDNode" title='PDNode' data-ref="32PDNode" data-ref-filename="32PDNode">PDNode</a>-&gt;<a class="ref fn" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv" data-ref-filename="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>() != <a class="local col1 ref" href="#31PostDom" title='PostDom' data-ref="31PostDom" data-ref-filename="31PostDom">PostDom</a>) {</td></tr>
<tr><th id="299">299</th><td>      <b>if</b> (<a class="local col2 ref" href="#32PDNode" title='PDNode' data-ref="32PDNode" data-ref-filename="32PDNode">PDNode</a>-&gt;<a class="ref fn" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv" data-ref-filename="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>() == <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom" data-ref-filename="(anonymousnamespace)..LoopFinder..VisitedPostDom">VisitedPostDom</a>)</td></tr>
<tr><th id="300">300</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_110LoopFinder12advanceLevelEv" title='(anonymous namespace)::LoopFinder::advanceLevel' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinder12advanceLevelEv" data-ref-filename="_ZN12_GLOBAL__N_110LoopFinder12advanceLevelEv">advanceLevel</a>();</td></tr>
<tr><th id="301">301</th><td>      <a class="local col2 ref" href="#32PDNode" title='PDNode' data-ref="32PDNode" data-ref-filename="32PDNode">PDNode</a> = <a class="local col2 ref" href="#32PDNode" title='PDNode' data-ref="32PDNode" data-ref-filename="32PDNode">PDNode</a>-&gt;<a class="ref fn" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase7getIDomEv" title='llvm::DomTreeNodeBase::getIDom' data-ref="_ZNK4llvm15DomTreeNodeBase7getIDomEv" data-ref-filename="_ZNK4llvm15DomTreeNodeBase7getIDomEv">getIDom</a>();</td></tr>
<tr><th id="302">302</th><td>      <a class="local col3 ref" href="#33Level" title='Level' data-ref="33Level" data-ref-filename="33Level">Level</a>++;</td></tr>
<tr><th id="303">303</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::LoopFinder::FoundLoopLevel" title='(anonymous namespace)::LoopFinder::FoundLoopLevel' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::FoundLoopLevel" data-ref-filename="(anonymousnamespace)..LoopFinder..FoundLoopLevel">FoundLoopLevel</a> == <a class="local col3 ref" href="#33Level" title='Level' data-ref="33Level" data-ref-filename="33Level">Level</a>)</td></tr>
<tr><th id="304">304</th><td>        <b>return</b> <a class="local col3 ref" href="#33Level" title='Level' data-ref="33Level" data-ref-filename="33Level">Level</a>;</td></tr>
<tr><th id="305">305</th><td>    }</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="308">308</th><td>  }</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE">/// Add undef values dominating the loop and the optionally given additional</i></td></tr>
<tr><th id="311">311</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE">  /// blocks, so that the SSA updater doesn't have to search all the way to the</i></td></tr>
<tr><th id="312">312</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE">  /// function entry.</i></td></tr>
<tr><th id="313">313</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::LoopFinder::addLoopEntries' data-type='void (anonymous namespace)::LoopFinder::addLoopEntries(unsigned int LoopLevel, llvm::MachineSSAUpdater &amp; SSAUpdater, ArrayRef&lt;llvm::MachineBasicBlock *&gt; Blocks = {})' data-ref="_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE" data-ref-filename="_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE">addLoopEntries</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="34LoopLevel" title='LoopLevel' data-type='unsigned int' data-ref="34LoopLevel" data-ref-filename="34LoopLevel">LoopLevel</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#llvm::MachineSSAUpdater" title='llvm::MachineSSAUpdater' data-ref="llvm::MachineSSAUpdater" data-ref-filename="llvm..MachineSSAUpdater">MachineSSAUpdater</a> &amp;<dfn class="local col5 decl" id="35SSAUpdater" title='SSAUpdater' data-type='llvm::MachineSSAUpdater &amp;' data-ref="35SSAUpdater" data-ref-filename="35SSAUpdater">SSAUpdater</dfn>,</td></tr>
<tr><th id="314">314</th><td>                      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="local col6 decl" id="36Blocks" title='Blocks' data-type='ArrayRef&lt;llvm::MachineBasicBlock *&gt;' data-ref="36Blocks" data-ref-filename="36Blocks">Blocks</dfn> = <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>}) {</td></tr>
<tr><th id="315">315</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LoopLevel &lt; CommonDominators.size());</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="37Dom" title='Dom' data-type='llvm::MachineBasicBlock *' data-ref="37Dom" data-ref-filename="37Dom">Dom</dfn> = <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::CommonDominators" title='(anonymous namespace)::LoopFinder::CommonDominators' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::CommonDominators" data-ref-filename="(anonymousnamespace)..LoopFinder..CommonDominators">CommonDominators</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#34LoopLevel" title='LoopLevel' data-ref="34LoopLevel" data-ref-filename="34LoopLevel">LoopLevel</a>]</a>;</td></tr>
<tr><th id="318">318</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="38MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="38MBB" data-ref-filename="38MBB">MBB</dfn> : <a class="local col6 ref" href="#36Blocks" title='Blocks' data-ref="36Blocks" data-ref-filename="36Blocks">Blocks</a>)</td></tr>
<tr><th id="319">319</th><td>      <a class="local col7 ref" href="#37Dom" title='Dom' data-ref="37Dom" data-ref-filename="37Dom">Dom</a> = <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::DT" title='(anonymous namespace)::LoopFinder::DT' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::DT" data-ref-filename="(anonymousnamespace)..LoopFinder..DT">DT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_" title='llvm::MachineDominatorTree::findNearestCommonDominator' data-ref="_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_" data-ref-filename="_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_">findNearestCommonDominator</a>(<a class="local col7 ref" href="#37Dom" title='Dom' data-ref="37Dom" data-ref-filename="37Dom">Dom</a>, <a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB" data-ref-filename="38MBB">MBB</a>);</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>    <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_110LoopFinder11inLoopLevelERN4llvm17MachineBasicBlockEjNS1_8ArrayRefIPS2_EE" title='(anonymous namespace)::LoopFinder::inLoopLevel' data-use='c' data-ref="_ZNK12_GLOBAL__N_110LoopFinder11inLoopLevelERN4llvm17MachineBasicBlockEjNS1_8ArrayRefIPS2_EE" data-ref-filename="_ZNK12_GLOBAL__N_110LoopFinder11inLoopLevelERN4llvm17MachineBasicBlockEjNS1_8ArrayRefIPS2_EE">inLoopLevel</a>(<span class='refarg'>*<a class="local col7 ref" href="#37Dom" title='Dom' data-ref="37Dom" data-ref-filename="37Dom">Dom</a></span>, <a class="local col4 ref" href="#34LoopLevel" title='LoopLevel' data-ref="34LoopLevel" data-ref-filename="34LoopLevel">LoopLevel</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineBasicBlock *&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIPNS_17MachineBasicBlockEEC1ERKS3_" data-ref-filename="_ZN4llvm8ArrayRefIPNS_17MachineBasicBlockEEC1ERKS3_"></a><a class="local col6 ref" href="#36Blocks" title='Blocks' data-ref="36Blocks" data-ref-filename="36Blocks">Blocks</a>)) {</td></tr>
<tr><th id="322">322</th><td>      <a class="local col5 ref" href="#35SSAUpdater" title='SSAUpdater' data-ref="35SSAUpdater" data-ref-filename="35SSAUpdater">SSAUpdater</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE" data-ref-filename="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE">AddAvailableValue</a>(<a class="local col7 ref" href="#37Dom" title='Dom' data-ref="37Dom" data-ref-filename="37Dom">Dom</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu ref fn" href="#_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE" title='insertUndefLaneMask' data-use='c' data-ref="_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE" data-ref-filename="_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE">insertUndefLaneMask</a>(<span class='refarg'>*<a class="local col7 ref" href="#37Dom" title='Dom' data-ref="37Dom" data-ref-filename="37Dom">Dom</a></span>));</td></tr>
<tr><th id="323">323</th><td>    } <b>else</b> {</td></tr>
<tr><th id="324">324</th><td>      <i>// The dominator is part of the loop or the given blocks, so add the</i></td></tr>
<tr><th id="325">325</th><td><i>      // undef value to unreachable predecessors instead.</i></td></tr>
<tr><th id="326">326</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="39Pred" title='Pred' data-type='llvm::MachineBasicBlock *' data-ref="39Pred" data-ref-filename="39Pred">Pred</dfn> : <a class="local col7 ref" href="#37Dom" title='Dom' data-ref="37Dom" data-ref-filename="37Dom">Dom</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZN4llvm17MachineBasicBlock12predecessorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>()) {</td></tr>
<tr><th id="327">327</th><td>        <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_110LoopFinder11inLoopLevelERN4llvm17MachineBasicBlockEjNS1_8ArrayRefIPS2_EE" title='(anonymous namespace)::LoopFinder::inLoopLevel' data-use='c' data-ref="_ZNK12_GLOBAL__N_110LoopFinder11inLoopLevelERN4llvm17MachineBasicBlockEjNS1_8ArrayRefIPS2_EE" data-ref-filename="_ZNK12_GLOBAL__N_110LoopFinder11inLoopLevelERN4llvm17MachineBasicBlockEjNS1_8ArrayRefIPS2_EE">inLoopLevel</a>(<span class='refarg'>*<a class="local col9 ref" href="#39Pred" title='Pred' data-ref="39Pred" data-ref-filename="39Pred">Pred</a></span>, <a class="local col4 ref" href="#34LoopLevel" title='LoopLevel' data-ref="34LoopLevel" data-ref-filename="34LoopLevel">LoopLevel</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineBasicBlock *&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIPNS_17MachineBasicBlockEEC1ERKS3_" data-ref-filename="_ZN4llvm8ArrayRefIPNS_17MachineBasicBlockEEC1ERKS3_"></a><a class="local col6 ref" href="#36Blocks" title='Blocks' data-ref="36Blocks" data-ref-filename="36Blocks">Blocks</a>))</td></tr>
<tr><th id="328">328</th><td>          <a class="local col5 ref" href="#35SSAUpdater" title='SSAUpdater' data-ref="35SSAUpdater" data-ref-filename="35SSAUpdater">SSAUpdater</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE" data-ref-filename="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE">AddAvailableValue</a>(<a class="local col9 ref" href="#39Pred" title='Pred' data-ref="39Pred" data-ref-filename="39Pred">Pred</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu ref fn" href="#_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE" title='insertUndefLaneMask' data-use='c' data-ref="_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE" data-ref-filename="_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE">insertUndefLaneMask</a>(<span class='refarg'>*<a class="local col9 ref" href="#39Pred" title='Pred' data-ref="39Pred" data-ref-filename="39Pred">Pred</a></span>));</td></tr>
<tr><th id="329">329</th><td>      }</td></tr>
<tr><th id="330">330</th><td>    }</td></tr>
<tr><th id="331">331</th><td>  }</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><b>private</b>:</td></tr>
<tr><th id="334">334</th><td>  <em>bool</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_110LoopFinder11inLoopLevelERN4llvm17MachineBasicBlockEjNS1_8ArrayRefIPS2_EE" title='(anonymous namespace)::LoopFinder::inLoopLevel' data-type='bool (anonymous namespace)::LoopFinder::inLoopLevel(llvm::MachineBasicBlock &amp; MBB, unsigned int LoopLevel, ArrayRef&lt;llvm::MachineBasicBlock *&gt; Blocks) const' data-ref="_ZNK12_GLOBAL__N_110LoopFinder11inLoopLevelERN4llvm17MachineBasicBlockEjNS1_8ArrayRefIPS2_EE" data-ref-filename="_ZNK12_GLOBAL__N_110LoopFinder11inLoopLevelERN4llvm17MachineBasicBlockEjNS1_8ArrayRefIPS2_EE">inLoopLevel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="40MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="40MBB" data-ref-filename="40MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="41LoopLevel" title='LoopLevel' data-type='unsigned int' data-ref="41LoopLevel" data-ref-filename="41LoopLevel">LoopLevel</dfn>,</td></tr>
<tr><th id="335">335</th><td>                   <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="local col2 decl" id="42Blocks" title='Blocks' data-type='ArrayRef&lt;llvm::MachineBasicBlock *&gt;' data-ref="42Blocks" data-ref-filename="42Blocks">Blocks</dfn>) <em>const</em> {</td></tr>
<tr><th id="336">336</th><td>    <em>auto</em> <dfn class="local col3 decl" id="43DomIt" title='DomIt' data-type='llvm::DenseMapIterator&lt;llvm::MachineBasicBlock *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineBasicBlock *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineBasicBlock *, unsigned int&gt;, true&gt;' data-ref="43DomIt" data-ref-filename="43DomIt">DomIt</dfn> = <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::Visited" title='(anonymous namespace)::LoopFinder::Visited' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Visited" data-ref-filename="(anonymousnamespace)..LoopFinder..Visited">Visited</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(&amp;<a class="local col0 ref" href="#40MBB" title='MBB' data-ref="40MBB" data-ref-filename="40MBB">MBB</a>);</td></tr>
<tr><th id="337">337</th><td>    <b>if</b> (<a class="local col3 ref" href="#43DomIt" title='DomIt' data-ref="43DomIt" data-ref-filename="43DomIt">DomIt</a> <a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">!=</a> <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::Visited" title='(anonymous namespace)::LoopFinder::Visited' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Visited" data-ref-filename="(anonymousnamespace)..LoopFinder..Visited">Visited</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv" data-ref-filename="_ZNK4llvm12DenseMapBase3endEv">end</a>() &amp;&amp; <a class="local col3 ref" href="#43DomIt" title='DomIt' data-ref="43DomIt" data-ref-filename="43DomIt">DomIt</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;llvm::MachineBasicBlock *, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span> &lt;= <a class="local col1 ref" href="#41LoopLevel" title='LoopLevel' data-ref="41LoopLevel" data-ref-filename="41LoopLevel">LoopLevel</a>)</td></tr>
<tr><th id="338">338</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>    <b>if</b> (<span class="namespace">llvm::</span><a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12is_containedEOT_RKT0_" title='llvm::is_contained' data-ref="_ZN4llvm12is_containedEOT_RKT0_" data-ref-filename="_ZN4llvm12is_containedEOT_RKT0_">is_contained</a>(<span class='refarg'><a class="local col2 ref" href="#42Blocks" title='Blocks' data-ref="42Blocks" data-ref-filename="42Blocks">Blocks</a></span>, &amp;<a class="local col0 ref" href="#40MBB" title='MBB' data-ref="40MBB" data-ref-filename="40MBB">MBB</a>))</td></tr>
<tr><th id="341">341</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="344">344</th><td>  }</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_110LoopFinder12advanceLevelEv" title='(anonymous namespace)::LoopFinder::advanceLevel' data-type='void (anonymous namespace)::LoopFinder::advanceLevel()' data-ref="_ZN12_GLOBAL__N_110LoopFinder12advanceLevelEv" data-ref-filename="_ZN12_GLOBAL__N_110LoopFinder12advanceLevelEv">advanceLevel</dfn>() {</td></tr>
<tr><th id="347">347</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="44VisitedDom" title='VisitedDom' data-type='llvm::MachineBasicBlock *' data-ref="44VisitedDom" data-ref-filename="44VisitedDom">VisitedDom</dfn>;</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom" data-ref-filename="(anonymousnamespace)..LoopFinder..VisitedPostDom">VisitedPostDom</a>) {</td></tr>
<tr><th id="350">350</th><td>      <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='w' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom" data-ref-filename="(anonymousnamespace)..LoopFinder..VisitedPostDom">VisitedPostDom</a> = <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::DefBlock" title='(anonymous namespace)::LoopFinder::DefBlock' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::DefBlock" data-ref-filename="(anonymousnamespace)..LoopFinder..DefBlock">DefBlock</a>;</td></tr>
<tr><th id="351">351</th><td>      <a class="local col4 ref" href="#44VisitedDom" title='VisitedDom' data-ref="44VisitedDom" data-ref-filename="44VisitedDom">VisitedDom</a> = <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::DefBlock" title='(anonymous namespace)::LoopFinder::DefBlock' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::DefBlock" data-ref-filename="(anonymousnamespace)..LoopFinder..DefBlock">DefBlock</a>;</td></tr>
<tr><th id="352">352</th><td>      <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::Stack" title='(anonymous namespace)::LoopFinder::Stack' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Stack" data-ref-filename="(anonymousnamespace)..LoopFinder..Stack">Stack</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="tu member field" href="#(anonymousnamespace)::LoopFinder::DefBlock" title='(anonymous namespace)::LoopFinder::DefBlock' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::DefBlock" data-ref-filename="(anonymousnamespace)..LoopFinder..DefBlock">DefBlock</a>);</td></tr>
<tr><th id="353">353</th><td>    } <b>else</b> {</td></tr>
<tr><th id="354">354</th><td>      <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='w' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom" data-ref-filename="(anonymousnamespace)..LoopFinder..VisitedPostDom">VisitedPostDom</a> = <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::PDT" title='(anonymous namespace)::LoopFinder::PDT' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::PDT" data-ref-filename="(anonymousnamespace)..LoopFinder..PDT">PDT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree7getNodeEPNS_17MachineBasicBlockE" title='llvm::MachinePostDominatorTree::getNode' data-ref="_ZNK4llvm24MachinePostDominatorTree7getNodeEPNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm24MachinePostDominatorTree7getNodeEPNS_17MachineBasicBlockE">getNode</a>(<a class="tu member field" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom" data-ref-filename="(anonymousnamespace)..LoopFinder..VisitedPostDom">VisitedPostDom</a>)-&gt;<a class="ref fn" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase7getIDomEv" title='llvm::DomTreeNodeBase::getIDom' data-ref="_ZNK4llvm15DomTreeNodeBase7getIDomEv" data-ref-filename="_ZNK4llvm15DomTreeNodeBase7getIDomEv">getIDom</a>()-&gt;<a class="ref fn" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv" data-ref-filename="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>();</td></tr>
<tr><th id="355">355</th><td>      <a class="local col4 ref" href="#44VisitedDom" title='VisitedDom' data-ref="44VisitedDom" data-ref-filename="44VisitedDom">VisitedDom</a> = <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::CommonDominators" title='(anonymous namespace)::LoopFinder::CommonDominators' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::CommonDominators" data-ref-filename="(anonymousnamespace)..LoopFinder..CommonDominators">CommonDominators</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="45i" title='i' data-type='unsigned int' data-ref="45i" data-ref-filename="45i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#45i" title='i' data-ref="45i" data-ref-filename="45i">i</a> &lt; <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::NextLevel" data-ref-filename="(anonymousnamespace)..LoopFinder..NextLevel">NextLevel</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();) {</td></tr>
<tr><th id="358">358</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::LoopFinder::PDT" title='(anonymous namespace)::LoopFinder::PDT' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::PDT" data-ref-filename="(anonymousnamespace)..LoopFinder..PDT">PDT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachinePostDominatorTree::dominates' data-ref="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="tu member field" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom" data-ref-filename="(anonymousnamespace)..LoopFinder..VisitedPostDom">VisitedPostDom</a>, <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::NextLevel" data-ref-filename="(anonymousnamespace)..LoopFinder..NextLevel">NextLevel</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#45i" title='i' data-ref="45i" data-ref-filename="45i">i</a>]</a>)) {</td></tr>
<tr><th id="359">359</th><td>          <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::Stack" title='(anonymous namespace)::LoopFinder::Stack' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Stack" data-ref-filename="(anonymousnamespace)..LoopFinder..Stack">Stack</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="tu member field" href="#(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::NextLevel" data-ref-filename="(anonymousnamespace)..LoopFinder..NextLevel">NextLevel</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#45i" title='i' data-ref="45i" data-ref-filename="45i">i</a>]</a>);</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>          <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::NextLevel" data-ref-filename="(anonymousnamespace)..LoopFinder..NextLevel">NextLevel</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#45i" title='i' data-ref="45i" data-ref-filename="45i">i</a>]</a> = <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::NextLevel" data-ref-filename="(anonymousnamespace)..LoopFinder..NextLevel">NextLevel</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="362">362</th><td>          <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::NextLevel" data-ref-filename="(anonymousnamespace)..LoopFinder..NextLevel">NextLevel</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="363">363</th><td>        } <b>else</b> {</td></tr>
<tr><th id="364">364</th><td>          <a class="local col5 ref" href="#45i" title='i' data-ref="45i" data-ref-filename="45i">i</a>++;</td></tr>
<tr><th id="365">365</th><td>        }</td></tr>
<tr><th id="366">366</th><td>      }</td></tr>
<tr><th id="367">367</th><td>    }</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="46Level" title='Level' data-type='unsigned int' data-ref="46Level" data-ref-filename="46Level">Level</dfn> = <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::CommonDominators" title='(anonymous namespace)::LoopFinder::CommonDominators' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::CommonDominators" data-ref-filename="(anonymousnamespace)..LoopFinder..CommonDominators">CommonDominators</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="370">370</th><td>    <b>while</b> (!<a class="tu member field" href="#(anonymousnamespace)::LoopFinder::Stack" title='(anonymous namespace)::LoopFinder::Stack' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Stack" data-ref-filename="(anonymousnamespace)..LoopFinder..Stack">Stack</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="371">371</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="47MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="47MBB" data-ref-filename="47MBB">MBB</dfn> = <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::Stack" title='(anonymous namespace)::LoopFinder::Stack' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Stack" data-ref-filename="(anonymousnamespace)..LoopFinder..Stack">Stack</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv" data-ref-filename="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="372">372</th><td>      <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::LoopFinder::PDT" title='(anonymous namespace)::LoopFinder::PDT' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::PDT" data-ref-filename="(anonymousnamespace)..LoopFinder..PDT">PDT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachinePostDominatorTree::dominates' data-ref="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="tu member field" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom" data-ref-filename="(anonymousnamespace)..LoopFinder..VisitedPostDom">VisitedPostDom</a>, <a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB" data-ref-filename="47MBB">MBB</a>))</td></tr>
<tr><th id="373">373</th><td>        <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::NextLevel" data-ref-filename="(anonymousnamespace)..LoopFinder..NextLevel">NextLevel</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB" data-ref-filename="47MBB">MBB</a>);</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>      <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::Visited" title='(anonymous namespace)::LoopFinder::Visited' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Visited" data-ref-filename="(anonymousnamespace)..LoopFinder..Visited">Visited</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB" data-ref-filename="47MBB">MBB</a>]</a> = <a class="local col6 ref" href="#46Level" title='Level' data-ref="46Level" data-ref-filename="46Level">Level</a>;</td></tr>
<tr><th id="376">376</th><td>      <a class="local col4 ref" href="#44VisitedDom" title='VisitedDom' data-ref="44VisitedDom" data-ref-filename="44VisitedDom">VisitedDom</a> = <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::DT" title='(anonymous namespace)::LoopFinder::DT' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::DT" data-ref-filename="(anonymousnamespace)..LoopFinder..DT">DT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_" title='llvm::MachineDominatorTree::findNearestCommonDominator' data-ref="_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_" data-ref-filename="_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_">findNearestCommonDominator</a>(<a class="local col4 ref" href="#44VisitedDom" title='VisitedDom' data-ref="44VisitedDom" data-ref-filename="44VisitedDom">VisitedDom</a>, <a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB" data-ref-filename="47MBB">MBB</a>);</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="48Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="48Succ" data-ref-filename="48Succ">Succ</dfn> : <a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB" data-ref-filename="47MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="379">379</th><td>        <b>if</b> (<a class="local col8 ref" href="#48Succ" title='Succ' data-ref="48Succ" data-ref-filename="48Succ">Succ</a> == <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::DefBlock" title='(anonymous namespace)::LoopFinder::DefBlock' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::DefBlock" data-ref-filename="(anonymousnamespace)..LoopFinder..DefBlock">DefBlock</a>) {</td></tr>
<tr><th id="380">380</th><td>          <b>if</b> (<a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB" data-ref-filename="47MBB">MBB</a> == <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom" data-ref-filename="(anonymousnamespace)..LoopFinder..VisitedPostDom">VisitedPostDom</a>)</td></tr>
<tr><th id="381">381</th><td>            <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::FoundLoopLevel" title='(anonymous namespace)::LoopFinder::FoundLoopLevel' data-use='w' data-ref="(anonymousnamespace)::LoopFinder::FoundLoopLevel" data-ref-filename="(anonymousnamespace)..LoopFinder..FoundLoopLevel">FoundLoopLevel</a> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="tu member field" href="#(anonymousnamespace)::LoopFinder::FoundLoopLevel" title='(anonymous namespace)::LoopFinder::FoundLoopLevel' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::FoundLoopLevel" data-ref-filename="(anonymousnamespace)..LoopFinder..FoundLoopLevel">FoundLoopLevel</a>, <a class="local col6 ref" href="#46Level" title='Level' data-ref="46Level" data-ref-filename="46Level">Level</a> + <var>1</var>);</td></tr>
<tr><th id="382">382</th><td>          <b>else</b></td></tr>
<tr><th id="383">383</th><td>            <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::FoundLoopLevel" title='(anonymous namespace)::LoopFinder::FoundLoopLevel' data-use='w' data-ref="(anonymousnamespace)::LoopFinder::FoundLoopLevel" data-ref-filename="(anonymousnamespace)..LoopFinder..FoundLoopLevel">FoundLoopLevel</a> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="tu member field" href="#(anonymousnamespace)::LoopFinder::FoundLoopLevel" title='(anonymous namespace)::LoopFinder::FoundLoopLevel' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::FoundLoopLevel" data-ref-filename="(anonymousnamespace)..LoopFinder..FoundLoopLevel">FoundLoopLevel</a>, <a class="local col6 ref" href="#46Level" title='Level' data-ref="46Level" data-ref-filename="46Level">Level</a>);</td></tr>
<tr><th id="384">384</th><td>          <b>continue</b>;</td></tr>
<tr><th id="385">385</th><td>        }</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::LoopFinder::Visited" title='(anonymous namespace)::LoopFinder::Visited' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Visited" data-ref-filename="(anonymousnamespace)..LoopFinder..Visited">Visited</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOTL0__" title='llvm::DenseMapBase::try_emplace' data-ref="_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOTL0__" data-ref-filename="_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOTL0__">try_emplace</a>(<a class="local col8 ref" href="#48Succ" title='Succ' data-ref="48Succ" data-ref-filename="48Succ">Succ</a>, ~<var>0u</var>).<span class='ref field' title='std::pair&lt;llvm::DenseMapIterator&lt;llvm::MachineBasicBlock *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineBasicBlock *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineBasicBlock *, unsigned int&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>) {</td></tr>
<tr><th id="388">388</th><td>          <b>if</b> (<a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB" data-ref-filename="47MBB">MBB</a> == <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::VisitedPostDom" title='(anonymous namespace)::LoopFinder::VisitedPostDom' data-use='r' data-ref="(anonymousnamespace)::LoopFinder::VisitedPostDom" data-ref-filename="(anonymousnamespace)..LoopFinder..VisitedPostDom">VisitedPostDom</a>)</td></tr>
<tr><th id="389">389</th><td>            <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::NextLevel" title='(anonymous namespace)::LoopFinder::NextLevel' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::NextLevel" data-ref-filename="(anonymousnamespace)..LoopFinder..NextLevel">NextLevel</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col8 ref" href="#48Succ" title='Succ' data-ref="48Succ" data-ref-filename="48Succ">Succ</a>);</td></tr>
<tr><th id="390">390</th><td>          <b>else</b></td></tr>
<tr><th id="391">391</th><td>            <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::Stack" title='(anonymous namespace)::LoopFinder::Stack' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::Stack" data-ref-filename="(anonymousnamespace)..LoopFinder..Stack">Stack</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col8 ref" href="#48Succ" title='Succ' data-ref="48Succ" data-ref-filename="48Succ">Succ</a>);</td></tr>
<tr><th id="392">392</th><td>        }</td></tr>
<tr><th id="393">393</th><td>      }</td></tr>
<tr><th id="394">394</th><td>    }</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>    <a class="tu member field" href="#(anonymousnamespace)::LoopFinder::CommonDominators" title='(anonymous namespace)::LoopFinder::CommonDominators' data-use='m' data-ref="(anonymousnamespace)::LoopFinder::CommonDominators" data-ref-filename="(anonymousnamespace)..LoopFinder..CommonDominators">CommonDominators</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#44VisitedDom" title='VisitedDom' data-ref="44VisitedDom" data-ref-filename="44VisitedDom">VisitedDom</a>);</td></tr>
<tr><th id="397">397</th><td>  }</td></tr>
<tr><th id="398">398</th><td>};</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#51" title="static void *initializeSILowerI1CopiesPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(SILowerI1Copies, DEBUG_TYPE, <q>"SI Lower i1 Copies"</q>, <b>false</b>,</td></tr>
<tr><th id="403">403</th><td>                      <b>false</b>)</td></tr>
<tr><th id="404">404</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="405">405</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeMachinePostDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachinePostDominatorTree)</td></tr>
<tr><th id="406">406</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#58" title="PassInfo *PI = new PassInfo( &quot;SI Lower i1 Copies&quot;, &quot;si-i1-copies&quot;, &amp;SILowerI1Copies::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SILowerI1Copies&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSILowerI1CopiesPassFlag; void llvm::initializeSILowerI1CopiesPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSILowerI1CopiesPassFlag, initializeSILowerI1CopiesPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies" data-ref-filename="(anonymousnamespace)..SILowerI1Copies">SILowerI1Copies</a>, <a class="macro" href="#33" title="&quot;si-i1-copies&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Lower i1 Copies"</q>, <b>false</b>,</td></tr>
<tr><th id="407">407</th><td>                    <b>false</b>)</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies" data-ref-filename="(anonymousnamespace)..SILowerI1Copies">SILowerI1Copies</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SILowerI1Copies::ID" title='(anonymous namespace)::SILowerI1Copies::ID' data-type='char' data-ref="(anonymousnamespace)::SILowerI1Copies::ID" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SILowerI1CopiesID" title='llvm::SILowerI1CopiesID' data-ref="llvm::SILowerI1CopiesID" data-ref-filename="llvm..SILowerI1CopiesID">SILowerI1CopiesID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies" data-ref-filename="(anonymousnamespace)..SILowerI1Copies">SILowerI1Copies</a>::<a class="tu ref" href="#(anonymousnamespace)::SILowerI1Copies::ID" title='(anonymous namespace)::SILowerI1Copies::ID' data-ref="(anonymousnamespace)::SILowerI1Copies::ID" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ID">ID</a>;</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm25createSILowerI1CopiesPassEv" title='llvm::createSILowerI1CopiesPass' data-ref="_ZN4llvm25createSILowerI1CopiesPassEv" data-ref-filename="_ZN4llvm25createSILowerI1CopiesPassEv">createSILowerI1CopiesPass</dfn>() {</td></tr>
<tr><th id="414">414</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies" data-ref-filename="(anonymousnamespace)..SILowerI1Copies">SILowerI1Copies</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_115SILowerI1CopiesC1Ev" title='(anonymous namespace)::SILowerI1Copies::SILowerI1Copies' data-use='c' data-ref="_ZN12_GLOBAL__N_115SILowerI1CopiesC1Ev" data-ref-filename="_ZN12_GLOBAL__N_115SILowerI1CopiesC1Ev">(</a>);</td></tr>
<tr><th id="415">415</th><td>}</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" title='createLaneMaskReg' data-type='unsigned int createLaneMaskReg(llvm::MachineFunction &amp; MF)' data-ref="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" data-ref-filename="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE">createLaneMaskReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="49MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="49MF" data-ref-filename="49MF">MF</dfn>) {</td></tr>
<tr><th id="418">418</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col0 decl" id="50ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="50ST" data-ref-filename="50ST">ST</dfn> = <a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF" data-ref-filename="49MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="419">419</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="51MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="51MRI" data-ref-filename="51MRI">MRI</dfn> = <a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF" data-ref-filename="49MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="420">420</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#51MRI" title='MRI' data-ref="51MRI" data-ref-filename="51MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#50ST" title='ST' data-ref="50ST" data-ref-filename="50ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a></td></tr>
<tr><th id="421">421</th><td>                                                 : &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>);</td></tr>
<tr><th id="422">422</th><td>}</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE" title='insertUndefLaneMask' data-type='unsigned int insertUndefLaneMask(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE" data-ref-filename="_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE">insertUndefLaneMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="52MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="52MBB" data-ref-filename="52MBB">MBB</dfn>) {</td></tr>
<tr><th id="425">425</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="53MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="53MF" data-ref-filename="53MF">MF</dfn> = *<a class="local col2 ref" href="#52MBB" title='MBB' data-ref="52MBB" data-ref-filename="52MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="426">426</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col4 decl" id="54ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="54ST" data-ref-filename="54ST">ST</dfn> = <a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF" data-ref-filename="53MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="427">427</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col5 decl" id="55TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="55TII" data-ref-filename="55TII">TII</dfn> = <a class="local col4 ref" href="#54ST" title='ST' data-ref="54ST" data-ref-filename="54ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="428">428</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56UndefReg" title='UndefReg' data-type='unsigned int' data-ref="56UndefReg" data-ref-filename="56UndefReg">UndefReg</dfn> = <a class="tu ref fn" href="#_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" title='createLaneMaskReg' data-use='c' data-ref="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" data-ref-filename="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE">createLaneMaskReg</a>(<span class='refarg'><a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF" data-ref-filename="53MF">MF</a></span>);</td></tr>
<tr><th id="429">429</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#52MBB" title='MBB' data-ref="52MBB" data-ref-filename="52MBB">MBB</a></span>, <a class="local col2 ref" href="#52MBB" title='MBB' data-ref="52MBB" data-ref-filename="52MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>(), <a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">{</a>}, <a class="local col5 ref" href="#55TII" title='TII' data-ref="55TII" data-ref-filename="55TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::IMPLICIT_DEF" title='llvm::AMDGPU::IMPLICIT_DEF' data-ref="llvm::AMDGPU::IMPLICIT_DEF" data-ref-filename="llvm..AMDGPU..IMPLICIT_DEF">IMPLICIT_DEF</a>),</td></tr>
<tr><th id="430">430</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#56UndefReg" title='UndefReg' data-ref="56UndefReg" data-ref-filename="56UndefReg">UndefReg</a>);</td></tr>
<tr><th id="431">431</th><td>  <b>return</b> <a class="local col6 ref" href="#56UndefReg" title='UndefReg' data-ref="56UndefReg" data-ref-filename="56UndefReg">UndefReg</a>;</td></tr>
<tr><th id="432">432</th><td>}</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">/// Lower all instructions that def or use vreg_1 registers.</i></td></tr>
<tr><th id="435">435</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">///</i></td></tr>
<tr><th id="436">436</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">/// In a first pass, we lower COPYs from vreg_1 to vector registers, as can</i></td></tr>
<tr><th id="437">437</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">/// occur around inline assembly. We do this first, before vreg_1 registers</i></td></tr>
<tr><th id="438">438</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">/// are changed to scalar mask registers.</i></td></tr>
<tr><th id="439">439</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">///</i></td></tr>
<tr><th id="440">440</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">/// Then we lower all defs of vreg_1 registers. Phi nodes are lowered before</i></td></tr>
<tr><th id="441">441</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">/// all others, because phi lowering looks through copies and can therefore</i></td></tr>
<tr><th id="442">442</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">/// often make copy lowering unnecessary.</i></td></tr>
<tr><th id="443">443</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies" data-ref-filename="(anonymousnamespace)..SILowerI1Copies">SILowerI1Copies</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SILowerI1Copies::runOnMachineFunction' data-type='bool (anonymous namespace)::SILowerI1Copies::runOnMachineFunction(llvm::MachineFunction &amp; TheMF)' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_115SILowerI1Copies20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="57TheMF" title='TheMF' data-type='llvm::MachineFunction &amp;' data-ref="57TheMF" data-ref-filename="57TheMF">TheMF</dfn>) {</td></tr>
<tr><th id="444">444</th><td>  <i>// Only need to run this in SelectionDAG path.</i></td></tr>
<tr><th id="445">445</th><td>  <b>if</b> (<a class="local col7 ref" href="#57TheMF" title='TheMF' data-ref="57TheMF" data-ref-filename="57TheMF">TheMF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZN4llvm15MachineFunction13getPropertiesEv" data-ref-filename="_ZN4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" title='llvm::MachineFunctionProperties::hasProperty' data-ref="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" data-ref-filename="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE">hasProperty</a>(</td></tr>
<tr><th id="446">446</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::Selected" title='llvm::MachineFunctionProperties::Property::Selected' data-ref="llvm::MachineFunctionProperties::Property::Selected" data-ref-filename="llvm..MachineFunctionProperties..Property..Selected">Selected</a>))</td></tr>
<tr><th id="447">447</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::MF" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MF">MF</a> = &amp;<a class="local col7 ref" href="#57TheMF" title='TheMF' data-ref="57TheMF" data-ref-filename="57TheMF">TheMF</a>;</td></tr>
<tr><th id="450">450</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MRI">MRI</a> = &amp;<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="451">451</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::DT" title='(anonymous namespace)::SILowerI1Copies::DT' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::DT" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..DT">DT</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="452">452</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::PDT" title='(anonymous namespace)::SILowerI1Copies::PDT' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::PDT" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..PDT">PDT</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree" data-ref-filename="llvm..MachinePostDominatorTree">MachinePostDominatorTree</a>&gt;();</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::ST" title='(anonymous namespace)::SILowerI1Copies::ST' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::ST" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ST">ST</a> = &amp;<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="455">455</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::TII" title='(anonymous namespace)::SILowerI1Copies::TII' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::TII" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..TII">TII</a> = <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::ST" title='(anonymous namespace)::SILowerI1Copies::ST' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::ST" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ST">ST</a>-&gt;<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="456">456</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::IsWave32" title='(anonymous namespace)::SILowerI1Copies::IsWave32' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::IsWave32" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..IsWave32">IsWave32</a> = <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::ST" title='(anonymous namespace)::SILowerI1Copies::ST' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::ST" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ST">ST</a>-&gt;<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>();</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::IsWave32" title='(anonymous namespace)::SILowerI1Copies::IsWave32' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::IsWave32" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..IsWave32">IsWave32</a>) {</td></tr>
<tr><th id="459">459</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::ExecReg" title='(anonymous namespace)::SILowerI1Copies::ExecReg' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::ExecReg" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ExecReg">ExecReg</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a>;</td></tr>
<tr><th id="460">460</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MovOp" title='(anonymous namespace)::SILowerI1Copies::MovOp' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::MovOp" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MovOp">MovOp</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a>;</td></tr>
<tr><th id="461">461</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::AndOp" title='(anonymous namespace)::SILowerI1Copies::AndOp' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::AndOp" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..AndOp">AndOp</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>;</td></tr>
<tr><th id="462">462</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::OrOp" title='(anonymous namespace)::SILowerI1Copies::OrOp' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::OrOp" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..OrOp">OrOp</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B32" title='llvm::AMDGPU::S_OR_B32' data-ref="llvm::AMDGPU::S_OR_B32" data-ref-filename="llvm..AMDGPU..S_OR_B32">S_OR_B32</a>;</td></tr>
<tr><th id="463">463</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::XorOp" title='(anonymous namespace)::SILowerI1Copies::XorOp' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::XorOp" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..XorOp">XorOp</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32" title='llvm::AMDGPU::S_XOR_B32' data-ref="llvm::AMDGPU::S_XOR_B32" data-ref-filename="llvm..AMDGPU..S_XOR_B32">S_XOR_B32</a>;</td></tr>
<tr><th id="464">464</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::AndN2Op" title='(anonymous namespace)::SILowerI1Copies::AndN2Op' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::AndN2Op" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..AndN2Op">AndN2Op</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B32" title='llvm::AMDGPU::S_ANDN2_B32' data-ref="llvm::AMDGPU::S_ANDN2_B32" data-ref-filename="llvm..AMDGPU..S_ANDN2_B32">S_ANDN2_B32</a>;</td></tr>
<tr><th id="465">465</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::OrN2Op" title='(anonymous namespace)::SILowerI1Copies::OrN2Op' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::OrN2Op" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..OrN2Op">OrN2Op</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ORN2_B32" title='llvm::AMDGPU::S_ORN2_B32' data-ref="llvm::AMDGPU::S_ORN2_B32" data-ref-filename="llvm..AMDGPU..S_ORN2_B32">S_ORN2_B32</a>;</td></tr>
<tr><th id="466">466</th><td>  } <b>else</b> {</td></tr>
<tr><th id="467">467</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::ExecReg" title='(anonymous namespace)::SILowerI1Copies::ExecReg' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::ExecReg" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ExecReg">ExecReg</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>;</td></tr>
<tr><th id="468">468</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MovOp" title='(anonymous namespace)::SILowerI1Copies::MovOp' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::MovOp" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MovOp">MovOp</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>;</td></tr>
<tr><th id="469">469</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::AndOp" title='(anonymous namespace)::SILowerI1Copies::AndOp' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::AndOp" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..AndOp">AndOp</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B64" title='llvm::AMDGPU::S_AND_B64' data-ref="llvm::AMDGPU::S_AND_B64" data-ref-filename="llvm..AMDGPU..S_AND_B64">S_AND_B64</a>;</td></tr>
<tr><th id="470">470</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::OrOp" title='(anonymous namespace)::SILowerI1Copies::OrOp' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::OrOp" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..OrOp">OrOp</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B64" title='llvm::AMDGPU::S_OR_B64' data-ref="llvm::AMDGPU::S_OR_B64" data-ref-filename="llvm..AMDGPU..S_OR_B64">S_OR_B64</a>;</td></tr>
<tr><th id="471">471</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::XorOp" title='(anonymous namespace)::SILowerI1Copies::XorOp' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::XorOp" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..XorOp">XorOp</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B64" title='llvm::AMDGPU::S_XOR_B64' data-ref="llvm::AMDGPU::S_XOR_B64" data-ref-filename="llvm..AMDGPU..S_XOR_B64">S_XOR_B64</a>;</td></tr>
<tr><th id="472">472</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::AndN2Op" title='(anonymous namespace)::SILowerI1Copies::AndN2Op' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::AndN2Op" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..AndN2Op">AndN2Op</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B64" title='llvm::AMDGPU::S_ANDN2_B64' data-ref="llvm::AMDGPU::S_ANDN2_B64" data-ref-filename="llvm..AMDGPU..S_ANDN2_B64">S_ANDN2_B64</a>;</td></tr>
<tr><th id="473">473</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::OrN2Op" title='(anonymous namespace)::SILowerI1Copies::OrN2Op' data-use='w' data-ref="(anonymousnamespace)::SILowerI1Copies::OrN2Op" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..OrN2Op">OrN2Op</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ORN2_B64" title='llvm::AMDGPU::S_ORN2_B64' data-ref="llvm::AMDGPU::S_ORN2_B64" data-ref-filename="llvm..AMDGPU..S_ORN2_B64">S_ORN2_B64</a>;</td></tr>
<tr><th id="474">474</th><td>  }</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SILowerI1Copies17lowerCopiesFromI1Ev" title='(anonymous namespace)::SILowerI1Copies::lowerCopiesFromI1' data-use='c' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies17lowerCopiesFromI1Ev" data-ref-filename="_ZN12_GLOBAL__N_115SILowerI1Copies17lowerCopiesFromI1Ev">lowerCopiesFromI1</a>();</td></tr>
<tr><th id="477">477</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv" title='(anonymous namespace)::SILowerI1Copies::lowerPhis' data-use='c' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv" data-ref-filename="_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv">lowerPhis</a>();</td></tr>
<tr><th id="478">478</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev" title='(anonymous namespace)::SILowerI1Copies::lowerCopiesToI1' data-use='c' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev" data-ref-filename="_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev">lowerCopiesToI1</a>();</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="58Reg" title='Reg' data-type='unsigned int' data-ref="58Reg" data-ref-filename="58Reg">Reg</dfn> : <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::ConstrainRegs" title='(anonymous namespace)::SILowerI1Copies::ConstrainRegs' data-ref="(anonymousnamespace)::SILowerI1Copies::ConstrainRegs" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ConstrainRegs">ConstrainRegs</a>)</td></tr>
<tr><th id="481">481</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg" data-ref-filename="58Reg">Reg</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_1_XEXECRegClass" title='llvm::AMDGPU::SReg_1_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_1_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_1_XEXECRegClass">SReg_1_XEXECRegClass</a>);</td></tr>
<tr><th id="482">482</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::ConstrainRegs" title='(anonymous namespace)::SILowerI1Copies::ConstrainRegs' data-use='m' data-ref="(anonymousnamespace)::SILowerI1Copies::ConstrainRegs" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ConstrainRegs">ConstrainRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5clearEv" title='llvm::detail::DenseSetImpl::clear' data-ref="_ZN4llvm6detail12DenseSetImpl5clearEv" data-ref-filename="_ZN4llvm6detail12DenseSetImpl5clearEv">clear</a>();</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="485">485</th><td>}</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><u>#<span data-ppcond="487">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="488">488</th><td><em>static</em> <em>bool</em> isVRegCompatibleReg(<em>const</em> SIRegisterInfo &amp;TRI,</td></tr>
<tr><th id="489">489</th><td>                                <em>const</em> MachineRegisterInfo &amp;MRI,</td></tr>
<tr><th id="490">490</th><td>                                Register Reg) {</td></tr>
<tr><th id="491">491</th><td>  <em>unsigned</em> Size = TRI.getRegSizeInBits(Reg, MRI);</td></tr>
<tr><th id="492">492</th><td>  <b>return</b> Size == <var>1</var> || Size == <var>32</var>;</td></tr>
<tr><th id="493">493</th><td>}</td></tr>
<tr><th id="494">494</th><td><u>#<span data-ppcond="487">endif</span></u></td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies" data-ref-filename="(anonymousnamespace)..SILowerI1Copies">SILowerI1Copies</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SILowerI1Copies17lowerCopiesFromI1Ev" title='(anonymous namespace)::SILowerI1Copies::lowerCopiesFromI1' data-type='void (anonymous namespace)::SILowerI1Copies::lowerCopiesFromI1()' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies17lowerCopiesFromI1Ev" data-ref-filename="_ZN12_GLOBAL__N_115SILowerI1Copies17lowerCopiesFromI1Ev">lowerCopiesFromI1</dfn>() {</td></tr>
<tr><th id="497">497</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="59DeadCopies" title='DeadCopies' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="59DeadCopies" data-ref-filename="59DeadCopies">DeadCopies</dfn>;</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="60MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="60MBB" data-ref-filename="60MBB">MBB</dfn> : *<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MF">MF</a>) {</td></tr>
<tr><th id="500">500</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="61MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="61MI" data-ref-filename="61MI">MI</dfn> : <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a>) {</td></tr>
<tr><th id="501">501</th><td>      <b>if</b> (<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>)</td></tr>
<tr><th id="502">502</th><td>        <b>continue</b>;</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="62DstReg" title='DstReg' data-type='llvm::Register' data-ref="62DstReg" data-ref-filename="62DstReg">DstReg</dfn> = <a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="505">505</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="63SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="63SrcReg" data-ref-filename="63SrcReg">SrcReg</dfn> = <a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="506">506</th><td>      <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies7isVreg1EN4llvm8RegisterE" title='(anonymous namespace)::SILowerI1Copies::isVreg1' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies7isVreg1EN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies7isVreg1EN4llvm8RegisterE">isVreg1</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#63SrcReg" title='SrcReg' data-ref="63SrcReg" data-ref-filename="63SrcReg">SrcReg</a>))</td></tr>
<tr><th id="507">507</th><td>        <b>continue</b>;</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>      <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj" title='(anonymous namespace)::SILowerI1Copies::isLaneMaskReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj">isLaneMaskReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#62DstReg" title='DstReg' data-ref="62DstReg" data-ref-filename="62DstReg">DstReg</a>) || <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies7isVreg1EN4llvm8RegisterE" title='(anonymous namespace)::SILowerI1Copies::isVreg1' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies7isVreg1EN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies7isVreg1EN4llvm8RegisterE">isVreg1</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#62DstReg" title='DstReg' data-ref="62DstReg" data-ref-filename="62DstReg">DstReg</a>))</td></tr>
<tr><th id="510">510</th><td>        <b>continue</b>;</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>      <i>// Copy into a 32-bit vector register.</i></td></tr>
<tr><th id="513">513</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Lower copy from i1: "</q> &lt;&lt; MI);</td></tr>
<tr><th id="514">514</th><td>      <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="64DL" title='DL' data-type='llvm::DebugLoc' data-ref="64DL" data-ref-filename="64DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isVRegCompatibleReg(TII-&gt;getRegisterInfo(), *MRI, DstReg));</td></tr>
<tr><th id="517">517</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MI.getOperand(<var>0</var>).getSubReg());</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>      <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::ConstrainRegs" title='(anonymous namespace)::SILowerI1Copies::ConstrainRegs' data-use='m' data-ref="(anonymousnamespace)::SILowerI1Copies::ConstrainRegs" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ConstrainRegs">ConstrainRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#63SrcReg" title='SrcReg' data-ref="63SrcReg" data-ref-filename="63SrcReg">SrcReg</a>);</td></tr>
<tr><th id="520">520</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a></span>, <span class='refarg'><a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a></span>, <a class="local col4 ref" href="#64DL" title='DL' data-ref="64DL" data-ref-filename="64DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::TII" title='(anonymous namespace)::SILowerI1Copies::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::TII" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CNDMASK_B32_e64" title='llvm::AMDGPU::V_CNDMASK_B32_e64' data-ref="llvm::AMDGPU::V_CNDMASK_B32_e64" data-ref-filename="llvm..AMDGPU..V_CNDMASK_B32_e64">V_CNDMASK_B32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#62DstReg" title='DstReg' data-ref="62DstReg" data-ref-filename="62DstReg">DstReg</a>)</td></tr>
<tr><th id="521">521</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="522">522</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="523">523</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="524">524</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>1</var>)</td></tr>
<tr><th id="525">525</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#63SrcReg" title='SrcReg' data-ref="63SrcReg" data-ref-filename="63SrcReg">SrcReg</a>);</td></tr>
<tr><th id="526">526</th><td>      <a class="local col9 ref" href="#59DeadCopies" title='DeadCopies' data-ref="59DeadCopies" data-ref-filename="59DeadCopies">DeadCopies</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>);</td></tr>
<tr><th id="527">527</th><td>    }</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="65MI" title='MI' data-type='llvm::MachineInstr *' data-ref="65MI" data-ref-filename="65MI">MI</dfn> : <a class="local col9 ref" href="#59DeadCopies" title='DeadCopies' data-ref="59DeadCopies" data-ref-filename="59DeadCopies">DeadCopies</a>)</td></tr>
<tr><th id="530">530</th><td>      <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI" data-ref-filename="65MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="531">531</th><td>    <a class="local col9 ref" href="#59DeadCopies" title='DeadCopies' data-ref="59DeadCopies" data-ref-filename="59DeadCopies">DeadCopies</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="532">532</th><td>  }</td></tr>
<tr><th id="533">533</th><td>}</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies" data-ref-filename="(anonymousnamespace)..SILowerI1Copies">SILowerI1Copies</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv" title='(anonymous namespace)::SILowerI1Copies::lowerPhis' data-type='void (anonymous namespace)::SILowerI1Copies::lowerPhis()' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv" data-ref-filename="_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv">lowerPhis</dfn>() {</td></tr>
<tr><th id="536">536</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#llvm::MachineSSAUpdater" title='llvm::MachineSSAUpdater' data-ref="llvm::MachineSSAUpdater" data-ref-filename="llvm..MachineSSAUpdater">MachineSSAUpdater</a> <dfn class="local col6 decl" id="66SSAUpdater" title='SSAUpdater' data-type='llvm::MachineSSAUpdater' data-ref="66SSAUpdater" data-ref-filename="66SSAUpdater">SSAUpdater</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdaterC1ERNS_15MachineFunctionEPNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::MachineSSAUpdater::MachineSSAUpdater' data-ref="_ZN4llvm17MachineSSAUpdaterC1ERNS_15MachineFunctionEPNS_15SmallVectorImplIPNS_12MachineInstrEEE" data-ref-filename="_ZN4llvm17MachineSSAUpdaterC1ERNS_15MachineFunctionEPNS_15SmallVectorImplIPNS_12MachineInstrEEE">(</a>*<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MF">MF</a>);</td></tr>
<tr><th id="537">537</th><td>  <a class="tu type" href="#(anonymousnamespace)::LoopFinder" title='(anonymous namespace)::LoopFinder' data-ref="(anonymousnamespace)::LoopFinder" data-ref-filename="(anonymousnamespace)..LoopFinder">LoopFinder</a> <dfn class="local col7 decl" id="67LF" title='LF' data-type='(anonymous namespace)::LoopFinder' data-ref="67LF" data-ref-filename="67LF">LF</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_110LoopFinderC1ERN4llvm20MachineDominatorTreeERNS1_24MachinePostDominatorTreeE" title='(anonymous namespace)::LoopFinder::LoopFinder' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinderC1ERN4llvm20MachineDominatorTreeERNS1_24MachinePostDominatorTreeE" data-ref-filename="_ZN12_GLOBAL__N_110LoopFinderC1ERN4llvm20MachineDominatorTreeERNS1_24MachinePostDominatorTreeE">(</a>*<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::DT" title='(anonymous namespace)::SILowerI1Copies::DT' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::DT" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..DT">DT</a>, *<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::PDT" title='(anonymous namespace)::SILowerI1Copies::PDT' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::PDT" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..PDT">PDT</a>);</td></tr>
<tr><th id="538">538</th><td>  <a class="tu type" href="#(anonymousnamespace)::PhiIncomingAnalysis" title='(anonymous namespace)::PhiIncomingAnalysis' data-ref="(anonymousnamespace)::PhiIncomingAnalysis" data-ref-filename="(anonymousnamespace)..PhiIncomingAnalysis">PhiIncomingAnalysis</a> <dfn class="local col8 decl" id="68PIA" title='PIA' data-type='(anonymous namespace)::PhiIncomingAnalysis' data-ref="68PIA" data-ref-filename="68PIA">PIA</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_119PhiIncomingAnalysisC1ERN4llvm24MachinePostDominatorTreeE" title='(anonymous namespace)::PhiIncomingAnalysis::PhiIncomingAnalysis' data-use='c' data-ref="_ZN12_GLOBAL__N_119PhiIncomingAnalysisC1ERN4llvm24MachinePostDominatorTreeE" data-ref-filename="_ZN12_GLOBAL__N_119PhiIncomingAnalysisC1ERN4llvm24MachinePostDominatorTreeE">(</a>*<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::PDT" title='(anonymous namespace)::SILowerI1Copies::PDT' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::PDT" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..PDT">PDT</a>);</td></tr>
<tr><th id="539">539</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="69Vreg1Phis" title='Vreg1Phis' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="69Vreg1Phis" data-ref-filename="69Vreg1Phis">Vreg1Phis</dfn>;</td></tr>
<tr><th id="540">540</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="70IncomingBlocks" title='IncomingBlocks' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="70IncomingBlocks" data-ref-filename="70IncomingBlocks">IncomingBlocks</dfn>;</td></tr>
<tr><th id="541">541</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="71IncomingRegs" title='IncomingRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="71IncomingRegs" data-ref-filename="71IncomingRegs">IncomingRegs</dfn>;</td></tr>
<tr><th id="542">542</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="72IncomingUpdated" title='IncomingUpdated' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="72IncomingUpdated" data-ref-filename="72IncomingUpdated">IncomingUpdated</dfn>;</td></tr>
<tr><th id="543">543</th><td><u>#<span data-ppcond="543">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="544">544</th><td>  DenseSet&lt;<em>unsigned</em>&gt; PhiRegisters;</td></tr>
<tr><th id="545">545</th><td><u>#<span data-ppcond="543">endif</span></u></td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="73MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="73MBB" data-ref-filename="73MBB">MBB</dfn> : *<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MF">MF</a>) {</td></tr>
<tr><th id="548">548</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="74MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="74MI" data-ref-filename="74MI">MI</dfn> : <a class="local col3 ref" href="#73MBB" title='MBB' data-ref="73MBB" data-ref-filename="73MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4phisEv" title='llvm::MachineBasicBlock::phis' data-ref="_ZN4llvm17MachineBasicBlock4phisEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4phisEv">phis</a>()) {</td></tr>
<tr><th id="549">549</th><td>      <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies7isVreg1EN4llvm8RegisterE" title='(anonymous namespace)::SILowerI1Copies::isVreg1' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies7isVreg1EN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies7isVreg1EN4llvm8RegisterE">isVreg1</a>(<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI" data-ref-filename="74MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="550">550</th><td>        <a class="local col9 ref" href="#69Vreg1Phis" title='Vreg1Phis' data-ref="69Vreg1Phis" data-ref-filename="69Vreg1Phis">Vreg1Phis</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI" data-ref-filename="74MI">MI</a>);</td></tr>
<tr><th id="551">551</th><td>    }</td></tr>
<tr><th id="552">552</th><td>  }</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="75PrevMBB" title='PrevMBB' data-type='llvm::MachineBasicBlock *' data-ref="75PrevMBB" data-ref-filename="75PrevMBB">PrevMBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="555">555</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="76MI" title='MI' data-type='llvm::MachineInstr *' data-ref="76MI" data-ref-filename="76MI">MI</dfn> : <a class="local col9 ref" href="#69Vreg1Phis" title='Vreg1Phis' data-ref="69Vreg1Phis" data-ref-filename="69Vreg1Phis">Vreg1Phis</a>) {</td></tr>
<tr><th id="556">556</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="77MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="77MBB" data-ref-filename="77MBB">MBB</dfn> = *<a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="557">557</th><td>    <b>if</b> (&amp;<a class="local col7 ref" href="#77MBB" title='MBB' data-ref="77MBB" data-ref-filename="77MBB">MBB</a> != <a class="local col5 ref" href="#75PrevMBB" title='PrevMBB' data-ref="75PrevMBB" data-ref-filename="75PrevMBB">PrevMBB</a>) {</td></tr>
<tr><th id="558">558</th><td>      <a class="local col7 ref" href="#67LF" title='LF' data-ref="67LF" data-ref-filename="67LF">LF</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_110LoopFinder10initializeERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::LoopFinder::initialize' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinder10initializeERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_110LoopFinder10initializeERN4llvm17MachineBasicBlockE">initialize</a>(<span class='refarg'><a class="local col7 ref" href="#77MBB" title='MBB' data-ref="77MBB" data-ref-filename="77MBB">MBB</a></span>);</td></tr>
<tr><th id="559">559</th><td>      <a class="local col5 ref" href="#75PrevMBB" title='PrevMBB' data-ref="75PrevMBB" data-ref-filename="75PrevMBB">PrevMBB</a> = &amp;<a class="local col7 ref" href="#77MBB" title='MBB' data-ref="77MBB" data-ref-filename="77MBB">MBB</a>;</td></tr>
<tr><th id="560">560</th><td>    }</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Lower PHI: "</q> &lt;&lt; *MI);</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="78DstReg" title='DstReg' data-type='llvm::Register' data-ref="78DstReg" data-ref-filename="78DstReg">DstReg</dfn> = <a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="565">565</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#78DstReg" title='DstReg' data-ref="78DstReg" data-ref-filename="78DstReg">DstReg</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::IsWave32" title='(anonymous namespace)::SILowerI1Copies::IsWave32' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::IsWave32" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..IsWave32">IsWave32</a> ? &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a></td></tr>
<tr><th id="566">566</th><td>                                      : &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>);</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>    <i>// Collect incoming values.</i></td></tr>
<tr><th id="569">569</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="79i" title='i' data-type='unsigned int' data-ref="79i" data-ref-filename="79i">i</dfn> = <var>1</var>; <a class="local col9 ref" href="#79i" title='i' data-ref="79i" data-ref-filename="79i">i</a> &lt; <a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#79i" title='i' data-ref="79i" data-ref-filename="79i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="570">570</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(i + <var>1</var> &lt; MI-&gt;getNumOperands());</td></tr>
<tr><th id="571">571</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="80IncomingReg" title='IncomingReg' data-type='llvm::Register' data-ref="80IncomingReg" data-ref-filename="80IncomingReg">IncomingReg</dfn> = <a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#79i" title='i' data-ref="79i" data-ref-filename="79i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="572">572</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="81IncomingMBB" title='IncomingMBB' data-type='llvm::MachineBasicBlock *' data-ref="81IncomingMBB" data-ref-filename="81IncomingMBB">IncomingMBB</dfn> = <a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#79i" title='i' data-ref="79i" data-ref-filename="79i">i</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="573">573</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="82IncomingDef" title='IncomingDef' data-type='llvm::MachineInstr *' data-ref="82IncomingDef" data-ref-filename="82IncomingDef">IncomingDef</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#80IncomingReg" title='IncomingReg' data-ref="80IncomingReg" data-ref-filename="80IncomingReg">IncomingReg</a>);</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>      <b>if</b> (<a class="local col2 ref" href="#82IncomingDef" title='IncomingDef' data-ref="82IncomingDef" data-ref-filename="82IncomingDef">IncomingDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>) {</td></tr>
<tr><th id="576">576</th><td>        <a class="local col0 ref" href="#80IncomingReg" title='IncomingReg' data-ref="80IncomingReg" data-ref-filename="80IncomingReg">IncomingReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#82IncomingDef" title='IncomingDef' data-ref="82IncomingDef" data-ref-filename="82IncomingDef">IncomingDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="577">577</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isLaneMaskReg(IncomingReg) || isVreg1(IncomingReg));</td></tr>
<tr><th id="578">578</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!IncomingDef-&gt;getOperand(<var>1</var>).getSubReg());</td></tr>
<tr><th id="579">579</th><td>      } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#82IncomingDef" title='IncomingDef' data-ref="82IncomingDef" data-ref-filename="82IncomingDef">IncomingDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::IMPLICIT_DEF" title='llvm::AMDGPU::IMPLICIT_DEF' data-ref="llvm::AMDGPU::IMPLICIT_DEF" data-ref-filename="llvm..AMDGPU..IMPLICIT_DEF">IMPLICIT_DEF</a>) {</td></tr>
<tr><th id="580">580</th><td>        <b>continue</b>;</td></tr>
<tr><th id="581">581</th><td>      } <b>else</b> {</td></tr>
<tr><th id="582">582</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(IncomingDef-&gt;isPHI() || PhiRegisters.count(IncomingReg));</td></tr>
<tr><th id="583">583</th><td>      }</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>      <a class="local col0 ref" href="#70IncomingBlocks" title='IncomingBlocks' data-ref="70IncomingBlocks" data-ref-filename="70IncomingBlocks">IncomingBlocks</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col1 ref" href="#81IncomingMBB" title='IncomingMBB' data-ref="81IncomingMBB" data-ref-filename="81IncomingMBB">IncomingMBB</a>);</td></tr>
<tr><th id="586">586</th><td>      <a class="local col1 ref" href="#71IncomingRegs" title='IncomingRegs' data-ref="71IncomingRegs" data-ref-filename="71IncomingRegs">IncomingRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#80IncomingReg" title='IncomingReg' data-ref="80IncomingReg" data-ref-filename="80IncomingReg">IncomingReg</a>);</td></tr>
<tr><th id="587">587</th><td>    }</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><u>#<span data-ppcond="589">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="590">590</th><td>    PhiRegisters.insert(DstReg);</td></tr>
<tr><th id="591">591</th><td><u>#<span data-ppcond="589">endif</span></u></td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>    <i>// Phis in a loop that are observed outside the loop receive a simple but</i></td></tr>
<tr><th id="594">594</th><td><i>    // conservatively correct treatment.</i></td></tr>
<tr><th id="595">595</th><td>    <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="local col3 decl" id="83DomBlocks" title='DomBlocks' data-type='std::vector&lt;MachineBasicBlock *&gt;' data-ref="83DomBlocks" data-ref-filename="83DomBlocks">DomBlocks</dfn> = <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ESt16initializer_listIT_ERKT0_" data-ref-filename="_ZNSt6vectorC1ESt16initializer_listIT_ERKT0_"></span>{&amp;<a class="local col7 ref" href="#77MBB" title='MBB' data-ref="77MBB" data-ref-filename="77MBB">MBB</a>};</td></tr>
<tr><th id="596">596</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="84Use" title='Use' data-type='llvm::MachineInstr &amp;' data-ref="84Use" data-ref-filename="84Use">Use</dfn> : <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE">use_instructions</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#78DstReg" title='DstReg' data-ref="78DstReg" data-ref-filename="78DstReg">DstReg</a>))</td></tr>
<tr><th id="597">597</th><td>      <a class="local col3 ref" href="#83DomBlocks" title='DomBlocks' data-ref="83DomBlocks" data-ref-filename="83DomBlocks">DomBlocks</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<a class="local col4 ref" href="#84Use" title='Use' data-ref="84Use" data-ref-filename="84Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="85PostDomBound" title='PostDomBound' data-type='llvm::MachineBasicBlock *' data-ref="85PostDomBound" data-ref-filename="85PostDomBound">PostDomBound</dfn> =</td></tr>
<tr><th id="600">600</th><td>        <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::PDT" title='(anonymous namespace)::SILowerI1Copies::PDT' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::PDT" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..PDT">PDT</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree26findNearestCommonDominatorENS_8ArrayRefIPNS_17MachineBasicBlockEEE" title='llvm::MachinePostDominatorTree::findNearestCommonDominator' data-ref="_ZNK4llvm24MachinePostDominatorTree26findNearestCommonDominatorENS_8ArrayRefIPNS_17MachineBasicBlockEEE" data-ref-filename="_ZNK4llvm24MachinePostDominatorTree26findNearestCommonDominatorENS_8ArrayRefIPNS_17MachineBasicBlockEEE">findNearestCommonDominator</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E"></a><a class="local col3 ref" href="#83DomBlocks" title='DomBlocks' data-ref="83DomBlocks" data-ref-filename="83DomBlocks">DomBlocks</a>);</td></tr>
<tr><th id="601">601</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="86FoundLoopLevel" title='FoundLoopLevel' data-type='unsigned int' data-ref="86FoundLoopLevel" data-ref-filename="86FoundLoopLevel">FoundLoopLevel</dfn> = <a class="local col7 ref" href="#67LF" title='LF' data-ref="67LF" data-ref-filename="67LF">LF</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::LoopFinder::findLoop' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE">findLoop</a>(<a class="local col5 ref" href="#85PostDomBound" title='PostDomBound' data-ref="85PostDomBound" data-ref-filename="85PostDomBound">PostDomBound</a>);</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>    <a class="local col6 ref" href="#66SSAUpdater" title='SSAUpdater' data-ref="66SSAUpdater" data-ref-filename="66SSAUpdater">SSAUpdater</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater10InitializeENS_8RegisterE" title='llvm::MachineSSAUpdater::Initialize' data-ref="_ZN4llvm17MachineSSAUpdater10InitializeENS_8RegisterE" data-ref-filename="_ZN4llvm17MachineSSAUpdater10InitializeENS_8RegisterE">Initialize</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#78DstReg" title='DstReg' data-ref="78DstReg" data-ref-filename="78DstReg">DstReg</a>);</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>    <b>if</b> (<a class="local col6 ref" href="#86FoundLoopLevel" title='FoundLoopLevel' data-ref="86FoundLoopLevel" data-ref-filename="86FoundLoopLevel">FoundLoopLevel</a>) {</td></tr>
<tr><th id="606">606</th><td>      <a class="local col7 ref" href="#67LF" title='LF' data-ref="67LF" data-ref-filename="67LF">LF</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::LoopFinder::addLoopEntries' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE" data-ref-filename="_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE">addLoopEntries</a>(<a class="local col6 ref" href="#86FoundLoopLevel" title='FoundLoopLevel' data-ref="86FoundLoopLevel" data-ref-filename="86FoundLoopLevel">FoundLoopLevel</a>, <span class='refarg'><a class="local col6 ref" href="#66SSAUpdater" title='SSAUpdater' data-ref="66SSAUpdater" data-ref-filename="66SSAUpdater">SSAUpdater</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col0 ref" href="#70IncomingBlocks" title='IncomingBlocks' data-ref="70IncomingBlocks" data-ref-filename="70IncomingBlocks">IncomingBlocks</a>);</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="87i" title='i' data-type='unsigned int' data-ref="87i" data-ref-filename="87i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#87i" title='i' data-ref="87i" data-ref-filename="87i">i</a> &lt; <a class="local col1 ref" href="#71IncomingRegs" title='IncomingRegs' data-ref="71IncomingRegs" data-ref-filename="71IncomingRegs">IncomingRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col7 ref" href="#87i" title='i' data-ref="87i" data-ref-filename="87i">i</a>) {</td></tr>
<tr><th id="609">609</th><td>        <a class="local col2 ref" href="#72IncomingUpdated" title='IncomingUpdated' data-ref="72IncomingUpdated" data-ref-filename="72IncomingUpdated">IncomingUpdated</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="tu ref fn" href="#_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" title='createLaneMaskReg' data-use='c' data-ref="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" data-ref-filename="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE">createLaneMaskReg</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MF">MF</a></span>));</td></tr>
<tr><th id="610">610</th><td>        <a class="local col6 ref" href="#66SSAUpdater" title='SSAUpdater' data-ref="66SSAUpdater" data-ref-filename="66SSAUpdater">SSAUpdater</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE" data-ref-filename="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE">AddAvailableValue</a>(<a class="local col0 ref" href="#70IncomingBlocks" title='IncomingBlocks' data-ref="70IncomingBlocks" data-ref-filename="70IncomingBlocks">IncomingBlocks</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#87i" title='i' data-ref="87i" data-ref-filename="87i">i</a>]</a>,</td></tr>
<tr><th id="611">611</th><td>                                     <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#72IncomingUpdated" title='IncomingUpdated' data-ref="72IncomingUpdated" data-ref-filename="72IncomingUpdated">IncomingUpdated</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>());</td></tr>
<tr><th id="612">612</th><td>      }</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="88i" title='i' data-type='unsigned int' data-ref="88i" data-ref-filename="88i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#88i" title='i' data-ref="88i" data-ref-filename="88i">i</a> &lt; <a class="local col1 ref" href="#71IncomingRegs" title='IncomingRegs' data-ref="71IncomingRegs" data-ref-filename="71IncomingRegs">IncomingRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col8 ref" href="#88i" title='i' data-ref="88i" data-ref-filename="88i">i</a>) {</td></tr>
<tr><th id="615">615</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="89IMBB" title='IMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="89IMBB" data-ref-filename="89IMBB">IMBB</dfn> = *<a class="local col0 ref" href="#70IncomingBlocks" title='IncomingBlocks' data-ref="70IncomingBlocks" data-ref-filename="70IncomingBlocks">IncomingBlocks</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#88i" title='i' data-ref="88i" data-ref-filename="88i">i</a>]</a>;</td></tr>
<tr><th id="616">616</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj" title='(anonymous namespace)::SILowerI1Copies::buildMergeLaneMasks' data-use='c' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj" data-ref-filename="_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj">buildMergeLaneMasks</a>(</td></tr>
<tr><th id="617">617</th><td>            <span class='refarg'><a class="local col9 ref" href="#89IMBB" title='IMBB' data-ref="89IMBB" data-ref-filename="89IMBB">IMBB</a></span>, <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SILowerI1Copies::getSaluInsertionAtEnd' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE">getSaluInsertionAtEnd</a>(<span class='refarg'><a class="local col9 ref" href="#89IMBB" title='IMBB' data-ref="89IMBB" data-ref-filename="89IMBB">IMBB</a></span>), <a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">{</a>}, <a class="local col2 ref" href="#72IncomingUpdated" title='IncomingUpdated' data-ref="72IncomingUpdated" data-ref-filename="72IncomingUpdated">IncomingUpdated</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#88i" title='i' data-ref="88i" data-ref-filename="88i">i</a>]</a>,</td></tr>
<tr><th id="618">618</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#66SSAUpdater" title='SSAUpdater' data-ref="66SSAUpdater" data-ref-filename="66SSAUpdater">SSAUpdater</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE" title='llvm::MachineSSAUpdater::GetValueInMiddleOfBlock' data-ref="_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE">GetValueInMiddleOfBlock</a>(&amp;<a class="local col9 ref" href="#89IMBB" title='IMBB' data-ref="89IMBB" data-ref-filename="89IMBB">IMBB</a>), <a class="local col1 ref" href="#71IncomingRegs" title='IncomingRegs' data-ref="71IncomingRegs" data-ref-filename="71IncomingRegs">IncomingRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#88i" title='i' data-ref="88i" data-ref-filename="88i">i</a>]</a>);</td></tr>
<tr><th id="619">619</th><td>      }</td></tr>
<tr><th id="620">620</th><td>    } <b>else</b> {</td></tr>
<tr><th id="621">621</th><td>      <i>// The phi is not observed from outside a loop. Use a more accurate</i></td></tr>
<tr><th id="622">622</th><td><i>      // lowering.</i></td></tr>
<tr><th id="623">623</th><td>      <a class="local col8 ref" href="#68PIA" title='PIA' data-ref="68PIA" data-ref-filename="68PIA">PIA</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_119PhiIncomingAnalysis7analyzeERN4llvm17MachineBasicBlockENS1_8ArrayRefIPS2_EE" title='(anonymous namespace)::PhiIncomingAnalysis::analyze' data-use='c' data-ref="_ZN12_GLOBAL__N_119PhiIncomingAnalysis7analyzeERN4llvm17MachineBasicBlockENS1_8ArrayRefIPS2_EE" data-ref-filename="_ZN12_GLOBAL__N_119PhiIncomingAnalysis7analyzeERN4llvm17MachineBasicBlockENS1_8ArrayRefIPS2_EE">analyze</a>(<span class='refarg'><a class="local col7 ref" href="#77MBB" title='MBB' data-ref="77MBB" data-ref-filename="77MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col0 ref" href="#70IncomingBlocks" title='IncomingBlocks' data-ref="70IncomingBlocks" data-ref-filename="70IncomingBlocks">IncomingBlocks</a>);</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="90MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="90MBB" data-ref-filename="90MBB">MBB</dfn> : <a class="local col8 ref" href="#68PIA" title='PIA' data-ref="68PIA" data-ref-filename="68PIA">PIA</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_119PhiIncomingAnalysis12predecessorsEv" title='(anonymous namespace)::PhiIncomingAnalysis::predecessors' data-use='c' data-ref="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis12predecessorsEv" data-ref-filename="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis12predecessorsEv">predecessors</a>())</td></tr>
<tr><th id="626">626</th><td>        <a class="local col6 ref" href="#66SSAUpdater" title='SSAUpdater' data-ref="66SSAUpdater" data-ref-filename="66SSAUpdater">SSAUpdater</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE" data-ref-filename="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE">AddAvailableValue</a>(<a class="local col0 ref" href="#90MBB" title='MBB' data-ref="90MBB" data-ref-filename="90MBB">MBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu ref fn" href="#_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE" title='insertUndefLaneMask' data-use='c' data-ref="_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE" data-ref-filename="_ZL19insertUndefLaneMaskRN4llvm17MachineBasicBlockE">insertUndefLaneMask</a>(<span class='refarg'>*<a class="local col0 ref" href="#90MBB" title='MBB' data-ref="90MBB" data-ref-filename="90MBB">MBB</a></span>));</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="91i" title='i' data-type='unsigned int' data-ref="91i" data-ref-filename="91i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#91i" title='i' data-ref="91i" data-ref-filename="91i">i</a> &lt; <a class="local col1 ref" href="#71IncomingRegs" title='IncomingRegs' data-ref="71IncomingRegs" data-ref-filename="71IncomingRegs">IncomingRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col1 ref" href="#91i" title='i' data-ref="91i" data-ref-filename="91i">i</a>) {</td></tr>
<tr><th id="629">629</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="92IMBB" title='IMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="92IMBB" data-ref-filename="92IMBB">IMBB</dfn> = *<a class="local col0 ref" href="#70IncomingBlocks" title='IncomingBlocks' data-ref="70IncomingBlocks" data-ref-filename="70IncomingBlocks">IncomingBlocks</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#91i" title='i' data-ref="91i" data-ref-filename="91i">i</a>]</a>;</td></tr>
<tr><th id="630">630</th><td>        <b>if</b> (<a class="local col8 ref" href="#68PIA" title='PIA' data-ref="68PIA" data-ref-filename="68PIA">PIA</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_119PhiIncomingAnalysis8isSourceERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::PhiIncomingAnalysis::isSource' data-use='c' data-ref="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis8isSourceERN4llvm17MachineBasicBlockE" data-ref-filename="_ZNK12_GLOBAL__N_119PhiIncomingAnalysis8isSourceERN4llvm17MachineBasicBlockE">isSource</a>(<span class='refarg'><a class="local col2 ref" href="#92IMBB" title='IMBB' data-ref="92IMBB" data-ref-filename="92IMBB">IMBB</a></span>)) {</td></tr>
<tr><th id="631">631</th><td>          <a class="local col2 ref" href="#72IncomingUpdated" title='IncomingUpdated' data-ref="72IncomingUpdated" data-ref-filename="72IncomingUpdated">IncomingUpdated</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<var>0</var>);</td></tr>
<tr><th id="632">632</th><td>          <a class="local col6 ref" href="#66SSAUpdater" title='SSAUpdater' data-ref="66SSAUpdater" data-ref-filename="66SSAUpdater">SSAUpdater</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE" data-ref-filename="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE">AddAvailableValue</a>(&amp;<a class="local col2 ref" href="#92IMBB" title='IMBB' data-ref="92IMBB" data-ref-filename="92IMBB">IMBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#71IncomingRegs" title='IncomingRegs' data-ref="71IncomingRegs" data-ref-filename="71IncomingRegs">IncomingRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#91i" title='i' data-ref="91i" data-ref-filename="91i">i</a>]</a>);</td></tr>
<tr><th id="633">633</th><td>        } <b>else</b> {</td></tr>
<tr><th id="634">634</th><td>          <a class="local col2 ref" href="#72IncomingUpdated" title='IncomingUpdated' data-ref="72IncomingUpdated" data-ref-filename="72IncomingUpdated">IncomingUpdated</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="tu ref fn" href="#_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" title='createLaneMaskReg' data-use='c' data-ref="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" data-ref-filename="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE">createLaneMaskReg</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MF">MF</a></span>));</td></tr>
<tr><th id="635">635</th><td>          <a class="local col6 ref" href="#66SSAUpdater" title='SSAUpdater' data-ref="66SSAUpdater" data-ref-filename="66SSAUpdater">SSAUpdater</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE" data-ref-filename="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE">AddAvailableValue</a>(&amp;<a class="local col2 ref" href="#92IMBB" title='IMBB' data-ref="92IMBB" data-ref-filename="92IMBB">IMBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#72IncomingUpdated" title='IncomingUpdated' data-ref="72IncomingUpdated" data-ref-filename="72IncomingUpdated">IncomingUpdated</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>());</td></tr>
<tr><th id="636">636</th><td>        }</td></tr>
<tr><th id="637">637</th><td>      }</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="93i" title='i' data-type='unsigned int' data-ref="93i" data-ref-filename="93i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#93i" title='i' data-ref="93i" data-ref-filename="93i">i</a> &lt; <a class="local col1 ref" href="#71IncomingRegs" title='IncomingRegs' data-ref="71IncomingRegs" data-ref-filename="71IncomingRegs">IncomingRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col3 ref" href="#93i" title='i' data-ref="93i" data-ref-filename="93i">i</a>) {</td></tr>
<tr><th id="640">640</th><td>        <b>if</b> (!<a class="local col2 ref" href="#72IncomingUpdated" title='IncomingUpdated' data-ref="72IncomingUpdated" data-ref-filename="72IncomingUpdated">IncomingUpdated</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#93i" title='i' data-ref="93i" data-ref-filename="93i">i</a>]</a>)</td></tr>
<tr><th id="641">641</th><td>          <b>continue</b>;</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="94IMBB" title='IMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="94IMBB" data-ref-filename="94IMBB">IMBB</dfn> = *<a class="local col0 ref" href="#70IncomingBlocks" title='IncomingBlocks' data-ref="70IncomingBlocks" data-ref-filename="70IncomingBlocks">IncomingBlocks</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#93i" title='i' data-ref="93i" data-ref-filename="93i">i</a>]</a>;</td></tr>
<tr><th id="644">644</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj" title='(anonymous namespace)::SILowerI1Copies::buildMergeLaneMasks' data-use='c' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj" data-ref-filename="_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj">buildMergeLaneMasks</a>(</td></tr>
<tr><th id="645">645</th><td>            <span class='refarg'><a class="local col4 ref" href="#94IMBB" title='IMBB' data-ref="94IMBB" data-ref-filename="94IMBB">IMBB</a></span>, <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SILowerI1Copies::getSaluInsertionAtEnd' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE">getSaluInsertionAtEnd</a>(<span class='refarg'><a class="local col4 ref" href="#94IMBB" title='IMBB' data-ref="94IMBB" data-ref-filename="94IMBB">IMBB</a></span>), <a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">{</a>}, <a class="local col2 ref" href="#72IncomingUpdated" title='IncomingUpdated' data-ref="72IncomingUpdated" data-ref-filename="72IncomingUpdated">IncomingUpdated</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#93i" title='i' data-ref="93i" data-ref-filename="93i">i</a>]</a>,</td></tr>
<tr><th id="646">646</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#66SSAUpdater" title='SSAUpdater' data-ref="66SSAUpdater" data-ref-filename="66SSAUpdater">SSAUpdater</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE" title='llvm::MachineSSAUpdater::GetValueInMiddleOfBlock' data-ref="_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE">GetValueInMiddleOfBlock</a>(&amp;<a class="local col4 ref" href="#94IMBB" title='IMBB' data-ref="94IMBB" data-ref-filename="94IMBB">IMBB</a>), <a class="local col1 ref" href="#71IncomingRegs" title='IncomingRegs' data-ref="71IncomingRegs" data-ref-filename="71IncomingRegs">IncomingRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#93i" title='i' data-ref="93i" data-ref-filename="93i">i</a>]</a>);</td></tr>
<tr><th id="647">647</th><td>      }</td></tr>
<tr><th id="648">648</th><td>    }</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="95NewReg" title='NewReg' data-type='llvm::Register' data-ref="95NewReg" data-ref-filename="95NewReg">NewReg</dfn> = <a class="local col6 ref" href="#66SSAUpdater" title='SSAUpdater' data-ref="66SSAUpdater" data-ref-filename="66SSAUpdater">SSAUpdater</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE" title='llvm::MachineSSAUpdater::GetValueInMiddleOfBlock' data-ref="_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE">GetValueInMiddleOfBlock</a>(&amp;<a class="local col7 ref" href="#77MBB" title='MBB' data-ref="77MBB" data-ref-filename="77MBB">MBB</a>);</td></tr>
<tr><th id="651">651</th><td>    <b>if</b> (<a class="local col5 ref" href="#95NewReg" title='NewReg' data-ref="95NewReg" data-ref-filename="95NewReg">NewReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col8 ref" href="#78DstReg" title='DstReg' data-ref="78DstReg" data-ref-filename="78DstReg">DstReg</a>) {</td></tr>
<tr><th id="652">652</th><td>      <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#95NewReg" title='NewReg' data-ref="95NewReg" data-ref-filename="95NewReg">NewReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#78DstReg" title='DstReg' data-ref="78DstReg" data-ref-filename="78DstReg">DstReg</a>);</td></tr>
<tr><th id="653">653</th><td>      <a class="local col6 ref" href="#76MI" title='MI' data-ref="76MI" data-ref-filename="76MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="654">654</th><td>    }</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>    <a class="local col0 ref" href="#70IncomingBlocks" title='IncomingBlocks' data-ref="70IncomingBlocks" data-ref-filename="70IncomingBlocks">IncomingBlocks</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="657">657</th><td>    <a class="local col1 ref" href="#71IncomingRegs" title='IncomingRegs' data-ref="71IncomingRegs" data-ref-filename="71IncomingRegs">IncomingRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="658">658</th><td>    <a class="local col2 ref" href="#72IncomingUpdated" title='IncomingUpdated' data-ref="72IncomingUpdated" data-ref-filename="72IncomingUpdated">IncomingUpdated</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="659">659</th><td>  }</td></tr>
<tr><th id="660">660</th><td>}</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies" data-ref-filename="(anonymousnamespace)..SILowerI1Copies">SILowerI1Copies</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev" title='(anonymous namespace)::SILowerI1Copies::lowerCopiesToI1' data-type='void (anonymous namespace)::SILowerI1Copies::lowerCopiesToI1()' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev" data-ref-filename="_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev">lowerCopiesToI1</dfn>() {</td></tr>
<tr><th id="663">663</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#llvm::MachineSSAUpdater" title='llvm::MachineSSAUpdater' data-ref="llvm::MachineSSAUpdater" data-ref-filename="llvm..MachineSSAUpdater">MachineSSAUpdater</a> <dfn class="local col6 decl" id="96SSAUpdater" title='SSAUpdater' data-type='llvm::MachineSSAUpdater' data-ref="96SSAUpdater" data-ref-filename="96SSAUpdater">SSAUpdater</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdaterC1ERNS_15MachineFunctionEPNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::MachineSSAUpdater::MachineSSAUpdater' data-ref="_ZN4llvm17MachineSSAUpdaterC1ERNS_15MachineFunctionEPNS_15SmallVectorImplIPNS_12MachineInstrEEE" data-ref-filename="_ZN4llvm17MachineSSAUpdaterC1ERNS_15MachineFunctionEPNS_15SmallVectorImplIPNS_12MachineInstrEEE">(</a>*<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MF">MF</a>);</td></tr>
<tr><th id="664">664</th><td>  <a class="tu type" href="#(anonymousnamespace)::LoopFinder" title='(anonymous namespace)::LoopFinder' data-ref="(anonymousnamespace)::LoopFinder" data-ref-filename="(anonymousnamespace)..LoopFinder">LoopFinder</a> <dfn class="local col7 decl" id="97LF" title='LF' data-type='(anonymous namespace)::LoopFinder' data-ref="97LF" data-ref-filename="97LF">LF</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_110LoopFinderC1ERN4llvm20MachineDominatorTreeERNS1_24MachinePostDominatorTreeE" title='(anonymous namespace)::LoopFinder::LoopFinder' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinderC1ERN4llvm20MachineDominatorTreeERNS1_24MachinePostDominatorTreeE" data-ref-filename="_ZN12_GLOBAL__N_110LoopFinderC1ERN4llvm20MachineDominatorTreeERNS1_24MachinePostDominatorTreeE">(</a>*<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::DT" title='(anonymous namespace)::SILowerI1Copies::DT' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::DT" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..DT">DT</a>, *<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::PDT" title='(anonymous namespace)::SILowerI1Copies::PDT' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::PDT" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..PDT">PDT</a>);</td></tr>
<tr><th id="665">665</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="98DeadCopies" title='DeadCopies' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="98DeadCopies" data-ref-filename="98DeadCopies">DeadCopies</dfn>;</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="99MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="99MBB" data-ref-filename="99MBB">MBB</dfn> : *<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MF">MF</a>) {</td></tr>
<tr><th id="668">668</th><td>    <a class="local col7 ref" href="#97LF" title='LF' data-ref="97LF" data-ref-filename="97LF">LF</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_110LoopFinder10initializeERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::LoopFinder::initialize' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinder10initializeERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_110LoopFinder10initializeERN4llvm17MachineBasicBlockE">initialize</a>(<span class='refarg'><a class="local col9 ref" href="#99MBB" title='MBB' data-ref="99MBB" data-ref-filename="99MBB">MBB</a></span>);</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="100MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="100MI" data-ref-filename="100MI">MI</dfn> : <a class="local col9 ref" href="#99MBB" title='MBB' data-ref="99MBB" data-ref-filename="99MBB">MBB</a>) {</td></tr>
<tr><th id="671">671</th><td>      <b>if</b> (<a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI" data-ref-filename="100MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::IMPLICIT_DEF" title='llvm::AMDGPU::IMPLICIT_DEF' data-ref="llvm::AMDGPU::IMPLICIT_DEF" data-ref-filename="llvm..AMDGPU..IMPLICIT_DEF">IMPLICIT_DEF</a> &amp;&amp;</td></tr>
<tr><th id="672">672</th><td>          <a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI" data-ref-filename="100MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>)</td></tr>
<tr><th id="673">673</th><td>        <b>continue</b>;</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="101DstReg" title='DstReg' data-type='llvm::Register' data-ref="101DstReg" data-ref-filename="101DstReg">DstReg</dfn> = <a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI" data-ref-filename="100MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="676">676</th><td>      <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies7isVreg1EN4llvm8RegisterE" title='(anonymous namespace)::SILowerI1Copies::isVreg1' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies7isVreg1EN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies7isVreg1EN4llvm8RegisterE">isVreg1</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#101DstReg" title='DstReg' data-ref="101DstReg" data-ref-filename="101DstReg">DstReg</a>))</td></tr>
<tr><th id="677">677</th><td>        <b>continue</b>;</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9use_emptyENS_8RegisterE">use_empty</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#101DstReg" title='DstReg' data-ref="101DstReg" data-ref-filename="101DstReg">DstReg</a>)) {</td></tr>
<tr><th id="680">680</th><td>        <a class="local col8 ref" href="#98DeadCopies" title='DeadCopies' data-ref="98DeadCopies" data-ref-filename="98DeadCopies">DeadCopies</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI" data-ref-filename="100MI">MI</a>);</td></tr>
<tr><th id="681">681</th><td>        <b>continue</b>;</td></tr>
<tr><th id="682">682</th><td>      }</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Lower Other: "</q> &lt;&lt; MI);</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>      <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#101DstReg" title='DstReg' data-ref="101DstReg" data-ref-filename="101DstReg">DstReg</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::IsWave32" title='(anonymous namespace)::SILowerI1Copies::IsWave32' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::IsWave32" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..IsWave32">IsWave32</a> ? &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a></td></tr>
<tr><th id="687">687</th><td>                                        : &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>);</td></tr>
<tr><th id="688">688</th><td>      <b>if</b> (<a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI" data-ref-filename="100MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::IMPLICIT_DEF" title='llvm::AMDGPU::IMPLICIT_DEF' data-ref="llvm::AMDGPU::IMPLICIT_DEF" data-ref-filename="llvm..AMDGPU..IMPLICIT_DEF">IMPLICIT_DEF</a>)</td></tr>
<tr><th id="689">689</th><td>        <b>continue</b>;</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td>      <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="102DL" title='DL' data-type='llvm::DebugLoc' data-ref="102DL" data-ref-filename="102DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI" data-ref-filename="100MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="692">692</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="103SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="103SrcReg" data-ref-filename="103SrcReg">SrcReg</dfn> = <a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI" data-ref-filename="100MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="693">693</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MI.getOperand(<var>1</var>).getSubReg());</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>      <b>if</b> (!<a class="local col3 ref" href="#103SrcReg" title='SrcReg' data-ref="103SrcReg" data-ref-filename="103SrcReg">SrcReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() || (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj" title='(anonymous namespace)::SILowerI1Copies::isLaneMaskReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj">isLaneMaskReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#103SrcReg" title='SrcReg' data-ref="103SrcReg" data-ref-filename="103SrcReg">SrcReg</a>) &amp;&amp; !<a class="tu member fn" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies7isVreg1EN4llvm8RegisterE" title='(anonymous namespace)::SILowerI1Copies::isVreg1' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies7isVreg1EN4llvm8RegisterE" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies7isVreg1EN4llvm8RegisterE">isVreg1</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#103SrcReg" title='SrcReg' data-ref="103SrcReg" data-ref-filename="103SrcReg">SrcReg</a>))) {</td></tr>
<tr><th id="696">696</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TII-&gt;getRegisterInfo().getRegSizeInBits(SrcReg, *MRI) == <var>32</var>);</td></tr>
<tr><th id="697">697</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="104TmpReg" title='TmpReg' data-type='unsigned int' data-ref="104TmpReg" data-ref-filename="104TmpReg">TmpReg</dfn> = <a class="tu ref fn" href="#_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" title='createLaneMaskReg' data-use='c' data-ref="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" data-ref-filename="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE">createLaneMaskReg</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MF">MF</a></span>);</td></tr>
<tr><th id="698">698</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#99MBB" title='MBB' data-ref="99MBB" data-ref-filename="99MBB">MBB</a></span>, <span class='refarg'><a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI" data-ref-filename="100MI">MI</a></span>, <a class="local col2 ref" href="#102DL" title='DL' data-ref="102DL" data-ref-filename="102DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::TII" title='(anonymous namespace)::SILowerI1Copies::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::TII" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_NE_U32_e64" title='llvm::AMDGPU::V_CMP_NE_U32_e64' data-ref="llvm::AMDGPU::V_CMP_NE_U32_e64" data-ref-filename="llvm..AMDGPU..V_CMP_NE_U32_e64">V_CMP_NE_U32_e64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#104TmpReg" title='TmpReg' data-ref="104TmpReg" data-ref-filename="104TmpReg">TmpReg</a>)</td></tr>
<tr><th id="699">699</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#103SrcReg" title='SrcReg' data-ref="103SrcReg" data-ref-filename="103SrcReg">SrcReg</a>)</td></tr>
<tr><th id="700">700</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="701">701</th><td>        <a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI" data-ref-filename="100MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#104TmpReg" title='TmpReg' data-ref="104TmpReg" data-ref-filename="104TmpReg">TmpReg</a>);</td></tr>
<tr><th id="702">702</th><td>        <a class="local col3 ref" href="#103SrcReg" title='SrcReg' data-ref="103SrcReg" data-ref-filename="103SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#104TmpReg" title='TmpReg' data-ref="104TmpReg" data-ref-filename="104TmpReg">TmpReg</a>;</td></tr>
<tr><th id="703">703</th><td>      }</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td>      <i>// Defs in a loop that are observed outside the loop must be transformed</i></td></tr>
<tr><th id="706">706</th><td><i>      // into appropriate bit manipulation.</i></td></tr>
<tr><th id="707">707</th><td>      <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="local col5 decl" id="105DomBlocks" title='DomBlocks' data-type='std::vector&lt;MachineBasicBlock *&gt;' data-ref="105DomBlocks" data-ref-filename="105DomBlocks">DomBlocks</dfn> = <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ESt16initializer_listIT_ERKT0_" data-ref-filename="_ZNSt6vectorC1ESt16initializer_listIT_ERKT0_"></span>{&amp;<a class="local col9 ref" href="#99MBB" title='MBB' data-ref="99MBB" data-ref-filename="99MBB">MBB</a>};</td></tr>
<tr><th id="708">708</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="106Use" title='Use' data-type='llvm::MachineInstr &amp;' data-ref="106Use" data-ref-filename="106Use">Use</dfn> : <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE">use_instructions</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#101DstReg" title='DstReg' data-ref="101DstReg" data-ref-filename="101DstReg">DstReg</a>))</td></tr>
<tr><th id="709">709</th><td>        <a class="local col5 ref" href="#105DomBlocks" title='DomBlocks' data-ref="105DomBlocks" data-ref-filename="105DomBlocks">DomBlocks</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<a class="local col6 ref" href="#106Use" title='Use' data-ref="106Use" data-ref-filename="106Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="107PostDomBound" title='PostDomBound' data-type='llvm::MachineBasicBlock *' data-ref="107PostDomBound" data-ref-filename="107PostDomBound">PostDomBound</dfn> =</td></tr>
<tr><th id="712">712</th><td>          <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::PDT" title='(anonymous namespace)::SILowerI1Copies::PDT' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::PDT" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..PDT">PDT</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree26findNearestCommonDominatorENS_8ArrayRefIPNS_17MachineBasicBlockEEE" title='llvm::MachinePostDominatorTree::findNearestCommonDominator' data-ref="_ZNK4llvm24MachinePostDominatorTree26findNearestCommonDominatorENS_8ArrayRefIPNS_17MachineBasicBlockEEE" data-ref-filename="_ZNK4llvm24MachinePostDominatorTree26findNearestCommonDominatorENS_8ArrayRefIPNS_17MachineBasicBlockEEE">findNearestCommonDominator</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E"></a><a class="local col5 ref" href="#105DomBlocks" title='DomBlocks' data-ref="105DomBlocks" data-ref-filename="105DomBlocks">DomBlocks</a>);</td></tr>
<tr><th id="713">713</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="108FoundLoopLevel" title='FoundLoopLevel' data-type='unsigned int' data-ref="108FoundLoopLevel" data-ref-filename="108FoundLoopLevel">FoundLoopLevel</dfn> = <a class="local col7 ref" href="#97LF" title='LF' data-ref="97LF" data-ref-filename="97LF">LF</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::LoopFinder::findLoop' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_110LoopFinder8findLoopEPN4llvm17MachineBasicBlockE">findLoop</a>(<a class="local col7 ref" href="#107PostDomBound" title='PostDomBound' data-ref="107PostDomBound" data-ref-filename="107PostDomBound">PostDomBound</a>);</td></tr>
<tr><th id="714">714</th><td>      <b>if</b> (<a class="local col8 ref" href="#108FoundLoopLevel" title='FoundLoopLevel' data-ref="108FoundLoopLevel" data-ref-filename="108FoundLoopLevel">FoundLoopLevel</a>) {</td></tr>
<tr><th id="715">715</th><td>        <a class="local col6 ref" href="#96SSAUpdater" title='SSAUpdater' data-ref="96SSAUpdater" data-ref-filename="96SSAUpdater">SSAUpdater</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater10InitializeENS_8RegisterE" title='llvm::MachineSSAUpdater::Initialize' data-ref="_ZN4llvm17MachineSSAUpdater10InitializeENS_8RegisterE" data-ref-filename="_ZN4llvm17MachineSSAUpdater10InitializeENS_8RegisterE">Initialize</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#101DstReg" title='DstReg' data-ref="101DstReg" data-ref-filename="101DstReg">DstReg</a>);</td></tr>
<tr><th id="716">716</th><td>        <a class="local col6 ref" href="#96SSAUpdater" title='SSAUpdater' data-ref="96SSAUpdater" data-ref-filename="96SSAUpdater">SSAUpdater</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE" title='llvm::MachineSSAUpdater::AddAvailableValue' data-ref="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE" data-ref-filename="_ZN4llvm17MachineSSAUpdater17AddAvailableValueEPNS_17MachineBasicBlockENS_8RegisterE">AddAvailableValue</a>(&amp;<a class="local col9 ref" href="#99MBB" title='MBB' data-ref="99MBB" data-ref-filename="99MBB">MBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#101DstReg" title='DstReg' data-ref="101DstReg" data-ref-filename="101DstReg">DstReg</a>);</td></tr>
<tr><th id="717">717</th><td>        <a class="local col7 ref" href="#97LF" title='LF' data-ref="97LF" data-ref-filename="97LF">LF</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::LoopFinder::addLoopEntries' data-use='c' data-ref="_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE" data-ref-filename="_ZN12_GLOBAL__N_110LoopFinder14addLoopEntriesEjRN4llvm17MachineSSAUpdaterENS1_8ArrayRefIPNS1_17MachineBasicBlockEEE">addLoopEntries</a>(<a class="local col8 ref" href="#108FoundLoopLevel" title='FoundLoopLevel' data-ref="108FoundLoopLevel" data-ref-filename="108FoundLoopLevel">FoundLoopLevel</a>, <span class='refarg'><a class="local col6 ref" href="#96SSAUpdater" title='SSAUpdater' data-ref="96SSAUpdater" data-ref-filename="96SSAUpdater">SSAUpdater</a></span>);</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj" title='(anonymous namespace)::SILowerI1Copies::buildMergeLaneMasks' data-use='c' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj" data-ref-filename="_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj">buildMergeLaneMasks</a>(<span class='refarg'><a class="local col9 ref" href="#99MBB" title='MBB' data-ref="99MBB" data-ref-filename="99MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI" data-ref-filename="100MI">MI</a>, <a class="local col2 ref" href="#102DL" title='DL' data-ref="102DL" data-ref-filename="102DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#101DstReg" title='DstReg' data-ref="101DstReg" data-ref-filename="101DstReg">DstReg</a>,</td></tr>
<tr><th id="720">720</th><td>                            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#96SSAUpdater" title='SSAUpdater' data-ref="96SSAUpdater" data-ref-filename="96SSAUpdater">SSAUpdater</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineSSAUpdater.h.html#_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE" title='llvm::MachineSSAUpdater::GetValueInMiddleOfBlock' data-ref="_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE">GetValueInMiddleOfBlock</a>(&amp;<a class="local col9 ref" href="#99MBB" title='MBB' data-ref="99MBB" data-ref-filename="99MBB">MBB</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#103SrcReg" title='SrcReg' data-ref="103SrcReg" data-ref-filename="103SrcReg">SrcReg</a>);</td></tr>
<tr><th id="721">721</th><td>        <a class="local col8 ref" href="#98DeadCopies" title='DeadCopies' data-ref="98DeadCopies" data-ref-filename="98DeadCopies">DeadCopies</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI" data-ref-filename="100MI">MI</a>);</td></tr>
<tr><th id="722">722</th><td>      }</td></tr>
<tr><th id="723">723</th><td>    }</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="109MI" title='MI' data-type='llvm::MachineInstr *' data-ref="109MI" data-ref-filename="109MI">MI</dfn> : <a class="local col8 ref" href="#98DeadCopies" title='DeadCopies' data-ref="98DeadCopies" data-ref-filename="98DeadCopies">DeadCopies</a>)</td></tr>
<tr><th id="726">726</th><td>      <a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI" data-ref-filename="109MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="727">727</th><td>    <a class="local col8 ref" href="#98DeadCopies" title='DeadCopies' data-ref="98DeadCopies" data-ref-filename="98DeadCopies">DeadCopies</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="728">728</th><td>  }</td></tr>
<tr><th id="729">729</th><td>}</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies" data-ref-filename="(anonymousnamespace)..SILowerI1Copies">SILowerI1Copies</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEN4llvm8RegisterERb" title='(anonymous namespace)::SILowerI1Copies::isConstantLaneMask' data-type='bool (anonymous namespace)::SILowerI1Copies::isConstantLaneMask(llvm::Register Reg, bool &amp; Val) const' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEN4llvm8RegisterERb" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEN4llvm8RegisterERb">isConstantLaneMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="110Reg" title='Reg' data-type='llvm::Register' data-ref="110Reg" data-ref-filename="110Reg">Reg</dfn>, <em>bool</em> &amp;<dfn class="local col1 decl" id="111Val" title='Val' data-type='bool &amp;' data-ref="111Val" data-ref-filename="111Val">Val</dfn>) <em>const</em> {</td></tr>
<tr><th id="732">732</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="112MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="112MI" data-ref-filename="112MI">MI</dfn>;</td></tr>
<tr><th id="733">733</th><td>  <b>for</b> (;;) {</td></tr>
<tr><th id="734">734</th><td>    <a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI" data-ref-filename="112MI">MI</a> = <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MRI" title='(anonymous namespace)::SILowerI1Copies::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MRI" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#110Reg" title='Reg' data-ref="110Reg" data-ref-filename="110Reg">Reg</a>);</td></tr>
<tr><th id="735">735</th><td>    <b>if</b> (<a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI" data-ref-filename="112MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>)</td></tr>
<tr><th id="736">736</th><td>      <b>break</b>;</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>    <a class="local col0 ref" href="#110Reg" title='Reg' data-ref="110Reg" data-ref-filename="110Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI" data-ref-filename="112MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="739">739</th><td>    <b>if</b> (!<a class="local col0 ref" href="#110Reg" title='Reg' data-ref="110Reg" data-ref-filename="110Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="740">740</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="741">741</th><td>    <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj" title='(anonymous namespace)::SILowerI1Copies::isLaneMaskReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj">isLaneMaskReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#110Reg" title='Reg' data-ref="110Reg" data-ref-filename="110Reg">Reg</a>))</td></tr>
<tr><th id="742">742</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="743">743</th><td>  }</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td>  <b>if</b> (<a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI" data-ref-filename="112MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MovOp" title='(anonymous namespace)::SILowerI1Copies::MovOp' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MovOp" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MovOp">MovOp</a>)</td></tr>
<tr><th id="746">746</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>  <b>if</b> (!<a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI" data-ref-filename="112MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="749">749</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="113Imm" title='Imm' data-type='int64_t' data-ref="113Imm" data-ref-filename="113Imm">Imm</dfn> = <a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI" data-ref-filename="112MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="752">752</th><td>  <b>if</b> (<a class="local col3 ref" href="#113Imm" title='Imm' data-ref="113Imm" data-ref-filename="113Imm">Imm</a> == <var>0</var>) {</td></tr>
<tr><th id="753">753</th><td>    <a class="local col1 ref" href="#111Val" title='Val' data-ref="111Val" data-ref-filename="111Val">Val</a> = <b>false</b>;</td></tr>
<tr><th id="754">754</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="755">755</th><td>  }</td></tr>
<tr><th id="756">756</th><td>  <b>if</b> (<a class="local col3 ref" href="#113Imm" title='Imm' data-ref="113Imm" data-ref-filename="113Imm">Imm</a> == -<var>1</var>) {</td></tr>
<tr><th id="757">757</th><td>    <a class="local col1 ref" href="#111Val" title='Val' data-ref="111Val" data-ref-filename="111Val">Val</a> = <b>true</b>;</td></tr>
<tr><th id="758">758</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="759">759</th><td>  }</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="762">762</th><td>}</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL16instrDefsUsesSCCRKN4llvm12MachineInstrERbS3_" title='instrDefsUsesSCC' data-type='void instrDefsUsesSCC(const llvm::MachineInstr &amp; MI, bool &amp; Def, bool &amp; Use)' data-ref="_ZL16instrDefsUsesSCCRKN4llvm12MachineInstrERbS3_" data-ref-filename="_ZL16instrDefsUsesSCCRKN4llvm12MachineInstrERbS3_">instrDefsUsesSCC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="114MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="114MI" data-ref-filename="114MI">MI</dfn>, <em>bool</em> &amp;<dfn class="local col5 decl" id="115Def" title='Def' data-type='bool &amp;' data-ref="115Def" data-ref-filename="115Def">Def</dfn>, <em>bool</em> &amp;<dfn class="local col6 decl" id="116Use" title='Use' data-type='bool &amp;' data-ref="116Use" data-ref-filename="116Use">Use</dfn>) {</td></tr>
<tr><th id="765">765</th><td>  <a class="local col5 ref" href="#115Def" title='Def' data-ref="115Def" data-ref-filename="115Def">Def</a> = <b>false</b>;</td></tr>
<tr><th id="766">766</th><td>  <a class="local col6 ref" href="#116Use" title='Use' data-ref="116Use" data-ref-filename="116Use">Use</a> = <b>false</b>;</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="117MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="117MO" data-ref-filename="117MO">MO</dfn> : <a class="local col4 ref" href="#114MI" title='MI' data-ref="114MI" data-ref-filename="114MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="769">769</th><td>    <b>if</b> (<a class="local col7 ref" href="#117MO" title='MO' data-ref="117MO" data-ref-filename="117MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col7 ref" href="#117MO" title='MO' data-ref="117MO" data-ref-filename="117MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>) {</td></tr>
<tr><th id="770">770</th><td>      <b>if</b> (<a class="local col7 ref" href="#117MO" title='MO' data-ref="117MO" data-ref-filename="117MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="771">771</th><td>        <a class="local col6 ref" href="#116Use" title='Use' data-ref="116Use" data-ref-filename="116Use">Use</a> = <b>true</b>;</td></tr>
<tr><th id="772">772</th><td>      <b>else</b></td></tr>
<tr><th id="773">773</th><td>        <a class="local col5 ref" href="#115Def" title='Def' data-ref="115Def" data-ref-filename="115Def">Def</a> = <b>true</b>;</td></tr>
<tr><th id="774">774</th><td>    }</td></tr>
<tr><th id="775">775</th><td>  }</td></tr>
<tr><th id="776">776</th><td>}</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE">/// Return a point at the end of the given<span class="command"> \p</span> <span class="arg">MBB</span> to insert SALU instructions</i></td></tr>
<tr><th id="779">779</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE">/// for lane mask calculation. Take terminators and SCC into account.</i></td></tr>
<tr><th id="780">780</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="781">781</th><td><a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies" data-ref-filename="(anonymousnamespace)..SILowerI1Copies">SILowerI1Copies</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SILowerI1Copies::getSaluInsertionAtEnd' data-type='MachineBasicBlock::iterator (anonymous namespace)::SILowerI1Copies::getSaluInsertionAtEnd(llvm::MachineBasicBlock &amp; MBB) const' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies21getSaluInsertionAtEndERN4llvm17MachineBasicBlockE">getSaluInsertionAtEnd</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="118MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="118MBB" data-ref-filename="118MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="782">782</th><td>  <em>auto</em> <dfn class="local col9 decl" id="119InsertionPt" title='InsertionPt' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="119InsertionPt" data-ref-filename="119InsertionPt">InsertionPt</dfn> = <a class="local col8 ref" href="#118MBB" title='MBB' data-ref="118MBB" data-ref-filename="118MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="783">783</th><td>  <em>bool</em> <dfn class="local col0 decl" id="120TerminatorsUseSCC" title='TerminatorsUseSCC' data-type='bool' data-ref="120TerminatorsUseSCC" data-ref-filename="120TerminatorsUseSCC">TerminatorsUseSCC</dfn> = <b>false</b>;</td></tr>
<tr><th id="784">784</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="121I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="121I" data-ref-filename="121I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#119InsertionPt" title='InsertionPt' data-ref="119InsertionPt" data-ref-filename="119InsertionPt">InsertionPt</a>, <dfn class="local col2 decl" id="122E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="122E" data-ref-filename="122E">E</dfn> = <a class="local col8 ref" href="#118MBB" title='MBB' data-ref="118MBB" data-ref-filename="118MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col1 ref" href="#121I" title='I' data-ref="121I" data-ref-filename="121I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#122E" title='E' data-ref="122E" data-ref-filename="122E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col1 ref" href="#121I" title='I' data-ref="121I" data-ref-filename="121I">I</a>) {</td></tr>
<tr><th id="785">785</th><td>    <em>bool</em> <dfn class="local col3 decl" id="123DefsSCC" title='DefsSCC' data-type='bool' data-ref="123DefsSCC" data-ref-filename="123DefsSCC">DefsSCC</dfn>;</td></tr>
<tr><th id="786">786</th><td>    <a class="tu ref fn" href="#_ZL16instrDefsUsesSCCRKN4llvm12MachineInstrERbS3_" title='instrDefsUsesSCC' data-use='c' data-ref="_ZL16instrDefsUsesSCCRKN4llvm12MachineInstrERbS3_" data-ref-filename="_ZL16instrDefsUsesSCCRKN4llvm12MachineInstrERbS3_">instrDefsUsesSCC</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#121I" title='I' data-ref="121I" data-ref-filename="121I">I</a>, <span class='refarg'><a class="local col3 ref" href="#123DefsSCC" title='DefsSCC' data-ref="123DefsSCC" data-ref-filename="123DefsSCC">DefsSCC</a></span>, <span class='refarg'><a class="local col0 ref" href="#120TerminatorsUseSCC" title='TerminatorsUseSCC' data-ref="120TerminatorsUseSCC" data-ref-filename="120TerminatorsUseSCC">TerminatorsUseSCC</a></span>);</td></tr>
<tr><th id="787">787</th><td>    <b>if</b> (<a class="local col0 ref" href="#120TerminatorsUseSCC" title='TerminatorsUseSCC' data-ref="120TerminatorsUseSCC" data-ref-filename="120TerminatorsUseSCC">TerminatorsUseSCC</a> || <a class="local col3 ref" href="#123DefsSCC" title='DefsSCC' data-ref="123DefsSCC" data-ref-filename="123DefsSCC">DefsSCC</a>)</td></tr>
<tr><th id="788">788</th><td>      <b>break</b>;</td></tr>
<tr><th id="789">789</th><td>  }</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>  <b>if</b> (!<a class="local col0 ref" href="#120TerminatorsUseSCC" title='TerminatorsUseSCC' data-ref="120TerminatorsUseSCC" data-ref-filename="120TerminatorsUseSCC">TerminatorsUseSCC</a>)</td></tr>
<tr><th id="792">792</th><td>    <b>return</b> <a class="local col9 ref" href="#119InsertionPt" title='InsertionPt' data-ref="119InsertionPt" data-ref-filename="119InsertionPt">InsertionPt</a>;</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>  <b>while</b> (<a class="local col9 ref" href="#119InsertionPt" title='InsertionPt' data-ref="119InsertionPt" data-ref-filename="119InsertionPt">InsertionPt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#118MBB" title='MBB' data-ref="118MBB" data-ref-filename="118MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="795">795</th><td>    <a class="local col9 ref" href="#119InsertionPt" title='InsertionPt' data-ref="119InsertionPt" data-ref-filename="119InsertionPt">InsertionPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEi" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEi">--</a>;</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>    <em>bool</em> <dfn class="local col4 decl" id="124DefSCC" title='DefSCC' data-type='bool' data-ref="124DefSCC" data-ref-filename="124DefSCC">DefSCC</dfn>, <dfn class="local col5 decl" id="125UseSCC" title='UseSCC' data-type='bool' data-ref="125UseSCC" data-ref-filename="125UseSCC">UseSCC</dfn>;</td></tr>
<tr><th id="798">798</th><td>    <a class="tu ref fn" href="#_ZL16instrDefsUsesSCCRKN4llvm12MachineInstrERbS3_" title='instrDefsUsesSCC' data-use='c' data-ref="_ZL16instrDefsUsesSCCRKN4llvm12MachineInstrERbS3_" data-ref-filename="_ZL16instrDefsUsesSCCRKN4llvm12MachineInstrERbS3_">instrDefsUsesSCC</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#119InsertionPt" title='InsertionPt' data-ref="119InsertionPt" data-ref-filename="119InsertionPt">InsertionPt</a>, <span class='refarg'><a class="local col4 ref" href="#124DefSCC" title='DefSCC' data-ref="124DefSCC" data-ref-filename="124DefSCC">DefSCC</a></span>, <span class='refarg'><a class="local col5 ref" href="#125UseSCC" title='UseSCC' data-ref="125UseSCC" data-ref-filename="125UseSCC">UseSCC</a></span>);</td></tr>
<tr><th id="799">799</th><td>    <b>if</b> (<a class="local col4 ref" href="#124DefSCC" title='DefSCC' data-ref="124DefSCC" data-ref-filename="124DefSCC">DefSCC</a>)</td></tr>
<tr><th id="800">800</th><td>      <b>return</b> <a class="local col9 ref" href="#119InsertionPt" title='InsertionPt' data-ref="119InsertionPt" data-ref-filename="119InsertionPt">InsertionPt</a>;</td></tr>
<tr><th id="801">801</th><td>  }</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>  <i>// We should have at least seen an IMPLICIT_DEF or COPY</i></td></tr>
<tr><th id="804">804</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"SCC used by terminator but no def in block"</q>);</td></tr>
<tr><th id="805">805</th><td>}</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerI1Copies" title='(anonymous namespace)::SILowerI1Copies' data-ref="(anonymousnamespace)::SILowerI1Copies" data-ref-filename="(anonymousnamespace)..SILowerI1Copies">SILowerI1Copies</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj" title='(anonymous namespace)::SILowerI1Copies::buildMergeLaneMasks' data-type='void (anonymous namespace)::SILowerI1Copies::buildMergeLaneMasks(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, const llvm::DebugLoc &amp; DL, unsigned int DstReg, unsigned int PrevReg, unsigned int CurReg)' data-ref="_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj" data-ref-filename="_ZN12_GLOBAL__N_115SILowerI1Copies19buildMergeLaneMasksERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugLocEjjj">buildMergeLaneMasks</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="126MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="126MBB" data-ref-filename="126MBB">MBB</dfn>,</td></tr>
<tr><th id="808">808</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="127I" title='I' data-type='MachineBasicBlock::iterator' data-ref="127I" data-ref-filename="127I">I</dfn>,</td></tr>
<tr><th id="809">809</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="128DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="128DL" data-ref-filename="128DL">DL</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="129DstReg" title='DstReg' data-type='unsigned int' data-ref="129DstReg" data-ref-filename="129DstReg">DstReg</dfn>,</td></tr>
<tr><th id="810">810</th><td>                                          <em>unsigned</em> <dfn class="local col0 decl" id="130PrevReg" title='PrevReg' data-type='unsigned int' data-ref="130PrevReg" data-ref-filename="130PrevReg">PrevReg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="131CurReg" title='CurReg' data-type='unsigned int' data-ref="131CurReg" data-ref-filename="131CurReg">CurReg</dfn>) {</td></tr>
<tr><th id="811">811</th><td>  <em>bool</em> <dfn class="local col2 decl" id="132PrevVal" title='PrevVal' data-type='bool' data-ref="132PrevVal" data-ref-filename="132PrevVal">PrevVal</dfn>;</td></tr>
<tr><th id="812">812</th><td>  <em>bool</em> <dfn class="local col3 decl" id="133PrevConstant" title='PrevConstant' data-type='bool' data-ref="133PrevConstant" data-ref-filename="133PrevConstant">PrevConstant</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEN4llvm8RegisterERb" title='(anonymous namespace)::SILowerI1Copies::isConstantLaneMask' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEN4llvm8RegisterERb" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEN4llvm8RegisterERb">isConstantLaneMask</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#130PrevReg" title='PrevReg' data-ref="130PrevReg" data-ref-filename="130PrevReg">PrevReg</a>, <span class='refarg'><a class="local col2 ref" href="#132PrevVal" title='PrevVal' data-ref="132PrevVal" data-ref-filename="132PrevVal">PrevVal</a></span>);</td></tr>
<tr><th id="813">813</th><td>  <em>bool</em> <dfn class="local col4 decl" id="134CurVal" title='CurVal' data-type='bool' data-ref="134CurVal" data-ref-filename="134CurVal">CurVal</dfn>;</td></tr>
<tr><th id="814">814</th><td>  <em>bool</em> <dfn class="local col5 decl" id="135CurConstant" title='CurConstant' data-type='bool' data-ref="135CurConstant" data-ref-filename="135CurConstant">CurConstant</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEN4llvm8RegisterERb" title='(anonymous namespace)::SILowerI1Copies::isConstantLaneMask' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEN4llvm8RegisterERb" data-ref-filename="_ZNK12_GLOBAL__N_115SILowerI1Copies18isConstantLaneMaskEN4llvm8RegisterERb">isConstantLaneMask</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#131CurReg" title='CurReg' data-ref="131CurReg" data-ref-filename="131CurReg">CurReg</a>, <span class='refarg'><a class="local col4 ref" href="#134CurVal" title='CurVal' data-ref="134CurVal" data-ref-filename="134CurVal">CurVal</a></span>);</td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td>  <b>if</b> (<a class="local col3 ref" href="#133PrevConstant" title='PrevConstant' data-ref="133PrevConstant" data-ref-filename="133PrevConstant">PrevConstant</a> &amp;&amp; <a class="local col5 ref" href="#135CurConstant" title='CurConstant' data-ref="135CurConstant" data-ref-filename="135CurConstant">CurConstant</a>) {</td></tr>
<tr><th id="817">817</th><td>    <b>if</b> (<a class="local col2 ref" href="#132PrevVal" title='PrevVal' data-ref="132PrevVal" data-ref-filename="132PrevVal">PrevVal</a> == <a class="local col4 ref" href="#134CurVal" title='CurVal' data-ref="134CurVal" data-ref-filename="134CurVal">CurVal</a>) {</td></tr>
<tr><th id="818">818</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#126MBB" title='MBB' data-ref="126MBB" data-ref-filename="126MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#127I" title='I' data-ref="127I" data-ref-filename="127I">I</a>, <a class="local col8 ref" href="#128DL" title='DL' data-ref="128DL" data-ref-filename="128DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::TII" title='(anonymous namespace)::SILowerI1Copies::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::TII" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#129DstReg" title='DstReg' data-ref="129DstReg" data-ref-filename="129DstReg">DstReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#131CurReg" title='CurReg' data-ref="131CurReg" data-ref-filename="131CurReg">CurReg</a>);</td></tr>
<tr><th id="819">819</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#134CurVal" title='CurVal' data-ref="134CurVal" data-ref-filename="134CurVal">CurVal</a>) {</td></tr>
<tr><th id="820">820</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#126MBB" title='MBB' data-ref="126MBB" data-ref-filename="126MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#127I" title='I' data-ref="127I" data-ref-filename="127I">I</a>, <a class="local col8 ref" href="#128DL" title='DL' data-ref="128DL" data-ref-filename="128DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::TII" title='(anonymous namespace)::SILowerI1Copies::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::TII" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#129DstReg" title='DstReg' data-ref="129DstReg" data-ref-filename="129DstReg">DstReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::ExecReg" title='(anonymous namespace)::SILowerI1Copies::ExecReg' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::ExecReg" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ExecReg">ExecReg</a>);</td></tr>
<tr><th id="821">821</th><td>    } <b>else</b> {</td></tr>
<tr><th id="822">822</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#126MBB" title='MBB' data-ref="126MBB" data-ref-filename="126MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#127I" title='I' data-ref="127I" data-ref-filename="127I">I</a>, <a class="local col8 ref" href="#128DL" title='DL' data-ref="128DL" data-ref-filename="128DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::TII" title='(anonymous namespace)::SILowerI1Copies::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::TII" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::XorOp" title='(anonymous namespace)::SILowerI1Copies::XorOp' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::XorOp" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..XorOp">XorOp</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#129DstReg" title='DstReg' data-ref="129DstReg" data-ref-filename="129DstReg">DstReg</a>)</td></tr>
<tr><th id="823">823</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::ExecReg" title='(anonymous namespace)::SILowerI1Copies::ExecReg' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::ExecReg" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ExecReg">ExecReg</a>)</td></tr>
<tr><th id="824">824</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>1</var>);</td></tr>
<tr><th id="825">825</th><td>    }</td></tr>
<tr><th id="826">826</th><td>    <b>return</b>;</td></tr>
<tr><th id="827">827</th><td>  }</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="136PrevMaskedReg" title='PrevMaskedReg' data-type='unsigned int' data-ref="136PrevMaskedReg" data-ref-filename="136PrevMaskedReg">PrevMaskedReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="830">830</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="137CurMaskedReg" title='CurMaskedReg' data-type='unsigned int' data-ref="137CurMaskedReg" data-ref-filename="137CurMaskedReg">CurMaskedReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="831">831</th><td>  <b>if</b> (!<a class="local col3 ref" href="#133PrevConstant" title='PrevConstant' data-ref="133PrevConstant" data-ref-filename="133PrevConstant">PrevConstant</a>) {</td></tr>
<tr><th id="832">832</th><td>    <b>if</b> (<a class="local col5 ref" href="#135CurConstant" title='CurConstant' data-ref="135CurConstant" data-ref-filename="135CurConstant">CurConstant</a> &amp;&amp; <a class="local col4 ref" href="#134CurVal" title='CurVal' data-ref="134CurVal" data-ref-filename="134CurVal">CurVal</a>) {</td></tr>
<tr><th id="833">833</th><td>      <a class="local col6 ref" href="#136PrevMaskedReg" title='PrevMaskedReg' data-ref="136PrevMaskedReg" data-ref-filename="136PrevMaskedReg">PrevMaskedReg</a> = <a class="local col0 ref" href="#130PrevReg" title='PrevReg' data-ref="130PrevReg" data-ref-filename="130PrevReg">PrevReg</a>;</td></tr>
<tr><th id="834">834</th><td>    } <b>else</b> {</td></tr>
<tr><th id="835">835</th><td>      <a class="local col6 ref" href="#136PrevMaskedReg" title='PrevMaskedReg' data-ref="136PrevMaskedReg" data-ref-filename="136PrevMaskedReg">PrevMaskedReg</a> = <a class="tu ref fn" href="#_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" title='createLaneMaskReg' data-use='c' data-ref="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" data-ref-filename="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE">createLaneMaskReg</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MF">MF</a></span>);</td></tr>
<tr><th id="836">836</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#126MBB" title='MBB' data-ref="126MBB" data-ref-filename="126MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#127I" title='I' data-ref="127I" data-ref-filename="127I">I</a>, <a class="local col8 ref" href="#128DL" title='DL' data-ref="128DL" data-ref-filename="128DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::TII" title='(anonymous namespace)::SILowerI1Copies::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::TII" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::AndN2Op" title='(anonymous namespace)::SILowerI1Copies::AndN2Op' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::AndN2Op" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..AndN2Op">AndN2Op</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#136PrevMaskedReg" title='PrevMaskedReg' data-ref="136PrevMaskedReg" data-ref-filename="136PrevMaskedReg">PrevMaskedReg</a>)</td></tr>
<tr><th id="837">837</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#130PrevReg" title='PrevReg' data-ref="130PrevReg" data-ref-filename="130PrevReg">PrevReg</a>)</td></tr>
<tr><th id="838">838</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::ExecReg" title='(anonymous namespace)::SILowerI1Copies::ExecReg' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::ExecReg" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ExecReg">ExecReg</a>);</td></tr>
<tr><th id="839">839</th><td>    }</td></tr>
<tr><th id="840">840</th><td>  }</td></tr>
<tr><th id="841">841</th><td>  <b>if</b> (!<a class="local col5 ref" href="#135CurConstant" title='CurConstant' data-ref="135CurConstant" data-ref-filename="135CurConstant">CurConstant</a>) {</td></tr>
<tr><th id="842">842</th><td>    <i>// TODO: check whether CurReg is already masked by EXEC</i></td></tr>
<tr><th id="843">843</th><td>    <b>if</b> (<a class="local col3 ref" href="#133PrevConstant" title='PrevConstant' data-ref="133PrevConstant" data-ref-filename="133PrevConstant">PrevConstant</a> &amp;&amp; <a class="local col2 ref" href="#132PrevVal" title='PrevVal' data-ref="132PrevVal" data-ref-filename="132PrevVal">PrevVal</a>) {</td></tr>
<tr><th id="844">844</th><td>      <a class="local col7 ref" href="#137CurMaskedReg" title='CurMaskedReg' data-ref="137CurMaskedReg" data-ref-filename="137CurMaskedReg">CurMaskedReg</a> = <a class="local col1 ref" href="#131CurReg" title='CurReg' data-ref="131CurReg" data-ref-filename="131CurReg">CurReg</a>;</td></tr>
<tr><th id="845">845</th><td>    } <b>else</b> {</td></tr>
<tr><th id="846">846</th><td>      <a class="local col7 ref" href="#137CurMaskedReg" title='CurMaskedReg' data-ref="137CurMaskedReg" data-ref-filename="137CurMaskedReg">CurMaskedReg</a> = <a class="tu ref fn" href="#_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" title='createLaneMaskReg' data-use='c' data-ref="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE" data-ref-filename="_ZL17createLaneMaskRegRN4llvm15MachineFunctionE">createLaneMaskReg</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::MF" title='(anonymous namespace)::SILowerI1Copies::MF' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::MF" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..MF">MF</a></span>);</td></tr>
<tr><th id="847">847</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#126MBB" title='MBB' data-ref="126MBB" data-ref-filename="126MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#127I" title='I' data-ref="127I" data-ref-filename="127I">I</a>, <a class="local col8 ref" href="#128DL" title='DL' data-ref="128DL" data-ref-filename="128DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::TII" title='(anonymous namespace)::SILowerI1Copies::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::TII" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::AndOp" title='(anonymous namespace)::SILowerI1Copies::AndOp' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::AndOp" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..AndOp">AndOp</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#137CurMaskedReg" title='CurMaskedReg' data-ref="137CurMaskedReg" data-ref-filename="137CurMaskedReg">CurMaskedReg</a>)</td></tr>
<tr><th id="848">848</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#131CurReg" title='CurReg' data-ref="131CurReg" data-ref-filename="131CurReg">CurReg</a>)</td></tr>
<tr><th id="849">849</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::ExecReg" title='(anonymous namespace)::SILowerI1Copies::ExecReg' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::ExecReg" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ExecReg">ExecReg</a>);</td></tr>
<tr><th id="850">850</th><td>    }</td></tr>
<tr><th id="851">851</th><td>  }</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>  <b>if</b> (<a class="local col3 ref" href="#133PrevConstant" title='PrevConstant' data-ref="133PrevConstant" data-ref-filename="133PrevConstant">PrevConstant</a> &amp;&amp; !<a class="local col2 ref" href="#132PrevVal" title='PrevVal' data-ref="132PrevVal" data-ref-filename="132PrevVal">PrevVal</a>) {</td></tr>
<tr><th id="854">854</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#126MBB" title='MBB' data-ref="126MBB" data-ref-filename="126MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#127I" title='I' data-ref="127I" data-ref-filename="127I">I</a>, <a class="local col8 ref" href="#128DL" title='DL' data-ref="128DL" data-ref-filename="128DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::TII" title='(anonymous namespace)::SILowerI1Copies::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::TII" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#129DstReg" title='DstReg' data-ref="129DstReg" data-ref-filename="129DstReg">DstReg</a>)</td></tr>
<tr><th id="855">855</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#137CurMaskedReg" title='CurMaskedReg' data-ref="137CurMaskedReg" data-ref-filename="137CurMaskedReg">CurMaskedReg</a>);</td></tr>
<tr><th id="856">856</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#135CurConstant" title='CurConstant' data-ref="135CurConstant" data-ref-filename="135CurConstant">CurConstant</a> &amp;&amp; !<a class="local col4 ref" href="#134CurVal" title='CurVal' data-ref="134CurVal" data-ref-filename="134CurVal">CurVal</a>) {</td></tr>
<tr><th id="857">857</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#126MBB" title='MBB' data-ref="126MBB" data-ref-filename="126MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#127I" title='I' data-ref="127I" data-ref-filename="127I">I</a>, <a class="local col8 ref" href="#128DL" title='DL' data-ref="128DL" data-ref-filename="128DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::TII" title='(anonymous namespace)::SILowerI1Copies::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::TII" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#129DstReg" title='DstReg' data-ref="129DstReg" data-ref-filename="129DstReg">DstReg</a>)</td></tr>
<tr><th id="858">858</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#136PrevMaskedReg" title='PrevMaskedReg' data-ref="136PrevMaskedReg" data-ref-filename="136PrevMaskedReg">PrevMaskedReg</a>);</td></tr>
<tr><th id="859">859</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#133PrevConstant" title='PrevConstant' data-ref="133PrevConstant" data-ref-filename="133PrevConstant">PrevConstant</a> &amp;&amp; <a class="local col2 ref" href="#132PrevVal" title='PrevVal' data-ref="132PrevVal" data-ref-filename="132PrevVal">PrevVal</a>) {</td></tr>
<tr><th id="860">860</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#126MBB" title='MBB' data-ref="126MBB" data-ref-filename="126MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#127I" title='I' data-ref="127I" data-ref-filename="127I">I</a>, <a class="local col8 ref" href="#128DL" title='DL' data-ref="128DL" data-ref-filename="128DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::TII" title='(anonymous namespace)::SILowerI1Copies::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::TII" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::OrN2Op" title='(anonymous namespace)::SILowerI1Copies::OrN2Op' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::OrN2Op" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..OrN2Op">OrN2Op</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#129DstReg" title='DstReg' data-ref="129DstReg" data-ref-filename="129DstReg">DstReg</a>)</td></tr>
<tr><th id="861">861</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#137CurMaskedReg" title='CurMaskedReg' data-ref="137CurMaskedReg" data-ref-filename="137CurMaskedReg">CurMaskedReg</a>)</td></tr>
<tr><th id="862">862</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::ExecReg" title='(anonymous namespace)::SILowerI1Copies::ExecReg' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::ExecReg" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ExecReg">ExecReg</a>);</td></tr>
<tr><th id="863">863</th><td>  } <b>else</b> {</td></tr>
<tr><th id="864">864</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#126MBB" title='MBB' data-ref="126MBB" data-ref-filename="126MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#127I" title='I' data-ref="127I" data-ref-filename="127I">I</a>, <a class="local col8 ref" href="#128DL" title='DL' data-ref="128DL" data-ref-filename="128DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::TII" title='(anonymous namespace)::SILowerI1Copies::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::TII" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::OrOp" title='(anonymous namespace)::SILowerI1Copies::OrOp' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::OrOp" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..OrOp">OrOp</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#129DstReg" title='DstReg' data-ref="129DstReg" data-ref-filename="129DstReg">DstReg</a>)</td></tr>
<tr><th id="865">865</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#136PrevMaskedReg" title='PrevMaskedReg' data-ref="136PrevMaskedReg" data-ref-filename="136PrevMaskedReg">PrevMaskedReg</a>)</td></tr>
<tr><th id="866">866</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#137CurMaskedReg" title='CurMaskedReg' data-ref="137CurMaskedReg" data-ref-filename="137CurMaskedReg">CurMaskedReg</a> ? <a class="local col7 ref" href="#137CurMaskedReg" title='CurMaskedReg' data-ref="137CurMaskedReg" data-ref-filename="137CurMaskedReg">CurMaskedReg</a> : <a class="tu member field" href="#(anonymousnamespace)::SILowerI1Copies::ExecReg" title='(anonymous namespace)::SILowerI1Copies::ExecReg' data-use='r' data-ref="(anonymousnamespace)::SILowerI1Copies::ExecReg" data-ref-filename="(anonymousnamespace)..SILowerI1Copies..ExecReg">ExecReg</a>);</td></tr>
<tr><th id="867">867</th><td>  }</td></tr>
<tr><th id="868">868</th><td>}</td></tr>
<tr><th id="869">869</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>