
LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003024  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003130  08003130  00013130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003154  08003154  00020028  2**0
                  CONTENTS
  4 .ARM          00000000  08003154  08003154  00020028  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003154  08003154  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003154  08003154  00013154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003158  08003158  00013158  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  0800315c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000028  08003184  00020028  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e8  08003184  000200e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009b3d  00000000  00000000  00020051  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d4e  00000000  00000000  00029b8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af8  00000000  00000000  0002b8e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009f0  00000000  00000000  0002c3d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016e59  00000000  00000000  0002cdc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c59c  00000000  00000000  00043c21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000827ae  00000000  00000000  000501bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d296b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b60  00000000  00000000  000d29c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000028 	.word	0x20000028
 8000128:	00000000 	.word	0x00000000
 800012c:	08003118 	.word	0x08003118

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000002c 	.word	0x2000002c
 8000148:	08003118 	.word	0x08003118

0800014c <button_Init>:
static GPIO_PinState debounceButtonBuffer2[N0_OF_BUTTONS];

static uint16_t buttonPin[N0_OF_BUTTONS] = {BUTTON0_Pin, BUTTON1_Pin, BUTTON2_Pin, BUTTON3_Pin};

//xet dang o trang thai ko nhan
void button_Init(void){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
	for (int i = 0; i < N0_OF_BUTTONS; i++){
 8000152:	2300      	movs	r3, #0
 8000154:	607b      	str	r3, [r7, #4]
 8000156:	e011      	b.n	800017c <button_Init+0x30>
		debounceButtonBuffer1[i] = BUTTON_IS_RELEASED;
 8000158:	4a0d      	ldr	r2, [pc, #52]	; (8000190 <button_Init+0x44>)
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	4413      	add	r3, r2
 800015e:	2201      	movs	r2, #1
 8000160:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer2[i] = BUTTON_IS_RELEASED;
 8000162:	4a0c      	ldr	r2, [pc, #48]	; (8000194 <button_Init+0x48>)
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	4413      	add	r3, r2
 8000168:	2201      	movs	r2, #1
 800016a:	701a      	strb	r2, [r3, #0]
		buttonBuffer[i] = BUTTON_IS_RELEASED;
 800016c:	4a0a      	ldr	r2, [pc, #40]	; (8000198 <button_Init+0x4c>)
 800016e:	687b      	ldr	r3, [r7, #4]
 8000170:	4413      	add	r3, r2
 8000172:	2201      	movs	r2, #1
 8000174:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < N0_OF_BUTTONS; i++){
 8000176:	687b      	ldr	r3, [r7, #4]
 8000178:	3301      	adds	r3, #1
 800017a:	607b      	str	r3, [r7, #4]
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	2b03      	cmp	r3, #3
 8000180:	ddea      	ble.n	8000158 <button_Init+0xc>
	}
}
 8000182:	bf00      	nop
 8000184:	bf00      	nop
 8000186:	370c      	adds	r7, #12
 8000188:	46bd      	mov	sp, r7
 800018a:	bc80      	pop	{r7}
 800018c:	4770      	bx	lr
 800018e:	bf00      	nop
 8000190:	20000048 	.word	0x20000048
 8000194:	2000004c 	.word	0x2000004c
 8000198:	20000044 	.word	0x20000044

0800019c <getKeyInput>:
//chong doi, xet button ở 2 lan lien tiep
void getKeyInput(void){
 800019c:	b580      	push	{r7, lr}
 800019e:	b082      	sub	sp, #8
 80001a0:	af00      	add	r7, sp, #0
	for(int i = 0; i < N0_OF_BUTTONS; i++){
 80001a2:	2300      	movs	r3, #0
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	e02d      	b.n	8000204 <getKeyInput+0x68>
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 80001a8:	4a1a      	ldr	r2, [pc, #104]	; (8000214 <getKeyInput+0x78>)
 80001aa:	687b      	ldr	r3, [r7, #4]
 80001ac:	4413      	add	r3, r2
 80001ae:	7819      	ldrb	r1, [r3, #0]
 80001b0:	4a19      	ldr	r2, [pc, #100]	; (8000218 <getKeyInput+0x7c>)
 80001b2:	687b      	ldr	r3, [r7, #4]
 80001b4:	4413      	add	r3, r2
 80001b6:	460a      	mov	r2, r1
 80001b8:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(GPIOB, buttonPin[i]);
 80001ba:	4a18      	ldr	r2, [pc, #96]	; (800021c <getKeyInput+0x80>)
 80001bc:	687b      	ldr	r3, [r7, #4]
 80001be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80001c2:	4619      	mov	r1, r3
 80001c4:	4816      	ldr	r0, [pc, #88]	; (8000220 <getKeyInput+0x84>)
 80001c6:	f001 ff7b 	bl	80020c0 <HAL_GPIO_ReadPin>
 80001ca:	4603      	mov	r3, r0
 80001cc:	4619      	mov	r1, r3
 80001ce:	4a11      	ldr	r2, [pc, #68]	; (8000214 <getKeyInput+0x78>)
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	4413      	add	r3, r2
 80001d4:	460a      	mov	r2, r1
 80001d6:	701a      	strb	r2, [r3, #0]
		if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i]) {
 80001d8:	4a0e      	ldr	r2, [pc, #56]	; (8000214 <getKeyInput+0x78>)
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	4413      	add	r3, r2
 80001de:	781a      	ldrb	r2, [r3, #0]
 80001e0:	490d      	ldr	r1, [pc, #52]	; (8000218 <getKeyInput+0x7c>)
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	440b      	add	r3, r1
 80001e6:	781b      	ldrb	r3, [r3, #0]
 80001e8:	429a      	cmp	r2, r3
 80001ea:	d108      	bne.n	80001fe <getKeyInput+0x62>
			buttonBuffer[i] = debounceButtonBuffer1[i];
 80001ec:	4a09      	ldr	r2, [pc, #36]	; (8000214 <getKeyInput+0x78>)
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	4413      	add	r3, r2
 80001f2:	7819      	ldrb	r1, [r3, #0]
 80001f4:	4a0b      	ldr	r2, [pc, #44]	; (8000224 <getKeyInput+0x88>)
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	4413      	add	r3, r2
 80001fa:	460a      	mov	r2, r1
 80001fc:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < N0_OF_BUTTONS; i++){
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	3301      	adds	r3, #1
 8000202:	607b      	str	r3, [r7, #4]
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	2b03      	cmp	r3, #3
 8000208:	ddce      	ble.n	80001a8 <getKeyInput+0xc>
		}
	}
}
 800020a:	bf00      	nop
 800020c:	bf00      	nop
 800020e:	3708      	adds	r7, #8
 8000210:	46bd      	mov	sp, r7
 8000212:	bd80      	pop	{r7, pc}
 8000214:	20000048 	.word	0x20000048
 8000218:	2000004c 	.word	0x2000004c
 800021c:	20000000 	.word	0x20000000
 8000220:	40010c00 	.word	0x40010c00
 8000224:	20000044 	.word	0x20000044

08000228 <is_button_pressed>:

unsigned char is_button_pressed(uint8_t index){
 8000228:	b480      	push	{r7}
 800022a:	b083      	sub	sp, #12
 800022c:	af00      	add	r7, sp, #0
 800022e:	4603      	mov	r3, r0
 8000230:	71fb      	strb	r3, [r7, #7]
	if(index >= N0_OF_BUTTONS) return 0;
 8000232:	79fb      	ldrb	r3, [r7, #7]
 8000234:	2b03      	cmp	r3, #3
 8000236:	d901      	bls.n	800023c <is_button_pressed+0x14>
 8000238:	2300      	movs	r3, #0
 800023a:	e007      	b.n	800024c <is_button_pressed+0x24>
	if (buttonBuffer[index] == BUTTON_IS_PRESSED){
 800023c:	79fb      	ldrb	r3, [r7, #7]
 800023e:	4a06      	ldr	r2, [pc, #24]	; (8000258 <is_button_pressed+0x30>)
 8000240:	5cd3      	ldrb	r3, [r2, r3]
 8000242:	2b00      	cmp	r3, #0
 8000244:	d101      	bne.n	800024a <is_button_pressed+0x22>
		return 1;
 8000246:	2301      	movs	r3, #1
 8000248:	e000      	b.n	800024c <is_button_pressed+0x24>
	}
	else return 0;
 800024a:	2300      	movs	r3, #0
}
 800024c:	4618      	mov	r0, r3
 800024e:	370c      	adds	r7, #12
 8000250:	46bd      	mov	sp, r7
 8000252:	bc80      	pop	{r7}
 8000254:	4770      	bx	lr
 8000256:	bf00      	nop
 8000258:	20000044 	.word	0x20000044

0800025c <reconcile_on_pair>:

// mau luu trc do
static int8_t prev_saved = -1; // -1 = none, 0=RED,1=AMBER,2=GREEN

// dieu chinh mau con lai
static void reconcile_on_pair(int saved_color){
 800025c:	b580      	push	{r7, lr}
 800025e:	b082      	sub	sp, #8
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]
    if (prev_saved == -1){
 8000264:	4b58      	ldr	r3, [pc, #352]	; (80003c8 <reconcile_on_pair+0x16c>)
 8000266:	f993 3000 	ldrsb.w	r3, [r3]
 800026a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800026e:	d104      	bne.n	800027a <reconcile_on_pair+0x1e>
        prev_saved = saved_color;
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	b25a      	sxtb	r2, r3
 8000274:	4b54      	ldr	r3, [pc, #336]	; (80003c8 <reconcile_on_pair+0x16c>)
 8000276:	701a      	strb	r2, [r3, #0]
        return;
 8000278:	e0a3      	b.n	80003c2 <reconcile_on_pair+0x166>
    }
    if (prev_saved == saved_color){
 800027a:	4b53      	ldr	r3, [pc, #332]	; (80003c8 <reconcile_on_pair+0x16c>)
 800027c:	f993 3000 	ldrsb.w	r3, [r3]
 8000280:	461a      	mov	r2, r3
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	4293      	cmp	r3, r2
 8000286:	d104      	bne.n	8000292 <reconcile_on_pair+0x36>
        prev_saved = saved_color;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	b25a      	sxtb	r2, r3
 800028c:	4b4e      	ldr	r3, [pc, #312]	; (80003c8 <reconcile_on_pair+0x16c>)
 800028e:	701a      	strb	r2, [r3, #0]
        return;
 8000290:	e097      	b.n	80003c2 <reconcile_on_pair+0x166>
    }

    switch(prev_saved){
 8000292:	4b4d      	ldr	r3, [pc, #308]	; (80003c8 <reconcile_on_pair+0x16c>)
 8000294:	f993 3000 	ldrsb.w	r3, [r3]
 8000298:	2b02      	cmp	r3, #2
 800029a:	d058      	beq.n	800034e <reconcile_on_pair+0xf2>
 800029c:	2b02      	cmp	r3, #2
 800029e:	dc7a      	bgt.n	8000396 <reconcile_on_pair+0x13a>
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d002      	beq.n	80002aa <reconcile_on_pair+0x4e>
 80002a4:	2b01      	cmp	r3, #1
 80002a6:	d02e      	beq.n	8000306 <reconcile_on_pair+0xaa>
 80002a8:	e075      	b.n	8000396 <reconcile_on_pair+0x13a>
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	2b01      	cmp	r3, #1
 80002ae:	d003      	beq.n	80002b8 <reconcile_on_pair+0x5c>
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	2b02      	cmp	r3, #2
 80002b4:	d013      	beq.n	80002de <reconcile_on_pair+0x82>
                case GREEN:
                    if (time_red > time_green) time_amber = time_red - time_green;
                    else time_amber = 1;
                    break;
            }
            break;
 80002b6:	e06e      	b.n	8000396 <reconcile_on_pair+0x13a>
                    if (time_red > time_amber) time_green = time_red - time_amber;
 80002b8:	4b44      	ldr	r3, [pc, #272]	; (80003cc <reconcile_on_pair+0x170>)
 80002ba:	781a      	ldrb	r2, [r3, #0]
 80002bc:	4b44      	ldr	r3, [pc, #272]	; (80003d0 <reconcile_on_pair+0x174>)
 80002be:	781b      	ldrb	r3, [r3, #0]
 80002c0:	429a      	cmp	r2, r3
 80002c2:	d908      	bls.n	80002d6 <reconcile_on_pair+0x7a>
 80002c4:	4b41      	ldr	r3, [pc, #260]	; (80003cc <reconcile_on_pair+0x170>)
 80002c6:	781a      	ldrb	r2, [r3, #0]
 80002c8:	4b41      	ldr	r3, [pc, #260]	; (80003d0 <reconcile_on_pair+0x174>)
 80002ca:	781b      	ldrb	r3, [r3, #0]
 80002cc:	1ad3      	subs	r3, r2, r3
 80002ce:	b2da      	uxtb	r2, r3
 80002d0:	4b40      	ldr	r3, [pc, #256]	; (80003d4 <reconcile_on_pair+0x178>)
 80002d2:	701a      	strb	r2, [r3, #0]
                    break;
 80002d4:	e016      	b.n	8000304 <reconcile_on_pair+0xa8>
                    else time_green = 1;
 80002d6:	4b3f      	ldr	r3, [pc, #252]	; (80003d4 <reconcile_on_pair+0x178>)
 80002d8:	2201      	movs	r2, #1
 80002da:	701a      	strb	r2, [r3, #0]
                    break;
 80002dc:	e012      	b.n	8000304 <reconcile_on_pair+0xa8>
                    if (time_red > time_green) time_amber = time_red - time_green;
 80002de:	4b3b      	ldr	r3, [pc, #236]	; (80003cc <reconcile_on_pair+0x170>)
 80002e0:	781a      	ldrb	r2, [r3, #0]
 80002e2:	4b3c      	ldr	r3, [pc, #240]	; (80003d4 <reconcile_on_pair+0x178>)
 80002e4:	781b      	ldrb	r3, [r3, #0]
 80002e6:	429a      	cmp	r2, r3
 80002e8:	d908      	bls.n	80002fc <reconcile_on_pair+0xa0>
 80002ea:	4b38      	ldr	r3, [pc, #224]	; (80003cc <reconcile_on_pair+0x170>)
 80002ec:	781a      	ldrb	r2, [r3, #0]
 80002ee:	4b39      	ldr	r3, [pc, #228]	; (80003d4 <reconcile_on_pair+0x178>)
 80002f0:	781b      	ldrb	r3, [r3, #0]
 80002f2:	1ad3      	subs	r3, r2, r3
 80002f4:	b2da      	uxtb	r2, r3
 80002f6:	4b36      	ldr	r3, [pc, #216]	; (80003d0 <reconcile_on_pair+0x174>)
 80002f8:	701a      	strb	r2, [r3, #0]
                    break;
 80002fa:	e002      	b.n	8000302 <reconcile_on_pair+0xa6>
                    else time_amber = 1;
 80002fc:	4b34      	ldr	r3, [pc, #208]	; (80003d0 <reconcile_on_pair+0x174>)
 80002fe:	2201      	movs	r2, #1
 8000300:	701a      	strb	r2, [r3, #0]
                    break;
 8000302:	bf00      	nop
            break;
 8000304:	e047      	b.n	8000396 <reconcile_on_pair+0x13a>
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	2b00      	cmp	r3, #0
 800030a:	d003      	beq.n	8000314 <reconcile_on_pair+0xb8>
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	2b02      	cmp	r3, #2
 8000310:	d013      	beq.n	800033a <reconcile_on_pair+0xde>
                    break;
                case GREEN:
                    time_red = time_amber + time_green;
                    break;
            }
            break;
 8000312:	e040      	b.n	8000396 <reconcile_on_pair+0x13a>
                    if (time_red > time_amber) time_green = time_red - time_amber;
 8000314:	4b2d      	ldr	r3, [pc, #180]	; (80003cc <reconcile_on_pair+0x170>)
 8000316:	781a      	ldrb	r2, [r3, #0]
 8000318:	4b2d      	ldr	r3, [pc, #180]	; (80003d0 <reconcile_on_pair+0x174>)
 800031a:	781b      	ldrb	r3, [r3, #0]
 800031c:	429a      	cmp	r2, r3
 800031e:	d908      	bls.n	8000332 <reconcile_on_pair+0xd6>
 8000320:	4b2a      	ldr	r3, [pc, #168]	; (80003cc <reconcile_on_pair+0x170>)
 8000322:	781a      	ldrb	r2, [r3, #0]
 8000324:	4b2a      	ldr	r3, [pc, #168]	; (80003d0 <reconcile_on_pair+0x174>)
 8000326:	781b      	ldrb	r3, [r3, #0]
 8000328:	1ad3      	subs	r3, r2, r3
 800032a:	b2da      	uxtb	r2, r3
 800032c:	4b29      	ldr	r3, [pc, #164]	; (80003d4 <reconcile_on_pair+0x178>)
 800032e:	701a      	strb	r2, [r3, #0]
                    break;
 8000330:	e00c      	b.n	800034c <reconcile_on_pair+0xf0>
                    else time_green = 1;
 8000332:	4b28      	ldr	r3, [pc, #160]	; (80003d4 <reconcile_on_pair+0x178>)
 8000334:	2201      	movs	r2, #1
 8000336:	701a      	strb	r2, [r3, #0]
                    break;
 8000338:	e008      	b.n	800034c <reconcile_on_pair+0xf0>
                    time_red = time_amber + time_green;
 800033a:	4b25      	ldr	r3, [pc, #148]	; (80003d0 <reconcile_on_pair+0x174>)
 800033c:	781a      	ldrb	r2, [r3, #0]
 800033e:	4b25      	ldr	r3, [pc, #148]	; (80003d4 <reconcile_on_pair+0x178>)
 8000340:	781b      	ldrb	r3, [r3, #0]
 8000342:	4413      	add	r3, r2
 8000344:	b2da      	uxtb	r2, r3
 8000346:	4b21      	ldr	r3, [pc, #132]	; (80003cc <reconcile_on_pair+0x170>)
 8000348:	701a      	strb	r2, [r3, #0]
                    break;
 800034a:	bf00      	nop
            break;
 800034c:	e023      	b.n	8000396 <reconcile_on_pair+0x13a>
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	2b00      	cmp	r3, #0
 8000352:	d003      	beq.n	800035c <reconcile_on_pair+0x100>
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	2b01      	cmp	r3, #1
 8000358:	d013      	beq.n	8000382 <reconcile_on_pair+0x126>
                    break;
                case AMBER:
                    time_red = time_amber + time_green;
                    break;
            }
            break;
 800035a:	e01b      	b.n	8000394 <reconcile_on_pair+0x138>
                    if (time_red > time_green) time_amber = time_red - time_green;
 800035c:	4b1b      	ldr	r3, [pc, #108]	; (80003cc <reconcile_on_pair+0x170>)
 800035e:	781a      	ldrb	r2, [r3, #0]
 8000360:	4b1c      	ldr	r3, [pc, #112]	; (80003d4 <reconcile_on_pair+0x178>)
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	429a      	cmp	r2, r3
 8000366:	d908      	bls.n	800037a <reconcile_on_pair+0x11e>
 8000368:	4b18      	ldr	r3, [pc, #96]	; (80003cc <reconcile_on_pair+0x170>)
 800036a:	781a      	ldrb	r2, [r3, #0]
 800036c:	4b19      	ldr	r3, [pc, #100]	; (80003d4 <reconcile_on_pair+0x178>)
 800036e:	781b      	ldrb	r3, [r3, #0]
 8000370:	1ad3      	subs	r3, r2, r3
 8000372:	b2da      	uxtb	r2, r3
 8000374:	4b16      	ldr	r3, [pc, #88]	; (80003d0 <reconcile_on_pair+0x174>)
 8000376:	701a      	strb	r2, [r3, #0]
                    break;
 8000378:	e00c      	b.n	8000394 <reconcile_on_pair+0x138>
                    else time_amber = 1;
 800037a:	4b15      	ldr	r3, [pc, #84]	; (80003d0 <reconcile_on_pair+0x174>)
 800037c:	2201      	movs	r2, #1
 800037e:	701a      	strb	r2, [r3, #0]
                    break;
 8000380:	e008      	b.n	8000394 <reconcile_on_pair+0x138>
                    time_red = time_amber + time_green;
 8000382:	4b13      	ldr	r3, [pc, #76]	; (80003d0 <reconcile_on_pair+0x174>)
 8000384:	781a      	ldrb	r2, [r3, #0]
 8000386:	4b13      	ldr	r3, [pc, #76]	; (80003d4 <reconcile_on_pair+0x178>)
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	4413      	add	r3, r2
 800038c:	b2da      	uxtb	r2, r3
 800038e:	4b0f      	ldr	r3, [pc, #60]	; (80003cc <reconcile_on_pair+0x170>)
 8000390:	701a      	strb	r2, [r3, #0]
                    break;
 8000392:	bf00      	nop
            break;
 8000394:	bf00      	nop
    }

    LED_TRAFFIC_SET_RED(time_red);
 8000396:	4b0d      	ldr	r3, [pc, #52]	; (80003cc <reconcile_on_pair+0x170>)
 8000398:	781b      	ldrb	r3, [r3, #0]
 800039a:	4618      	mov	r0, r3
 800039c:	f001 f96c 	bl	8001678 <LED_TRAFFIC_SET_RED>
    LED_TRAFFIC_SET_AMBER(time_amber);
 80003a0:	4b0b      	ldr	r3, [pc, #44]	; (80003d0 <reconcile_on_pair+0x174>)
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	4618      	mov	r0, r3
 80003a6:	f001 f981 	bl	80016ac <LED_TRAFFIC_SET_AMBER>
    LED_TRAFFIC_SET_GREEN(time_green);
 80003aa:	4b0a      	ldr	r3, [pc, #40]	; (80003d4 <reconcile_on_pair+0x178>)
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	4618      	mov	r0, r3
 80003b0:	f001 f996 	bl	80016e0 <LED_TRAFFIC_SET_GREEN>
    LED_TRAFFIC_APPLY_TIMES();
 80003b4:	f001 f9ae 	bl	8001714 <LED_TRAFFIC_APPLY_TIMES>
    LED_TRAFFIC_RESET_COUNTER();
 80003b8:	f001 f9f4 	bl	80017a4 <LED_TRAFFIC_RESET_COUNTER>


    prev_saved = -1;
 80003bc:	4b02      	ldr	r3, [pc, #8]	; (80003c8 <reconcile_on_pair+0x16c>)
 80003be:	22ff      	movs	r2, #255	; 0xff
 80003c0:	701a      	strb	r2, [r3, #0]
}
 80003c2:	3708      	adds	r7, #8
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bd80      	pop	{r7, pc}
 80003c8:	2000000b 	.word	0x2000000b
 80003cc:	20000008 	.word	0x20000008
 80003d0:	20000009 	.word	0x20000009
 80003d4:	2000000a 	.word	0x2000000a

080003d8 <adjust_time_auto>:

void adjust_time_auto(){
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
    if(time_red != time_amber + time_green){
 80003dc:	4b0b      	ldr	r3, [pc, #44]	; (800040c <adjust_time_auto+0x34>)
 80003de:	781b      	ldrb	r3, [r3, #0]
 80003e0:	461a      	mov	r2, r3
 80003e2:	4b0b      	ldr	r3, [pc, #44]	; (8000410 <adjust_time_auto+0x38>)
 80003e4:	781b      	ldrb	r3, [r3, #0]
 80003e6:	4619      	mov	r1, r3
 80003e8:	4b0a      	ldr	r3, [pc, #40]	; (8000414 <adjust_time_auto+0x3c>)
 80003ea:	781b      	ldrb	r3, [r3, #0]
 80003ec:	440b      	add	r3, r1
 80003ee:	429a      	cmp	r2, r3
 80003f0:	d007      	beq.n	8000402 <adjust_time_auto+0x2a>
        time_red = time_amber + time_green;
 80003f2:	4b07      	ldr	r3, [pc, #28]	; (8000410 <adjust_time_auto+0x38>)
 80003f4:	781a      	ldrb	r2, [r3, #0]
 80003f6:	4b07      	ldr	r3, [pc, #28]	; (8000414 <adjust_time_auto+0x3c>)
 80003f8:	781b      	ldrb	r3, [r3, #0]
 80003fa:	4413      	add	r3, r2
 80003fc:	b2da      	uxtb	r2, r3
 80003fe:	4b03      	ldr	r3, [pc, #12]	; (800040c <adjust_time_auto+0x34>)
 8000400:	701a      	strb	r2, [r3, #0]
    }
}
 8000402:	bf00      	nop
 8000404:	46bd      	mov	sp, r7
 8000406:	bc80      	pop	{r7}
 8000408:	4770      	bx	lr
 800040a:	bf00      	nop
 800040c:	20000008 	.word	0x20000008
 8000410:	20000009 	.word	0x20000009
 8000414:	2000000a 	.word	0x2000000a

08000418 <reset_to_default_mode1>:
void reset_to_default_mode1(void) {
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
    counter_mode2 = 0;
 800041c:	4b16      	ldr	r3, [pc, #88]	; (8000478 <reset_to_default_mode1+0x60>)
 800041e:	2200      	movs	r2, #0
 8000420:	701a      	strb	r2, [r3, #0]
    counter_mode3 = 0;
 8000422:	4b16      	ldr	r3, [pc, #88]	; (800047c <reset_to_default_mode1+0x64>)
 8000424:	2200      	movs	r2, #0
 8000426:	701a      	strb	r2, [r3, #0]
    counter_mode4 = 0;
 8000428:	4b15      	ldr	r3, [pc, #84]	; (8000480 <reset_to_default_mode1+0x68>)
 800042a:	2200      	movs	r2, #0
 800042c:	701a      	strb	r2, [r3, #0]

    buttonflag0 = 0;
 800042e:	4b15      	ldr	r3, [pc, #84]	; (8000484 <reset_to_default_mode1+0x6c>)
 8000430:	2200      	movs	r2, #0
 8000432:	701a      	strb	r2, [r3, #0]
    buttonflag1 = 0;
 8000434:	4b14      	ldr	r3, [pc, #80]	; (8000488 <reset_to_default_mode1+0x70>)
 8000436:	2200      	movs	r2, #0
 8000438:	701a      	strb	r2, [r3, #0]
    buttonflag2 = 0;
 800043a:	4b14      	ldr	r3, [pc, #80]	; (800048c <reset_to_default_mode1+0x74>)
 800043c:	2200      	movs	r2, #0
 800043e:	701a      	strb	r2, [r3, #0]

    index_led7 = 0;
 8000440:	4b13      	ldr	r3, [pc, #76]	; (8000490 <reset_to_default_mode1+0x78>)
 8000442:	2200      	movs	r2, #0
 8000444:	601a      	str	r2, [r3, #0]
    prev_saved = -1;
 8000446:	4b13      	ldr	r3, [pc, #76]	; (8000494 <reset_to_default_mode1+0x7c>)
 8000448:	22ff      	movs	r2, #255	; 0xff
 800044a:	701a      	strb	r2, [r3, #0]

    LED_TRAFFIC_SET_RED(time_red);
 800044c:	4b12      	ldr	r3, [pc, #72]	; (8000498 <reset_to_default_mode1+0x80>)
 800044e:	781b      	ldrb	r3, [r3, #0]
 8000450:	4618      	mov	r0, r3
 8000452:	f001 f911 	bl	8001678 <LED_TRAFFIC_SET_RED>
    LED_TRAFFIC_SET_AMBER(time_amber);
 8000456:	4b11      	ldr	r3, [pc, #68]	; (800049c <reset_to_default_mode1+0x84>)
 8000458:	781b      	ldrb	r3, [r3, #0]
 800045a:	4618      	mov	r0, r3
 800045c:	f001 f926 	bl	80016ac <LED_TRAFFIC_SET_AMBER>
    LED_TRAFFIC_SET_GREEN(time_green);
 8000460:	4b0f      	ldr	r3, [pc, #60]	; (80004a0 <reset_to_default_mode1+0x88>)
 8000462:	781b      	ldrb	r3, [r3, #0]
 8000464:	4618      	mov	r0, r3
 8000466:	f001 f93b 	bl	80016e0 <LED_TRAFFIC_SET_GREEN>
    LED_TRAFFIC_APPLY_TIMES();
 800046a:	f001 f953 	bl	8001714 <LED_TRAFFIC_APPLY_TIMES>
    LED_TRAFFIC_RESET_COUNTER();
 800046e:	f001 f999 	bl	80017a4 <LED_TRAFFIC_RESET_COUNTER>
}
 8000472:	bf00      	nop
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	20000051 	.word	0x20000051
 800047c:	20000052 	.word	0x20000052
 8000480:	20000053 	.word	0x20000053
 8000484:	20000054 	.word	0x20000054
 8000488:	20000055 	.word	0x20000055
 800048c:	20000056 	.word	0x20000056
 8000490:	2000005c 	.word	0x2000005c
 8000494:	2000000b 	.word	0x2000000b
 8000498:	20000008 	.word	0x20000008
 800049c:	20000009 	.word	0x20000009
 80004a0:	2000000a 	.word	0x2000000a

080004a4 <fsm_traffic_run>:
void fsm_traffic_run(void){
 80004a4:	b580      	push	{r7, lr}
 80004a6:	af00      	add	r7, sp, #0
    if(init == 0){
 80004a8:	4b9d      	ldr	r3, [pc, #628]	; (8000720 <fsm_traffic_run+0x27c>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d113      	bne.n	80004d8 <fsm_traffic_run+0x34>
        LED_TRAFFIC_LOAD_BUFFER();
 80004b0:	f001 f872 	bl	8001598 <LED_TRAFFIC_LOAD_BUFFER>
        LED_TRAFFIC_INIT();
 80004b4:	f001 f84a 	bl	800154c <LED_TRAFFIC_INIT>
        LED_TRAFFIC_RUN();
 80004b8:	f001 faea 	bl	8001a90 <LED_TRAFFIC_RUN>
        init = 1;
 80004bc:	4b98      	ldr	r3, [pc, #608]	; (8000720 <fsm_traffic_run+0x27c>)
 80004be:	2201      	movs	r2, #1
 80004c0:	601a      	str	r2, [r3, #0]
        setTimer(1000);
 80004c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004c6:	f000 feed 	bl	80012a4 <setTimer>
        setBlinkLedTimer(0);
 80004ca:	2000      	movs	r0, #0
 80004cc:	f000 ff22 	bl	8001314 <setBlinkLedTimer>
        setLED7Timer(TIMER_CYCLE);
 80004d0:	200a      	movs	r0, #10
 80004d2:	f000 ff03 	bl	80012dc <setLED7Timer>
        return;
 80004d6:	e2d0      	b.n	8000a7a <fsm_traffic_run+0x5d6>
    }
    if (is_manual_active()) return;
 80004d8:	f000 fc24 	bl	8000d24 <is_manual_active>
 80004dc:	4603      	mov	r3, r0
 80004de:	2b00      	cmp	r3, #0
 80004e0:	f040 82a5 	bne.w	8000a2e <fsm_traffic_run+0x58a>
    switch(Mode){
 80004e4:	4b8f      	ldr	r3, [pc, #572]	; (8000724 <fsm_traffic_run+0x280>)
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	2b03      	cmp	r3, #3
 80004ea:	f200 829c 	bhi.w	8000a26 <fsm_traffic_run+0x582>
 80004ee:	a201      	add	r2, pc, #4	; (adr r2, 80004f4 <fsm_traffic_run+0x50>)
 80004f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004f4:	08000505 	.word	0x08000505
 80004f8:	080005bf 	.word	0x080005bf
 80004fc:	08000755 	.word	0x08000755
 8000500:	080008b5 	.word	0x080008b5
    // ==========================================================
    case MODE_1: // chạy bình thường
        if (timer0_flag) {
 8000504:	4b88      	ldr	r3, [pc, #544]	; (8000728 <fsm_traffic_run+0x284>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	2b00      	cmp	r3, #0
 800050a:	d008      	beq.n	800051e <fsm_traffic_run+0x7a>
            timer0_flag = 0;
 800050c:	4b86      	ldr	r3, [pc, #536]	; (8000728 <fsm_traffic_run+0x284>)
 800050e:	2200      	movs	r2, #0
 8000510:	601a      	str	r2, [r3, #0]
            LED_TRAFFIC_RUN();
 8000512:	f001 fabd 	bl	8001a90 <LED_TRAFFIC_RUN>
            setTimer(1000);
 8000516:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800051a:	f000 fec3 	bl	80012a4 <setTimer>
        }

        if (is_button_pressed(0) && buttonflag0 == 0) {
 800051e:	2000      	movs	r0, #0
 8000520:	f7ff fe82 	bl	8000228 <is_button_pressed>
 8000524:	4603      	mov	r3, r0
 8000526:	2b00      	cmp	r3, #0
 8000528:	d022      	beq.n	8000570 <fsm_traffic_run+0xcc>
 800052a:	4b80      	ldr	r3, [pc, #512]	; (800072c <fsm_traffic_run+0x288>)
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	2b00      	cmp	r3, #0
 8000530:	d11e      	bne.n	8000570 <fsm_traffic_run+0xcc>
            buttonflag0 = 1;
 8000532:	4b7e      	ldr	r3, [pc, #504]	; (800072c <fsm_traffic_run+0x288>)
 8000534:	2201      	movs	r2, #1
 8000536:	701a      	strb	r2, [r3, #0]
            Mode = MODE_2;
 8000538:	4b7a      	ldr	r3, [pc, #488]	; (8000724 <fsm_traffic_run+0x280>)
 800053a:	2201      	movs	r2, #1
 800053c:	701a      	strb	r2, [r3, #0]
            counter_mode2 = LED_TRAFFIC_GET_RED();
 800053e:	f001 f87d 	bl	800163c <LED_TRAFFIC_GET_RED>
 8000542:	4603      	mov	r3, r0
 8000544:	461a      	mov	r2, r3
 8000546:	4b7a      	ldr	r3, [pc, #488]	; (8000730 <fsm_traffic_run+0x28c>)
 8000548:	701a      	strb	r2, [r3, #0]
            LED_TRAFFIC_INIT();
 800054a:	f000 ffff 	bl	800154c <LED_TRAFFIC_INIT>
            HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 800054e:	2200      	movs	r2, #0
 8000550:	2108      	movs	r1, #8
 8000552:	4878      	ldr	r0, [pc, #480]	; (8000734 <fsm_traffic_run+0x290>)
 8000554:	f001 fdcb 	bl	80020ee <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_RESET);
 8000558:	2200      	movs	r2, #0
 800055a:	2140      	movs	r1, #64	; 0x40
 800055c:	4875      	ldr	r0, [pc, #468]	; (8000734 <fsm_traffic_run+0x290>)
 800055e:	f001 fdc6 	bl	80020ee <HAL_GPIO_WritePin>
            setBlinkLedTimer(250);
 8000562:	20fa      	movs	r0, #250	; 0xfa
 8000564:	f000 fed6 	bl	8001314 <setBlinkLedTimer>
            index_led7 = 0;
 8000568:	4b73      	ldr	r3, [pc, #460]	; (8000738 <fsm_traffic_run+0x294>)
 800056a:	2200      	movs	r2, #0
 800056c:	601a      	str	r2, [r3, #0]
 800056e:	e008      	b.n	8000582 <fsm_traffic_run+0xde>
        } else if (!is_button_pressed(0)) buttonflag0 = 0;
 8000570:	2000      	movs	r0, #0
 8000572:	f7ff fe59 	bl	8000228 <is_button_pressed>
 8000576:	4603      	mov	r3, r0
 8000578:	2b00      	cmp	r3, #0
 800057a:	d102      	bne.n	8000582 <fsm_traffic_run+0xde>
 800057c:	4b6b      	ldr	r3, [pc, #428]	; (800072c <fsm_traffic_run+0x288>)
 800057e:	2200      	movs	r2, #0
 8000580:	701a      	strb	r2, [r3, #0]

        if (led_7_flag) {
 8000582:	4b6e      	ldr	r3, [pc, #440]	; (800073c <fsm_traffic_run+0x298>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	2b00      	cmp	r3, #0
 8000588:	f000 8270 	beq.w	8000a6c <fsm_traffic_run+0x5c8>
            led_7_flag = 0;
 800058c:	4b6b      	ldr	r3, [pc, #428]	; (800073c <fsm_traffic_run+0x298>)
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
            update_LED7_driver(index_led7);
 8000592:	4b69      	ldr	r3, [pc, #420]	; (8000738 <fsm_traffic_run+0x294>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	b2db      	uxtb	r3, r3
 8000598:	4618      	mov	r0, r3
 800059a:	f000 fc6f 	bl	8000e7c <update_LED7_driver>
            index_led7 = (index_led7 + 1) % 4;
 800059e:	4b66      	ldr	r3, [pc, #408]	; (8000738 <fsm_traffic_run+0x294>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	3301      	adds	r3, #1
 80005a4:	425a      	negs	r2, r3
 80005a6:	f003 0303 	and.w	r3, r3, #3
 80005aa:	f002 0203 	and.w	r2, r2, #3
 80005ae:	bf58      	it	pl
 80005b0:	4253      	negpl	r3, r2
 80005b2:	4a61      	ldr	r2, [pc, #388]	; (8000738 <fsm_traffic_run+0x294>)
 80005b4:	6013      	str	r3, [r2, #0]
            setLED7Timer(250);
 80005b6:	20fa      	movs	r0, #250	; 0xfa
 80005b8:	f000 fe90 	bl	80012dc <setLED7Timer>
        }

        break;
 80005bc:	e256      	b.n	8000a6c <fsm_traffic_run+0x5c8>

    // ==========================================================
    case MODE_2: // chỉnh RED
        update_all_clock_buffer(counter_mode2, 2);
 80005be:	4b5c      	ldr	r3, [pc, #368]	; (8000730 <fsm_traffic_run+0x28c>)
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	2102      	movs	r1, #2
 80005c4:	4618      	mov	r0, r3
 80005c6:	f000 fbd5 	bl	8000d74 <update_all_clock_buffer>
        if(blink_flag){
 80005ca:	4b5d      	ldr	r3, [pc, #372]	; (8000740 <fsm_traffic_run+0x29c>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d00d      	beq.n	80005ee <fsm_traffic_run+0x14a>
            blink_flag = 0;
 80005d2:	4b5b      	ldr	r3, [pc, #364]	; (8000740 <fsm_traffic_run+0x29c>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
            HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin);
 80005d8:	2108      	movs	r1, #8
 80005da:	4856      	ldr	r0, [pc, #344]	; (8000734 <fsm_traffic_run+0x290>)
 80005dc:	f001 fd9f 	bl	800211e <HAL_GPIO_TogglePin>
            HAL_GPIO_TogglePin(LED_RED2_GPIO_Port, LED_RED2_Pin);
 80005e0:	2140      	movs	r1, #64	; 0x40
 80005e2:	4854      	ldr	r0, [pc, #336]	; (8000734 <fsm_traffic_run+0x290>)
 80005e4:	f001 fd9b 	bl	800211e <HAL_GPIO_TogglePin>
            setBlinkLedTimer(250);
 80005e8:	20fa      	movs	r0, #250	; 0xfa
 80005ea:	f000 fe93 	bl	8001314 <setBlinkLedTimer>
        }

        if(is_button_pressed(0) && buttonflag0 == 0){
 80005ee:	2000      	movs	r0, #0
 80005f0:	f7ff fe1a 	bl	8000228 <is_button_pressed>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d023      	beq.n	8000642 <fsm_traffic_run+0x19e>
 80005fa:	4b4c      	ldr	r3, [pc, #304]	; (800072c <fsm_traffic_run+0x288>)
 80005fc:	781b      	ldrb	r3, [r3, #0]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d11f      	bne.n	8000642 <fsm_traffic_run+0x19e>
            buttonflag0 = 1;
 8000602:	4b4a      	ldr	r3, [pc, #296]	; (800072c <fsm_traffic_run+0x288>)
 8000604:	2201      	movs	r2, #1
 8000606:	701a      	strb	r2, [r3, #0]
            Mode = MODE_3;
 8000608:	4b46      	ldr	r3, [pc, #280]	; (8000724 <fsm_traffic_run+0x280>)
 800060a:	2202      	movs	r2, #2
 800060c:	701a      	strb	r2, [r3, #0]
            counter_mode3 = LED_TRAFFIC_GET_AMBER();
 800060e:	f001 f81f 	bl	8001650 <LED_TRAFFIC_GET_AMBER>
 8000612:	4603      	mov	r3, r0
 8000614:	461a      	mov	r2, r3
 8000616:	4b4b      	ldr	r3, [pc, #300]	; (8000744 <fsm_traffic_run+0x2a0>)
 8000618:	701a      	strb	r2, [r3, #0]
            LED_TRAFFIC_INIT();
 800061a:	f000 ff97 	bl	800154c <LED_TRAFFIC_INIT>
            HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, GPIO_PIN_RESET);
 800061e:	2200      	movs	r2, #0
 8000620:	2120      	movs	r1, #32
 8000622:	4844      	ldr	r0, [pc, #272]	; (8000734 <fsm_traffic_run+0x290>)
 8000624:	f001 fd63 	bl	80020ee <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_AMBER2_GPIO_Port, LED_AMBER2_Pin, GPIO_PIN_RESET);
 8000628:	2200      	movs	r2, #0
 800062a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800062e:	4841      	ldr	r0, [pc, #260]	; (8000734 <fsm_traffic_run+0x290>)
 8000630:	f001 fd5d 	bl	80020ee <HAL_GPIO_WritePin>
            setBlinkLedTimer(250);
 8000634:	20fa      	movs	r0, #250	; 0xfa
 8000636:	f000 fe6d 	bl	8001314 <setBlinkLedTimer>
            index_led7 = 0;
 800063a:	4b3f      	ldr	r3, [pc, #252]	; (8000738 <fsm_traffic_run+0x294>)
 800063c:	2200      	movs	r2, #0
 800063e:	601a      	str	r2, [r3, #0]
 8000640:	e008      	b.n	8000654 <fsm_traffic_run+0x1b0>
        } else if(!is_button_pressed(0)) buttonflag0 = 0;
 8000642:	2000      	movs	r0, #0
 8000644:	f7ff fdf0 	bl	8000228 <is_button_pressed>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d102      	bne.n	8000654 <fsm_traffic_run+0x1b0>
 800064e:	4b37      	ldr	r3, [pc, #220]	; (800072c <fsm_traffic_run+0x288>)
 8000650:	2200      	movs	r2, #0
 8000652:	701a      	strb	r2, [r3, #0]

        if(is_button_pressed(1) && buttonflag1 == 0){
 8000654:	2001      	movs	r0, #1
 8000656:	f7ff fde7 	bl	8000228 <is_button_pressed>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d014      	beq.n	800068a <fsm_traffic_run+0x1e6>
 8000660:	4b39      	ldr	r3, [pc, #228]	; (8000748 <fsm_traffic_run+0x2a4>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	2b00      	cmp	r3, #0
 8000666:	d110      	bne.n	800068a <fsm_traffic_run+0x1e6>
            buttonflag1 = 1;
 8000668:	4b37      	ldr	r3, [pc, #220]	; (8000748 <fsm_traffic_run+0x2a4>)
 800066a:	2201      	movs	r2, #1
 800066c:	701a      	strb	r2, [r3, #0]
            counter_mode2++;
 800066e:	4b30      	ldr	r3, [pc, #192]	; (8000730 <fsm_traffic_run+0x28c>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	3301      	adds	r3, #1
 8000674:	b2da      	uxtb	r2, r3
 8000676:	4b2e      	ldr	r3, [pc, #184]	; (8000730 <fsm_traffic_run+0x28c>)
 8000678:	701a      	strb	r2, [r3, #0]
            if(counter_mode2 > 99) counter_mode2 = 1;
 800067a:	4b2d      	ldr	r3, [pc, #180]	; (8000730 <fsm_traffic_run+0x28c>)
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	2b63      	cmp	r3, #99	; 0x63
 8000680:	d90c      	bls.n	800069c <fsm_traffic_run+0x1f8>
 8000682:	4b2b      	ldr	r3, [pc, #172]	; (8000730 <fsm_traffic_run+0x28c>)
 8000684:	2201      	movs	r2, #1
 8000686:	701a      	strb	r2, [r3, #0]
 8000688:	e008      	b.n	800069c <fsm_traffic_run+0x1f8>
        } else if(!is_button_pressed(1)) buttonflag1 = 0;
 800068a:	2001      	movs	r0, #1
 800068c:	f7ff fdcc 	bl	8000228 <is_button_pressed>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d102      	bne.n	800069c <fsm_traffic_run+0x1f8>
 8000696:	4b2c      	ldr	r3, [pc, #176]	; (8000748 <fsm_traffic_run+0x2a4>)
 8000698:	2200      	movs	r2, #0
 800069a:	701a      	strb	r2, [r3, #0]

        // BTN2 save RED
        if(is_button_pressed(2) && buttonflag2 == 0){
 800069c:	2002      	movs	r0, #2
 800069e:	f7ff fdc3 	bl	8000228 <is_button_pressed>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d013      	beq.n	80006d0 <fsm_traffic_run+0x22c>
 80006a8:	4b28      	ldr	r3, [pc, #160]	; (800074c <fsm_traffic_run+0x2a8>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d10f      	bne.n	80006d0 <fsm_traffic_run+0x22c>
            buttonflag2 = 1;
 80006b0:	4b26      	ldr	r3, [pc, #152]	; (800074c <fsm_traffic_run+0x2a8>)
 80006b2:	2201      	movs	r2, #1
 80006b4:	701a      	strb	r2, [r3, #0]
            time_red = counter_mode2;
 80006b6:	4b1e      	ldr	r3, [pc, #120]	; (8000730 <fsm_traffic_run+0x28c>)
 80006b8:	781a      	ldrb	r2, [r3, #0]
 80006ba:	4b25      	ldr	r3, [pc, #148]	; (8000750 <fsm_traffic_run+0x2ac>)
 80006bc:	701a      	strb	r2, [r3, #0]
            LED_TRAFFIC_SET_RED(time_red);
 80006be:	4b24      	ldr	r3, [pc, #144]	; (8000750 <fsm_traffic_run+0x2ac>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	4618      	mov	r0, r3
 80006c4:	f000 ffd8 	bl	8001678 <LED_TRAFFIC_SET_RED>
            reconcile_on_pair(RED);
 80006c8:	2000      	movs	r0, #0
 80006ca:	f7ff fdc7 	bl	800025c <reconcile_on_pair>
 80006ce:	e008      	b.n	80006e2 <fsm_traffic_run+0x23e>
        } else if(!is_button_pressed(2)) buttonflag2 = 0;
 80006d0:	2002      	movs	r0, #2
 80006d2:	f7ff fda9 	bl	8000228 <is_button_pressed>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d102      	bne.n	80006e2 <fsm_traffic_run+0x23e>
 80006dc:	4b1b      	ldr	r3, [pc, #108]	; (800074c <fsm_traffic_run+0x2a8>)
 80006de:	2200      	movs	r2, #0
 80006e0:	701a      	strb	r2, [r3, #0]

        if(led_7_flag){
 80006e2:	4b16      	ldr	r3, [pc, #88]	; (800073c <fsm_traffic_run+0x298>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	f000 81c2 	beq.w	8000a70 <fsm_traffic_run+0x5cc>
            led_7_flag = 0;
 80006ec:	4b13      	ldr	r3, [pc, #76]	; (800073c <fsm_traffic_run+0x298>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	601a      	str	r2, [r3, #0]
            update_LED7_driver(index_led7);
 80006f2:	4b11      	ldr	r3, [pc, #68]	; (8000738 <fsm_traffic_run+0x294>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	b2db      	uxtb	r3, r3
 80006f8:	4618      	mov	r0, r3
 80006fa:	f000 fbbf 	bl	8000e7c <update_LED7_driver>
            index_led7 = (index_led7 + 1) % 4;
 80006fe:	4b0e      	ldr	r3, [pc, #56]	; (8000738 <fsm_traffic_run+0x294>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	3301      	adds	r3, #1
 8000704:	425a      	negs	r2, r3
 8000706:	f003 0303 	and.w	r3, r3, #3
 800070a:	f002 0203 	and.w	r2, r2, #3
 800070e:	bf58      	it	pl
 8000710:	4253      	negpl	r3, r2
 8000712:	4a09      	ldr	r2, [pc, #36]	; (8000738 <fsm_traffic_run+0x294>)
 8000714:	6013      	str	r3, [r2, #0]
            setLED7Timer(250);
 8000716:	20fa      	movs	r0, #250	; 0xfa
 8000718:	f000 fde0 	bl	80012dc <setLED7Timer>
        }
        break;
 800071c:	e1a8      	b.n	8000a70 <fsm_traffic_run+0x5cc>
 800071e:	bf00      	nop
 8000720:	20000058 	.word	0x20000058
 8000724:	20000050 	.word	0x20000050
 8000728:	20000080 	.word	0x20000080
 800072c:	20000054 	.word	0x20000054
 8000730:	20000051 	.word	0x20000051
 8000734:	40010c00 	.word	0x40010c00
 8000738:	2000005c 	.word	0x2000005c
 800073c:	20000084 	.word	0x20000084
 8000740:	20000088 	.word	0x20000088
 8000744:	20000052 	.word	0x20000052
 8000748:	20000055 	.word	0x20000055
 800074c:	20000056 	.word	0x20000056
 8000750:	20000008 	.word	0x20000008

    // ==========================================================
    case MODE_3: // chỉnh AMBER
        update_all_clock_buffer(counter_mode3, 3);
 8000754:	4bb7      	ldr	r3, [pc, #732]	; (8000a34 <fsm_traffic_run+0x590>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	2103      	movs	r1, #3
 800075a:	4618      	mov	r0, r3
 800075c:	f000 fb0a 	bl	8000d74 <update_all_clock_buffer>

        if(blink_flag){
 8000760:	4bb5      	ldr	r3, [pc, #724]	; (8000a38 <fsm_traffic_run+0x594>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d00e      	beq.n	8000786 <fsm_traffic_run+0x2e2>
            blink_flag = 0;
 8000768:	4bb3      	ldr	r3, [pc, #716]	; (8000a38 <fsm_traffic_run+0x594>)
 800076a:	2200      	movs	r2, #0
 800076c:	601a      	str	r2, [r3, #0]
            HAL_GPIO_TogglePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin);
 800076e:	2120      	movs	r1, #32
 8000770:	48b2      	ldr	r0, [pc, #712]	; (8000a3c <fsm_traffic_run+0x598>)
 8000772:	f001 fcd4 	bl	800211e <HAL_GPIO_TogglePin>
            HAL_GPIO_TogglePin(LED_AMBER2_GPIO_Port, LED_AMBER2_Pin);
 8000776:	f44f 7180 	mov.w	r1, #256	; 0x100
 800077a:	48b0      	ldr	r0, [pc, #704]	; (8000a3c <fsm_traffic_run+0x598>)
 800077c:	f001 fccf 	bl	800211e <HAL_GPIO_TogglePin>
            setBlinkLedTimer(250);
 8000780:	20fa      	movs	r0, #250	; 0xfa
 8000782:	f000 fdc7 	bl	8001314 <setBlinkLedTimer>
        }

        if(is_button_pressed(0) && buttonflag0 == 0){
 8000786:	2000      	movs	r0, #0
 8000788:	f7ff fd4e 	bl	8000228 <is_button_pressed>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d022      	beq.n	80007d8 <fsm_traffic_run+0x334>
 8000792:	4bab      	ldr	r3, [pc, #684]	; (8000a40 <fsm_traffic_run+0x59c>)
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	2b00      	cmp	r3, #0
 8000798:	d11e      	bne.n	80007d8 <fsm_traffic_run+0x334>
            buttonflag0 = 1;
 800079a:	4ba9      	ldr	r3, [pc, #676]	; (8000a40 <fsm_traffic_run+0x59c>)
 800079c:	2201      	movs	r2, #1
 800079e:	701a      	strb	r2, [r3, #0]
            Mode = MODE_4;
 80007a0:	4ba8      	ldr	r3, [pc, #672]	; (8000a44 <fsm_traffic_run+0x5a0>)
 80007a2:	2203      	movs	r2, #3
 80007a4:	701a      	strb	r2, [r3, #0]
            counter_mode4 = LED_TRAFFIC_GET_GREEN();
 80007a6:	f000 ff5d 	bl	8001664 <LED_TRAFFIC_GET_GREEN>
 80007aa:	4603      	mov	r3, r0
 80007ac:	461a      	mov	r2, r3
 80007ae:	4ba6      	ldr	r3, [pc, #664]	; (8000a48 <fsm_traffic_run+0x5a4>)
 80007b0:	701a      	strb	r2, [r3, #0]
            LED_TRAFFIC_INIT();
 80007b2:	f000 fecb 	bl	800154c <LED_TRAFFIC_INIT>
            HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2110      	movs	r1, #16
 80007ba:	48a0      	ldr	r0, [pc, #640]	; (8000a3c <fsm_traffic_run+0x598>)
 80007bc:	f001 fc97 	bl	80020ee <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_RESET);
 80007c0:	2200      	movs	r2, #0
 80007c2:	2180      	movs	r1, #128	; 0x80
 80007c4:	489d      	ldr	r0, [pc, #628]	; (8000a3c <fsm_traffic_run+0x598>)
 80007c6:	f001 fc92 	bl	80020ee <HAL_GPIO_WritePin>
            setBlinkLedTimer(250);
 80007ca:	20fa      	movs	r0, #250	; 0xfa
 80007cc:	f000 fda2 	bl	8001314 <setBlinkLedTimer>
            index_led7 = 0;
 80007d0:	4b9e      	ldr	r3, [pc, #632]	; (8000a4c <fsm_traffic_run+0x5a8>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]
 80007d6:	e008      	b.n	80007ea <fsm_traffic_run+0x346>
        } else if(!is_button_pressed(0)) buttonflag0 = 0;
 80007d8:	2000      	movs	r0, #0
 80007da:	f7ff fd25 	bl	8000228 <is_button_pressed>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d102      	bne.n	80007ea <fsm_traffic_run+0x346>
 80007e4:	4b96      	ldr	r3, [pc, #600]	; (8000a40 <fsm_traffic_run+0x59c>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	701a      	strb	r2, [r3, #0]

        if(is_button_pressed(1) && buttonflag1 == 0){
 80007ea:	2001      	movs	r0, #1
 80007ec:	f7ff fd1c 	bl	8000228 <is_button_pressed>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d014      	beq.n	8000820 <fsm_traffic_run+0x37c>
 80007f6:	4b96      	ldr	r3, [pc, #600]	; (8000a50 <fsm_traffic_run+0x5ac>)
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d110      	bne.n	8000820 <fsm_traffic_run+0x37c>
            buttonflag1 = 1;
 80007fe:	4b94      	ldr	r3, [pc, #592]	; (8000a50 <fsm_traffic_run+0x5ac>)
 8000800:	2201      	movs	r2, #1
 8000802:	701a      	strb	r2, [r3, #0]
            counter_mode3++;
 8000804:	4b8b      	ldr	r3, [pc, #556]	; (8000a34 <fsm_traffic_run+0x590>)
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	3301      	adds	r3, #1
 800080a:	b2da      	uxtb	r2, r3
 800080c:	4b89      	ldr	r3, [pc, #548]	; (8000a34 <fsm_traffic_run+0x590>)
 800080e:	701a      	strb	r2, [r3, #0]
            if(counter_mode3 > 99) counter_mode3 = 1;
 8000810:	4b88      	ldr	r3, [pc, #544]	; (8000a34 <fsm_traffic_run+0x590>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	2b63      	cmp	r3, #99	; 0x63
 8000816:	d90c      	bls.n	8000832 <fsm_traffic_run+0x38e>
 8000818:	4b86      	ldr	r3, [pc, #536]	; (8000a34 <fsm_traffic_run+0x590>)
 800081a:	2201      	movs	r2, #1
 800081c:	701a      	strb	r2, [r3, #0]
 800081e:	e008      	b.n	8000832 <fsm_traffic_run+0x38e>
        } else if(!is_button_pressed(1)) buttonflag1 = 0;
 8000820:	2001      	movs	r0, #1
 8000822:	f7ff fd01 	bl	8000228 <is_button_pressed>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d102      	bne.n	8000832 <fsm_traffic_run+0x38e>
 800082c:	4b88      	ldr	r3, [pc, #544]	; (8000a50 <fsm_traffic_run+0x5ac>)
 800082e:	2200      	movs	r2, #0
 8000830:	701a      	strb	r2, [r3, #0]

        // BTN2 save AMBER
        if(is_button_pressed(2) && buttonflag2 == 0){
 8000832:	2002      	movs	r0, #2
 8000834:	f7ff fcf8 	bl	8000228 <is_button_pressed>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d013      	beq.n	8000866 <fsm_traffic_run+0x3c2>
 800083e:	4b85      	ldr	r3, [pc, #532]	; (8000a54 <fsm_traffic_run+0x5b0>)
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	2b00      	cmp	r3, #0
 8000844:	d10f      	bne.n	8000866 <fsm_traffic_run+0x3c2>
            buttonflag2 = 1;
 8000846:	4b83      	ldr	r3, [pc, #524]	; (8000a54 <fsm_traffic_run+0x5b0>)
 8000848:	2201      	movs	r2, #1
 800084a:	701a      	strb	r2, [r3, #0]
            time_amber = counter_mode3;
 800084c:	4b79      	ldr	r3, [pc, #484]	; (8000a34 <fsm_traffic_run+0x590>)
 800084e:	781a      	ldrb	r2, [r3, #0]
 8000850:	4b81      	ldr	r3, [pc, #516]	; (8000a58 <fsm_traffic_run+0x5b4>)
 8000852:	701a      	strb	r2, [r3, #0]
            LED_TRAFFIC_SET_AMBER(time_amber);
 8000854:	4b80      	ldr	r3, [pc, #512]	; (8000a58 <fsm_traffic_run+0x5b4>)
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	4618      	mov	r0, r3
 800085a:	f000 ff27 	bl	80016ac <LED_TRAFFIC_SET_AMBER>
            reconcile_on_pair(AMBER);
 800085e:	2001      	movs	r0, #1
 8000860:	f7ff fcfc 	bl	800025c <reconcile_on_pair>
 8000864:	e008      	b.n	8000878 <fsm_traffic_run+0x3d4>
        } else if(!is_button_pressed(2)) buttonflag2 = 0;
 8000866:	2002      	movs	r0, #2
 8000868:	f7ff fcde 	bl	8000228 <is_button_pressed>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d102      	bne.n	8000878 <fsm_traffic_run+0x3d4>
 8000872:	4b78      	ldr	r3, [pc, #480]	; (8000a54 <fsm_traffic_run+0x5b0>)
 8000874:	2200      	movs	r2, #0
 8000876:	701a      	strb	r2, [r3, #0]

        if(led_7_flag){
 8000878:	4b78      	ldr	r3, [pc, #480]	; (8000a5c <fsm_traffic_run+0x5b8>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	2b00      	cmp	r3, #0
 800087e:	f000 80f9 	beq.w	8000a74 <fsm_traffic_run+0x5d0>
            led_7_flag = 0;
 8000882:	4b76      	ldr	r3, [pc, #472]	; (8000a5c <fsm_traffic_run+0x5b8>)
 8000884:	2200      	movs	r2, #0
 8000886:	601a      	str	r2, [r3, #0]
            update_LED7_driver(index_led7);
 8000888:	4b70      	ldr	r3, [pc, #448]	; (8000a4c <fsm_traffic_run+0x5a8>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	b2db      	uxtb	r3, r3
 800088e:	4618      	mov	r0, r3
 8000890:	f000 faf4 	bl	8000e7c <update_LED7_driver>
            index_led7 = (index_led7 + 1) % 4;
 8000894:	4b6d      	ldr	r3, [pc, #436]	; (8000a4c <fsm_traffic_run+0x5a8>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	3301      	adds	r3, #1
 800089a:	425a      	negs	r2, r3
 800089c:	f003 0303 	and.w	r3, r3, #3
 80008a0:	f002 0203 	and.w	r2, r2, #3
 80008a4:	bf58      	it	pl
 80008a6:	4253      	negpl	r3, r2
 80008a8:	4a68      	ldr	r2, [pc, #416]	; (8000a4c <fsm_traffic_run+0x5a8>)
 80008aa:	6013      	str	r3, [r2, #0]
            setLED7Timer(250);
 80008ac:	20fa      	movs	r0, #250	; 0xfa
 80008ae:	f000 fd15 	bl	80012dc <setLED7Timer>
        }
        break;
 80008b2:	e0df      	b.n	8000a74 <fsm_traffic_run+0x5d0>

    // ==========================================================
    case MODE_4: // chỉnh GREEN
        update_all_clock_buffer(counter_mode4, 4);
 80008b4:	4b64      	ldr	r3, [pc, #400]	; (8000a48 <fsm_traffic_run+0x5a4>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	2104      	movs	r1, #4
 80008ba:	4618      	mov	r0, r3
 80008bc:	f000 fa5a 	bl	8000d74 <update_all_clock_buffer>

        if(blink_flag){
 80008c0:	4b5d      	ldr	r3, [pc, #372]	; (8000a38 <fsm_traffic_run+0x594>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d00d      	beq.n	80008e4 <fsm_traffic_run+0x440>
            blink_flag = 0;
 80008c8:	4b5b      	ldr	r3, [pc, #364]	; (8000a38 <fsm_traffic_run+0x594>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	601a      	str	r2, [r3, #0]
            HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
 80008ce:	2110      	movs	r1, #16
 80008d0:	485a      	ldr	r0, [pc, #360]	; (8000a3c <fsm_traffic_run+0x598>)
 80008d2:	f001 fc24 	bl	800211e <HAL_GPIO_TogglePin>
            HAL_GPIO_TogglePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin);
 80008d6:	2180      	movs	r1, #128	; 0x80
 80008d8:	4858      	ldr	r0, [pc, #352]	; (8000a3c <fsm_traffic_run+0x598>)
 80008da:	f001 fc20 	bl	800211e <HAL_GPIO_TogglePin>
            setBlinkLedTimer(250);
 80008de:	20fa      	movs	r0, #250	; 0xfa
 80008e0:	f000 fd18 	bl	8001314 <setBlinkLedTimer>
        }

        // BTN0:-> MODE_1
        if(is_button_pressed(0) && buttonflag0 == 0){
 80008e4:	2000      	movs	r0, #0
 80008e6:	f7ff fc9f 	bl	8000228 <is_button_pressed>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d02d      	beq.n	800094c <fsm_traffic_run+0x4a8>
 80008f0:	4b53      	ldr	r3, [pc, #332]	; (8000a40 <fsm_traffic_run+0x59c>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d129      	bne.n	800094c <fsm_traffic_run+0x4a8>
            buttonflag0 = 1;
 80008f8:	4b51      	ldr	r3, [pc, #324]	; (8000a40 <fsm_traffic_run+0x59c>)
 80008fa:	2201      	movs	r2, #1
 80008fc:	701a      	strb	r2, [r3, #0]

            adjust_time_auto();
 80008fe:	f7ff fd6b 	bl	80003d8 <adjust_time_auto>

            // ap dung tim moi lan chay mode 1 tiep theo
            LED_TRAFFIC_SET_RED(time_red);
 8000902:	4b57      	ldr	r3, [pc, #348]	; (8000a60 <fsm_traffic_run+0x5bc>)
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	4618      	mov	r0, r3
 8000908:	f000 feb6 	bl	8001678 <LED_TRAFFIC_SET_RED>
            LED_TRAFFIC_SET_AMBER(time_amber);
 800090c:	4b52      	ldr	r3, [pc, #328]	; (8000a58 <fsm_traffic_run+0x5b4>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	4618      	mov	r0, r3
 8000912:	f000 fecb 	bl	80016ac <LED_TRAFFIC_SET_AMBER>
            LED_TRAFFIC_SET_GREEN(time_green);
 8000916:	4b53      	ldr	r3, [pc, #332]	; (8000a64 <fsm_traffic_run+0x5c0>)
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	4618      	mov	r0, r3
 800091c:	f000 fee0 	bl	80016e0 <LED_TRAFFIC_SET_GREEN>
            LED_TRAFFIC_APPLY_TIMES();
 8000920:	f000 fef8 	bl	8001714 <LED_TRAFFIC_APPLY_TIMES>
            LED_TRAFFIC_RESET_COUNTER();
 8000924:	f000 ff3e 	bl	80017a4 <LED_TRAFFIC_RESET_COUNTER>

            // clear prev_saved
            prev_saved = -1;
 8000928:	4b4f      	ldr	r3, [pc, #316]	; (8000a68 <fsm_traffic_run+0x5c4>)
 800092a:	22ff      	movs	r2, #255	; 0xff
 800092c:	701a      	strb	r2, [r3, #0]

            LED_TRAFFIC_INIT();
 800092e:	f000 fe0d 	bl	800154c <LED_TRAFFIC_INIT>
            LED_TRAFFIC_RUN();
 8000932:	f001 f8ad 	bl	8001a90 <LED_TRAFFIC_RUN>
            setTimer(1000);
 8000936:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800093a:	f000 fcb3 	bl	80012a4 <setTimer>
            Mode = MODE_1;
 800093e:	4b41      	ldr	r3, [pc, #260]	; (8000a44 <fsm_traffic_run+0x5a0>)
 8000940:	2200      	movs	r2, #0
 8000942:	701a      	strb	r2, [r3, #0]
            index_led7 = 0;
 8000944:	4b41      	ldr	r3, [pc, #260]	; (8000a4c <fsm_traffic_run+0x5a8>)
 8000946:	2200      	movs	r2, #0
 8000948:	601a      	str	r2, [r3, #0]
 800094a:	e008      	b.n	800095e <fsm_traffic_run+0x4ba>
        } else if(!is_button_pressed(0)) buttonflag0 = 0;
 800094c:	2000      	movs	r0, #0
 800094e:	f7ff fc6b 	bl	8000228 <is_button_pressed>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d102      	bne.n	800095e <fsm_traffic_run+0x4ba>
 8000958:	4b39      	ldr	r3, [pc, #228]	; (8000a40 <fsm_traffic_run+0x59c>)
 800095a:	2200      	movs	r2, #0
 800095c:	701a      	strb	r2, [r3, #0]

        if(is_button_pressed(1) && buttonflag1 == 0){
 800095e:	2001      	movs	r0, #1
 8000960:	f7ff fc62 	bl	8000228 <is_button_pressed>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d014      	beq.n	8000994 <fsm_traffic_run+0x4f0>
 800096a:	4b39      	ldr	r3, [pc, #228]	; (8000a50 <fsm_traffic_run+0x5ac>)
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d110      	bne.n	8000994 <fsm_traffic_run+0x4f0>
            buttonflag1 = 1;
 8000972:	4b37      	ldr	r3, [pc, #220]	; (8000a50 <fsm_traffic_run+0x5ac>)
 8000974:	2201      	movs	r2, #1
 8000976:	701a      	strb	r2, [r3, #0]
            counter_mode4++;
 8000978:	4b33      	ldr	r3, [pc, #204]	; (8000a48 <fsm_traffic_run+0x5a4>)
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	3301      	adds	r3, #1
 800097e:	b2da      	uxtb	r2, r3
 8000980:	4b31      	ldr	r3, [pc, #196]	; (8000a48 <fsm_traffic_run+0x5a4>)
 8000982:	701a      	strb	r2, [r3, #0]
            if(counter_mode4 > 99) counter_mode4 = 1;
 8000984:	4b30      	ldr	r3, [pc, #192]	; (8000a48 <fsm_traffic_run+0x5a4>)
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	2b63      	cmp	r3, #99	; 0x63
 800098a:	d90c      	bls.n	80009a6 <fsm_traffic_run+0x502>
 800098c:	4b2e      	ldr	r3, [pc, #184]	; (8000a48 <fsm_traffic_run+0x5a4>)
 800098e:	2201      	movs	r2, #1
 8000990:	701a      	strb	r2, [r3, #0]
 8000992:	e008      	b.n	80009a6 <fsm_traffic_run+0x502>
        } else if(!is_button_pressed(1)) buttonflag1 = 0;
 8000994:	2001      	movs	r0, #1
 8000996:	f7ff fc47 	bl	8000228 <is_button_pressed>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d102      	bne.n	80009a6 <fsm_traffic_run+0x502>
 80009a0:	4b2b      	ldr	r3, [pc, #172]	; (8000a50 <fsm_traffic_run+0x5ac>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	701a      	strb	r2, [r3, #0]

        // BTN2 save GREEN
        if(is_button_pressed(2) && buttonflag2 == 0){
 80009a6:	2002      	movs	r0, #2
 80009a8:	f7ff fc3e 	bl	8000228 <is_button_pressed>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d013      	beq.n	80009da <fsm_traffic_run+0x536>
 80009b2:	4b28      	ldr	r3, [pc, #160]	; (8000a54 <fsm_traffic_run+0x5b0>)
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d10f      	bne.n	80009da <fsm_traffic_run+0x536>
            buttonflag2 = 1;
 80009ba:	4b26      	ldr	r3, [pc, #152]	; (8000a54 <fsm_traffic_run+0x5b0>)
 80009bc:	2201      	movs	r2, #1
 80009be:	701a      	strb	r2, [r3, #0]
            time_green = counter_mode4;
 80009c0:	4b21      	ldr	r3, [pc, #132]	; (8000a48 <fsm_traffic_run+0x5a4>)
 80009c2:	781a      	ldrb	r2, [r3, #0]
 80009c4:	4b27      	ldr	r3, [pc, #156]	; (8000a64 <fsm_traffic_run+0x5c0>)
 80009c6:	701a      	strb	r2, [r3, #0]
            LED_TRAFFIC_SET_GREEN(time_green);
 80009c8:	4b26      	ldr	r3, [pc, #152]	; (8000a64 <fsm_traffic_run+0x5c0>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	4618      	mov	r0, r3
 80009ce:	f000 fe87 	bl	80016e0 <LED_TRAFFIC_SET_GREEN>
            reconcile_on_pair(GREEN);
 80009d2:	2002      	movs	r0, #2
 80009d4:	f7ff fc42 	bl	800025c <reconcile_on_pair>
 80009d8:	e008      	b.n	80009ec <fsm_traffic_run+0x548>
        } else if(!is_button_pressed(2)) buttonflag2 = 0;
 80009da:	2002      	movs	r0, #2
 80009dc:	f7ff fc24 	bl	8000228 <is_button_pressed>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d102      	bne.n	80009ec <fsm_traffic_run+0x548>
 80009e6:	4b1b      	ldr	r3, [pc, #108]	; (8000a54 <fsm_traffic_run+0x5b0>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	701a      	strb	r2, [r3, #0]

        if(led_7_flag){
 80009ec:	4b1b      	ldr	r3, [pc, #108]	; (8000a5c <fsm_traffic_run+0x5b8>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d041      	beq.n	8000a78 <fsm_traffic_run+0x5d4>
            led_7_flag = 0;
 80009f4:	4b19      	ldr	r3, [pc, #100]	; (8000a5c <fsm_traffic_run+0x5b8>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	601a      	str	r2, [r3, #0]
            update_LED7_driver(index_led7);
 80009fa:	4b14      	ldr	r3, [pc, #80]	; (8000a4c <fsm_traffic_run+0x5a8>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	4618      	mov	r0, r3
 8000a02:	f000 fa3b 	bl	8000e7c <update_LED7_driver>
            index_led7 = (index_led7 + 1) % 4;
 8000a06:	4b11      	ldr	r3, [pc, #68]	; (8000a4c <fsm_traffic_run+0x5a8>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	425a      	negs	r2, r3
 8000a0e:	f003 0303 	and.w	r3, r3, #3
 8000a12:	f002 0203 	and.w	r2, r2, #3
 8000a16:	bf58      	it	pl
 8000a18:	4253      	negpl	r3, r2
 8000a1a:	4a0c      	ldr	r2, [pc, #48]	; (8000a4c <fsm_traffic_run+0x5a8>)
 8000a1c:	6013      	str	r3, [r2, #0]
            setLED7Timer(250);
 8000a1e:	20fa      	movs	r0, #250	; 0xfa
 8000a20:	f000 fc5c 	bl	80012dc <setLED7Timer>
        }
        break;
 8000a24:	e028      	b.n	8000a78 <fsm_traffic_run+0x5d4>

    default:
        Mode = MODE_1;
 8000a26:	4b07      	ldr	r3, [pc, #28]	; (8000a44 <fsm_traffic_run+0x5a0>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	701a      	strb	r2, [r3, #0]
        break;
 8000a2c:	e025      	b.n	8000a7a <fsm_traffic_run+0x5d6>
    if (is_manual_active()) return;
 8000a2e:	bf00      	nop
 8000a30:	e023      	b.n	8000a7a <fsm_traffic_run+0x5d6>
 8000a32:	bf00      	nop
 8000a34:	20000052 	.word	0x20000052
 8000a38:	20000088 	.word	0x20000088
 8000a3c:	40010c00 	.word	0x40010c00
 8000a40:	20000054 	.word	0x20000054
 8000a44:	20000050 	.word	0x20000050
 8000a48:	20000053 	.word	0x20000053
 8000a4c:	2000005c 	.word	0x2000005c
 8000a50:	20000055 	.word	0x20000055
 8000a54:	20000056 	.word	0x20000056
 8000a58:	20000009 	.word	0x20000009
 8000a5c:	20000084 	.word	0x20000084
 8000a60:	20000008 	.word	0x20000008
 8000a64:	2000000a 	.word	0x2000000a
 8000a68:	2000000b 	.word	0x2000000b
        break;
 8000a6c:	bf00      	nop
 8000a6e:	e004      	b.n	8000a7a <fsm_traffic_run+0x5d6>
        break;
 8000a70:	bf00      	nop
 8000a72:	e002      	b.n	8000a7a <fsm_traffic_run+0x5d6>
        break;
 8000a74:	bf00      	nop
 8000a76:	e000      	b.n	8000a7a <fsm_traffic_run+0x5d6>
        break;
 8000a78:	bf00      	nop
    }

}
 8000a7a:	bd80      	pop	{r7, pc}

08000a7c <turn_off_all_leds>:
extern int init;
extern MODE Mode;

// ====================== HÀM HỖ TRỢ ===============================
static void turn_off_all_leds(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8000a80:	2201      	movs	r2, #1
 8000a82:	2108      	movs	r1, #8
 8000a84:	4812      	ldr	r0, [pc, #72]	; (8000ad0 <turn_off_all_leds+0x54>)
 8000a86:	f001 fb32 	bl	80020ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	2140      	movs	r1, #64	; 0x40
 8000a8e:	4810      	ldr	r0, [pc, #64]	; (8000ad0 <turn_off_all_leds+0x54>)
 8000a90:	f001 fb2d 	bl	80020ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, SET);
 8000a94:	2201      	movs	r2, #1
 8000a96:	2120      	movs	r1, #32
 8000a98:	480d      	ldr	r0, [pc, #52]	; (8000ad0 <turn_off_all_leds+0x54>)
 8000a9a:	f001 fb28 	bl	80020ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER2_GPIO_Port, LED_AMBER2_Pin, SET);
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aa4:	480a      	ldr	r0, [pc, #40]	; (8000ad0 <turn_off_all_leds+0x54>)
 8000aa6:	f001 fb22 	bl	80020ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 8000aaa:	2201      	movs	r2, #1
 8000aac:	2110      	movs	r1, #16
 8000aae:	4808      	ldr	r0, [pc, #32]	; (8000ad0 <turn_off_all_leds+0x54>)
 8000ab0:	f001 fb1d 	bl	80020ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	2180      	movs	r1, #128	; 0x80
 8000ab8:	4805      	ldr	r0, [pc, #20]	; (8000ad0 <turn_off_all_leds+0x54>)
 8000aba:	f001 fb18 	bl	80020ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_MANUAL_GPIO_Port, LED_MANUAL_Pin, SET);
 8000abe:	2201      	movs	r2, #1
 8000ac0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ac4:	4803      	ldr	r0, [pc, #12]	; (8000ad4 <turn_off_all_leds+0x58>)
 8000ac6:	f001 fb12 	bl	80020ee <HAL_GPIO_WritePin>
}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40010c00 	.word	0x40010c00
 8000ad4:	40010800 	.word	0x40010800

08000ad8 <led_manual>:

static void led_manual(uint8_t on)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LED_MANUAL_GPIO_Port, LED_MANUAL_Pin,on ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000ae2:	79fb      	ldrb	r3, [r7, #7]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	bf0c      	ite	eq
 8000ae8:	2301      	moveq	r3, #1
 8000aea:	2300      	movne	r3, #0
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	461a      	mov	r2, r3
 8000af0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000af4:	4803      	ldr	r0, [pc, #12]	; (8000b04 <led_manual+0x2c>)
 8000af6:	f001 fafa 	bl	80020ee <HAL_GPIO_WritePin>
}
 8000afa:	bf00      	nop
 8000afc:	3708      	adds	r7, #8
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40010800 	.word	0x40010800

08000b08 <set_led_state>:

static void set_led_state(ManualState state)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	4603      	mov	r3, r0
 8000b10:	71fb      	strb	r3, [r7, #7]
	turn_off_all_leds();
 8000b12:	f7ff ffb3 	bl	8000a7c <turn_off_all_leds>
	switch (state){
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d002      	beq.n	8000b22 <set_led_state+0x1a>
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	d00b      	beq.n	8000b38 <set_led_state+0x30>
		HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_RESET);
		break;

		default:
		break;
 8000b20:	e015      	b.n	8000b4e <set_led_state+0x46>
		HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 8000b22:	2200      	movs	r2, #0
 8000b24:	2108      	movs	r1, #8
 8000b26:	480c      	ldr	r0, [pc, #48]	; (8000b58 <set_led_state+0x50>)
 8000b28:	f001 fae1 	bl	80020ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	2180      	movs	r1, #128	; 0x80
 8000b30:	4809      	ldr	r0, [pc, #36]	; (8000b58 <set_led_state+0x50>)
 8000b32:	f001 fadc 	bl	80020ee <HAL_GPIO_WritePin>
		break;
 8000b36:	e00a      	b.n	8000b4e <set_led_state+0x46>
		HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000b38:	2200      	movs	r2, #0
 8000b3a:	2110      	movs	r1, #16
 8000b3c:	4806      	ldr	r0, [pc, #24]	; (8000b58 <set_led_state+0x50>)
 8000b3e:	f001 fad6 	bl	80020ee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_RESET);
 8000b42:	2200      	movs	r2, #0
 8000b44:	2140      	movs	r1, #64	; 0x40
 8000b46:	4804      	ldr	r0, [pc, #16]	; (8000b58 <set_led_state+0x50>)
 8000b48:	f001 fad1 	bl	80020ee <HAL_GPIO_WritePin>
		break;
 8000b4c:	bf00      	nop
		}
}
 8000b4e:	bf00      	nop
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40010c00 	.word	0x40010c00

08000b5c <fsm_manual_init>:

void fsm_manual_init(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
	turn_off_all_leds();
 8000b60:	f7ff ff8c 	bl	8000a7c <turn_off_all_leds>
	clearAllLED7();
 8000b64:	f000 f8e8 	bl	8000d38 <clearAllLED7>
	manual_state = STATE_DO_XANH;
 8000b68:	4b07      	ldr	r3, [pc, #28]	; (8000b88 <fsm_manual_init+0x2c>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	701a      	strb	r2, [r3, #0]
	set_led_state(manual_state);
 8000b6e:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <fsm_manual_init+0x2c>)
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	4618      	mov	r0, r3
 8000b74:	f7ff ffc8 	bl	8000b08 <set_led_state>
	led_manual(0);
 8000b78:	2000      	movs	r0, #0
 8000b7a:	f7ff ffad 	bl	8000ad8 <led_manual>
	waiting_timer = 0;
 8000b7e:	4b03      	ldr	r3, [pc, #12]	; (8000b8c <fsm_manual_init+0x30>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	701a      	strb	r2, [r3, #0]
}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20000061 	.word	0x20000061
 8000b8c:	20000065 	.word	0x20000065

08000b90 <fsm_manual_run>:

void fsm_manual_run(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
	switch (manual_active){
 8000b94:	4b5a      	ldr	r3, [pc, #360]	; (8000d00 <fsm_manual_run+0x170>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d002      	beq.n	8000ba2 <fsm_manual_run+0x12>
 8000b9c:	2b01      	cmp	r3, #1
 8000b9e:	d024      	beq.n	8000bea <fsm_manual_run+0x5a>
			manual_state = STATE_DO_XANH;
			break;
		}
		break;
	}
}
 8000ba0:	e0ac      	b.n	8000cfc <fsm_manual_run+0x16c>
		led_manual(0);
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	f7ff ff98 	bl	8000ad8 <led_manual>
		if (is_button_pressed(3) && btn3_flag == 0 && Mode == MODE_1){
 8000ba8:	2003      	movs	r0, #3
 8000baa:	f7ff fb3d 	bl	8000228 <is_button_pressed>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d00f      	beq.n	8000bd4 <fsm_manual_run+0x44>
 8000bb4:	4b53      	ldr	r3, [pc, #332]	; (8000d04 <fsm_manual_run+0x174>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d10b      	bne.n	8000bd4 <fsm_manual_run+0x44>
 8000bbc:	4b52      	ldr	r3, [pc, #328]	; (8000d08 <fsm_manual_run+0x178>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d107      	bne.n	8000bd4 <fsm_manual_run+0x44>
		btn3_flag = 1;
 8000bc4:	4b4f      	ldr	r3, [pc, #316]	; (8000d04 <fsm_manual_run+0x174>)
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	701a      	strb	r2, [r3, #0]
		manual_active = 1;
 8000bca:	4b4d      	ldr	r3, [pc, #308]	; (8000d00 <fsm_manual_run+0x170>)
 8000bcc:	2201      	movs	r2, #1
 8000bce:	701a      	strb	r2, [r3, #0]
		fsm_manual_init();
 8000bd0:	f7ff ffc4 	bl	8000b5c <fsm_manual_init>
		if (!is_button_pressed(3)) btn3_flag = 0;
 8000bd4:	2003      	movs	r0, #3
 8000bd6:	f7ff fb27 	bl	8000228 <is_button_pressed>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	f040 808c 	bne.w	8000cfa <fsm_manual_run+0x16a>
 8000be2:	4b48      	ldr	r3, [pc, #288]	; (8000d04 <fsm_manual_run+0x174>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	701a      	strb	r2, [r3, #0]
		break;
 8000be8:	e087      	b.n	8000cfa <fsm_manual_run+0x16a>
	switch (manual_state){
 8000bea:	4b48      	ldr	r3, [pc, #288]	; (8000d0c <fsm_manual_run+0x17c>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	2b01      	cmp	r3, #1
 8000bf0:	dc02      	bgt.n	8000bf8 <fsm_manual_run+0x68>
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	da03      	bge.n	8000bfe <fsm_manual_run+0x6e>
 8000bf6:	e07a      	b.n	8000cee <fsm_manual_run+0x15e>
 8000bf8:	2b02      	cmp	r3, #2
 8000bfa:	d05e      	beq.n	8000cba <fsm_manual_run+0x12a>
 8000bfc:	e077      	b.n	8000cee <fsm_manual_run+0x15e>
	  if (is_button_pressed(1) && btn1_flag == 0 && waiting_timer == 0){
 8000bfe:	2001      	movs	r0, #1
 8000c00:	f7ff fb12 	bl	8000228 <is_button_pressed>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d014      	beq.n	8000c34 <fsm_manual_run+0xa4>
 8000c0a:	4b41      	ldr	r3, [pc, #260]	; (8000d10 <fsm_manual_run+0x180>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d110      	bne.n	8000c34 <fsm_manual_run+0xa4>
 8000c12:	4b40      	ldr	r3, [pc, #256]	; (8000d14 <fsm_manual_run+0x184>)
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d10c      	bne.n	8000c34 <fsm_manual_run+0xa4>
		btn1_flag = 1;
 8000c1a:	4b3d      	ldr	r3, [pc, #244]	; (8000d10 <fsm_manual_run+0x180>)
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	701a      	strb	r2, [r3, #0]
		led_manual(1);
 8000c20:	2001      	movs	r0, #1
 8000c22:	f7ff ff59 	bl	8000ad8 <led_manual>
		setTimer1(2000);
 8000c26:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000c2a:	f000 fb8f 	bl	800134c <setTimer1>
		waiting_timer = 1;
 8000c2e:	4b39      	ldr	r3, [pc, #228]	; (8000d14 <fsm_manual_run+0x184>)
 8000c30:	2201      	movs	r2, #1
 8000c32:	701a      	strb	r2, [r3, #0]
	  if (!is_button_pressed(1)) btn1_flag = 0;
 8000c34:	2001      	movs	r0, #1
 8000c36:	f7ff faf7 	bl	8000228 <is_button_pressed>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d102      	bne.n	8000c46 <fsm_manual_run+0xb6>
 8000c40:	4b33      	ldr	r3, [pc, #204]	; (8000d10 <fsm_manual_run+0x180>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	701a      	strb	r2, [r3, #0]
	  if (waiting_timer && timer1_flag)
 8000c46:	4b33      	ldr	r3, [pc, #204]	; (8000d14 <fsm_manual_run+0x184>)
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d01b      	beq.n	8000c86 <fsm_manual_run+0xf6>
 8000c4e:	4b32      	ldr	r3, [pc, #200]	; (8000d18 <fsm_manual_run+0x188>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d017      	beq.n	8000c86 <fsm_manual_run+0xf6>
			timer1_flag = 0;
 8000c56:	4b30      	ldr	r3, [pc, #192]	; (8000d18 <fsm_manual_run+0x188>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	601a      	str	r2, [r3, #0]
			waiting_timer = 0;
 8000c5c:	4b2d      	ldr	r3, [pc, #180]	; (8000d14 <fsm_manual_run+0x184>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	701a      	strb	r2, [r3, #0]
			manual_state = (manual_state == STATE_DO_XANH)? STATE_XANH_DO: STATE_DO_XANH;
 8000c62:	4b2a      	ldr	r3, [pc, #168]	; (8000d0c <fsm_manual_run+0x17c>)
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	bf0c      	ite	eq
 8000c6a:	2301      	moveq	r3, #1
 8000c6c:	2300      	movne	r3, #0
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	461a      	mov	r2, r3
 8000c72:	4b26      	ldr	r3, [pc, #152]	; (8000d0c <fsm_manual_run+0x17c>)
 8000c74:	701a      	strb	r2, [r3, #0]
			set_led_state(manual_state);
 8000c76:	4b25      	ldr	r3, [pc, #148]	; (8000d0c <fsm_manual_run+0x17c>)
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f7ff ff44 	bl	8000b08 <set_led_state>
			led_manual(0);
 8000c80:	2000      	movs	r0, #0
 8000c82:	f7ff ff29 	bl	8000ad8 <led_manual>
	   if (is_button_pressed(0) && btn0_flag == 0)
 8000c86:	2000      	movs	r0, #0
 8000c88:	f7ff face 	bl	8000228 <is_button_pressed>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d009      	beq.n	8000ca6 <fsm_manual_run+0x116>
 8000c92:	4b22      	ldr	r3, [pc, #136]	; (8000d1c <fsm_manual_run+0x18c>)
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d105      	bne.n	8000ca6 <fsm_manual_run+0x116>
			btn0_flag = 1;
 8000c9a:	4b20      	ldr	r3, [pc, #128]	; (8000d1c <fsm_manual_run+0x18c>)
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	701a      	strb	r2, [r3, #0]
			manual_state = STATE_EXIT;
 8000ca0:	4b1a      	ldr	r3, [pc, #104]	; (8000d0c <fsm_manual_run+0x17c>)
 8000ca2:	2202      	movs	r2, #2
 8000ca4:	701a      	strb	r2, [r3, #0]
	   if (!is_button_pressed(0)) btn0_flag = 0;
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	f7ff fabe 	bl	8000228 <is_button_pressed>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d121      	bne.n	8000cf6 <fsm_manual_run+0x166>
 8000cb2:	4b1a      	ldr	r3, [pc, #104]	; (8000d1c <fsm_manual_run+0x18c>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	701a      	strb	r2, [r3, #0]
		break;
 8000cb8:	e01d      	b.n	8000cf6 <fsm_manual_run+0x166>
			turn_off_all_leds();
 8000cba:	f7ff fedf 	bl	8000a7c <turn_off_all_leds>
			clearAllLED7();
 8000cbe:	f000 f83b 	bl	8000d38 <clearAllLED7>
			while (is_button_pressed(0));
 8000cc2:	bf00      	nop
 8000cc4:	2000      	movs	r0, #0
 8000cc6:	f7ff faaf 	bl	8000228 <is_button_pressed>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d1f9      	bne.n	8000cc4 <fsm_manual_run+0x134>
			manual_active = 0;
 8000cd0:	4b0b      	ldr	r3, [pc, #44]	; (8000d00 <fsm_manual_run+0x170>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	701a      	strb	r2, [r3, #0]
			reset_to_default_mode1();
 8000cd6:	f7ff fb9f 	bl	8000418 <reset_to_default_mode1>
			Mode = MODE_1;
 8000cda:	4b0b      	ldr	r3, [pc, #44]	; (8000d08 <fsm_manual_run+0x178>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	701a      	strb	r2, [r3, #0]
			init = 0;
 8000ce0:	4b0f      	ldr	r3, [pc, #60]	; (8000d20 <fsm_manual_run+0x190>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	601a      	str	r2, [r3, #0]
			manual_state = STATE_DO_XANH;
 8000ce6:	4b09      	ldr	r3, [pc, #36]	; (8000d0c <fsm_manual_run+0x17c>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	701a      	strb	r2, [r3, #0]
			break;
 8000cec:	e004      	b.n	8000cf8 <fsm_manual_run+0x168>
			manual_state = STATE_DO_XANH;
 8000cee:	4b07      	ldr	r3, [pc, #28]	; (8000d0c <fsm_manual_run+0x17c>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	701a      	strb	r2, [r3, #0]
			break;
 8000cf4:	e000      	b.n	8000cf8 <fsm_manual_run+0x168>
		break;
 8000cf6:	bf00      	nop
		break;
 8000cf8:	e000      	b.n	8000cfc <fsm_manual_run+0x16c>
		break;
 8000cfa:	bf00      	nop
}
 8000cfc:	bf00      	nop
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	20000060 	.word	0x20000060
 8000d04:	20000064 	.word	0x20000064
 8000d08:	20000050 	.word	0x20000050
 8000d0c:	20000061 	.word	0x20000061
 8000d10:	20000063 	.word	0x20000063
 8000d14:	20000065 	.word	0x20000065
 8000d18:	2000008c 	.word	0x2000008c
 8000d1c:	20000062 	.word	0x20000062
 8000d20:	20000058 	.word	0x20000058

08000d24 <is_manual_active>:
uint8_t is_manual_active(void){
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
	return manual_active;
 8000d28:	4b02      	ldr	r3, [pc, #8]	; (8000d34 <is_manual_active+0x10>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bc80      	pop	{r7}
 8000d32:	4770      	bx	lr
 8000d34:	20000060 	.word	0x20000060

08000d38 <clearAllLED7>:


static uint8_t buffer[NUMBER_OF_7_SEG_LED];

// Turn off all LED7
void clearAllLED7(void){
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d42:	480b      	ldr	r0, [pc, #44]	; (8000d70 <clearAllLED7+0x38>)
 8000d44:	f001 f9d3 	bl	80020ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000d48:	2201      	movs	r2, #1
 8000d4a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d4e:	4808      	ldr	r0, [pc, #32]	; (8000d70 <clearAllLED7+0x38>)
 8000d50:	f001 f9cd 	bl	80020ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000d54:	2201      	movs	r2, #1
 8000d56:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d5a:	4805      	ldr	r0, [pc, #20]	; (8000d70 <clearAllLED7+0x38>)
 8000d5c:	f001 f9c7 	bl	80020ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000d60:	2201      	movs	r2, #1
 8000d62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d66:	4802      	ldr	r0, [pc, #8]	; (8000d70 <clearAllLED7+0x38>)
 8000d68:	f001 f9c1 	bl	80020ee <HAL_GPIO_WritePin>
}
 8000d6c:	bf00      	nop
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	40010c00 	.word	0x40010c00

08000d74 <update_all_clock_buffer>:
    HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin|
                      SEG_B_Pin|SEG_C_Pin|SEG_D_Pin|
                      SEG_E_Pin|SEG_F_Pin|SEG_G_Pin, GPIO_PIN_SET); // tắt tất cả segment
}

void update_all_clock_buffer(uint8_t time1, uint8_t time2){
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	460a      	mov	r2, r1
 8000d7e:	71fb      	strb	r3, [r7, #7]
 8000d80:	4613      	mov	r3, r2
 8000d82:	71bb      	strb	r3, [r7, #6]
	numBuffer[0] = time1/10;
 8000d84:	79fb      	ldrb	r3, [r7, #7]
 8000d86:	4a17      	ldr	r2, [pc, #92]	; (8000de4 <update_all_clock_buffer+0x70>)
 8000d88:	fba2 2303 	umull	r2, r3, r2, r3
 8000d8c:	08db      	lsrs	r3, r3, #3
 8000d8e:	b2da      	uxtb	r2, r3
 8000d90:	4b15      	ldr	r3, [pc, #84]	; (8000de8 <update_all_clock_buffer+0x74>)
 8000d92:	701a      	strb	r2, [r3, #0]
	numBuffer[1] = time1%10;
 8000d94:	79fa      	ldrb	r2, [r7, #7]
 8000d96:	4b13      	ldr	r3, [pc, #76]	; (8000de4 <update_all_clock_buffer+0x70>)
 8000d98:	fba3 1302 	umull	r1, r3, r3, r2
 8000d9c:	08d9      	lsrs	r1, r3, #3
 8000d9e:	460b      	mov	r3, r1
 8000da0:	009b      	lsls	r3, r3, #2
 8000da2:	440b      	add	r3, r1
 8000da4:	005b      	lsls	r3, r3, #1
 8000da6:	1ad3      	subs	r3, r2, r3
 8000da8:	b2da      	uxtb	r2, r3
 8000daa:	4b0f      	ldr	r3, [pc, #60]	; (8000de8 <update_all_clock_buffer+0x74>)
 8000dac:	705a      	strb	r2, [r3, #1]
	numBuffer[2] = time2/10;
 8000dae:	79bb      	ldrb	r3, [r7, #6]
 8000db0:	4a0c      	ldr	r2, [pc, #48]	; (8000de4 <update_all_clock_buffer+0x70>)
 8000db2:	fba2 2303 	umull	r2, r3, r2, r3
 8000db6:	08db      	lsrs	r3, r3, #3
 8000db8:	b2da      	uxtb	r2, r3
 8000dba:	4b0b      	ldr	r3, [pc, #44]	; (8000de8 <update_all_clock_buffer+0x74>)
 8000dbc:	709a      	strb	r2, [r3, #2]
	numBuffer[3] = time2%10;
 8000dbe:	79ba      	ldrb	r2, [r7, #6]
 8000dc0:	4b08      	ldr	r3, [pc, #32]	; (8000de4 <update_all_clock_buffer+0x70>)
 8000dc2:	fba3 1302 	umull	r1, r3, r3, r2
 8000dc6:	08d9      	lsrs	r1, r3, #3
 8000dc8:	460b      	mov	r3, r1
 8000dca:	009b      	lsls	r3, r3, #2
 8000dcc:	440b      	add	r3, r1
 8000dce:	005b      	lsls	r3, r3, #1
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	b2da      	uxtb	r2, r3
 8000dd4:	4b04      	ldr	r3, [pc, #16]	; (8000de8 <update_all_clock_buffer+0x74>)
 8000dd6:	70da      	strb	r2, [r3, #3]
}
 8000dd8:	bf00      	nop
 8000dda:	370c      	adds	r7, #12
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bc80      	pop	{r7}
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	cccccccd 	.word	0xcccccccd
 8000de8:	20000068 	.word	0x20000068

08000dec <update_horizontal_clock_buffer>:

void update_horizontal_clock_buffer(uint8_t time) {
 8000dec:	b480      	push	{r7}
 8000dee:	b083      	sub	sp, #12
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	71fb      	strb	r3, [r7, #7]
	numBuffer[0] = time/10;
 8000df6:	79fb      	ldrb	r3, [r7, #7]
 8000df8:	4a0c      	ldr	r2, [pc, #48]	; (8000e2c <update_horizontal_clock_buffer+0x40>)
 8000dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8000dfe:	08db      	lsrs	r3, r3, #3
 8000e00:	b2da      	uxtb	r2, r3
 8000e02:	4b0b      	ldr	r3, [pc, #44]	; (8000e30 <update_horizontal_clock_buffer+0x44>)
 8000e04:	701a      	strb	r2, [r3, #0]
	numBuffer[1] = time%10;
 8000e06:	79fa      	ldrb	r2, [r7, #7]
 8000e08:	4b08      	ldr	r3, [pc, #32]	; (8000e2c <update_horizontal_clock_buffer+0x40>)
 8000e0a:	fba3 1302 	umull	r1, r3, r3, r2
 8000e0e:	08d9      	lsrs	r1, r3, #3
 8000e10:	460b      	mov	r3, r1
 8000e12:	009b      	lsls	r3, r3, #2
 8000e14:	440b      	add	r3, r1
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	b2da      	uxtb	r2, r3
 8000e1c:	4b04      	ldr	r3, [pc, #16]	; (8000e30 <update_horizontal_clock_buffer+0x44>)
 8000e1e:	705a      	strb	r2, [r3, #1]
}
 8000e20:	bf00      	nop
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bc80      	pop	{r7}
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	cccccccd 	.word	0xcccccccd
 8000e30:	20000068 	.word	0x20000068

08000e34 <update_vertical_clock_buffer>:

void update_vertical_clock_buffer(uint8_t time) {
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	71fb      	strb	r3, [r7, #7]
	numBuffer[2] = time/10;
 8000e3e:	79fb      	ldrb	r3, [r7, #7]
 8000e40:	4a0c      	ldr	r2, [pc, #48]	; (8000e74 <update_vertical_clock_buffer+0x40>)
 8000e42:	fba2 2303 	umull	r2, r3, r2, r3
 8000e46:	08db      	lsrs	r3, r3, #3
 8000e48:	b2da      	uxtb	r2, r3
 8000e4a:	4b0b      	ldr	r3, [pc, #44]	; (8000e78 <update_vertical_clock_buffer+0x44>)
 8000e4c:	709a      	strb	r2, [r3, #2]
	numBuffer[3] = time%10;
 8000e4e:	79fa      	ldrb	r2, [r7, #7]
 8000e50:	4b08      	ldr	r3, [pc, #32]	; (8000e74 <update_vertical_clock_buffer+0x40>)
 8000e52:	fba3 1302 	umull	r1, r3, r3, r2
 8000e56:	08d9      	lsrs	r1, r3, #3
 8000e58:	460b      	mov	r3, r1
 8000e5a:	009b      	lsls	r3, r3, #2
 8000e5c:	440b      	add	r3, r1
 8000e5e:	005b      	lsls	r3, r3, #1
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	b2da      	uxtb	r2, r3
 8000e64:	4b04      	ldr	r3, [pc, #16]	; (8000e78 <update_vertical_clock_buffer+0x44>)
 8000e66:	70da      	strb	r2, [r3, #3]
}
 8000e68:	bf00      	nop
 8000e6a:	370c      	adds	r7, #12
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bc80      	pop	{r7}
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	cccccccd 	.word	0xcccccccd
 8000e78:	20000068 	.word	0x20000068

08000e7c <update_LED7_driver>:

void update_LED7_driver(uint8_t index){
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	4603      	mov	r3, r0
 8000e84:	71fb      	strb	r3, [r7, #7]
	clearAllLED7();
 8000e86:	f7ff ff57 	bl	8000d38 <clearAllLED7>
	switch (index){
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	2b03      	cmp	r3, #3
 8000e8e:	d84f      	bhi.n	8000f30 <update_LED7_driver+0xb4>
 8000e90:	a201      	add	r2, pc, #4	; (adr r2, 8000e98 <update_LED7_driver+0x1c>)
 8000e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e96:	bf00      	nop
 8000e98:	08000ea9 	.word	0x08000ea9
 8000e9c:	08000ecb 	.word	0x08000ecb
 8000ea0:	08000eed 	.word	0x08000eed
 8000ea4:	08000f0f 	.word	0x08000f0f
	case 0:
		buffer[0]=LED7Conversion[numBuffer[0]];
 8000ea8:	4b23      	ldr	r3, [pc, #140]	; (8000f38 <update_LED7_driver+0xbc>)
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	461a      	mov	r2, r3
 8000eae:	4b23      	ldr	r3, [pc, #140]	; (8000f3c <update_LED7_driver+0xc0>)
 8000eb0:	5c9a      	ldrb	r2, [r3, r2]
 8000eb2:	4b23      	ldr	r3, [pc, #140]	; (8000f40 <update_LED7_driver+0xc4>)
 8000eb4:	701a      	strb	r2, [r3, #0]
		displayLED7(0);
 8000eb6:	2000      	movs	r0, #0
 8000eb8:	f000 f846 	bl	8000f48 <displayLED7>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin,0);
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ec2:	4820      	ldr	r0, [pc, #128]	; (8000f44 <update_LED7_driver+0xc8>)
 8000ec4:	f001 f913 	bl	80020ee <HAL_GPIO_WritePin>
		break;
 8000ec8:	e032      	b.n	8000f30 <update_LED7_driver+0xb4>
	case 1:
		buffer[1]=LED7Conversion[numBuffer[1]];
 8000eca:	4b1b      	ldr	r3, [pc, #108]	; (8000f38 <update_LED7_driver+0xbc>)
 8000ecc:	785b      	ldrb	r3, [r3, #1]
 8000ece:	461a      	mov	r2, r3
 8000ed0:	4b1a      	ldr	r3, [pc, #104]	; (8000f3c <update_LED7_driver+0xc0>)
 8000ed2:	5c9a      	ldrb	r2, [r3, r2]
 8000ed4:	4b1a      	ldr	r3, [pc, #104]	; (8000f40 <update_LED7_driver+0xc4>)
 8000ed6:	705a      	strb	r2, [r3, #1]
		displayLED7(1);
 8000ed8:	2001      	movs	r0, #1
 8000eda:	f000 f835 	bl	8000f48 <displayLED7>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin,0);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ee4:	4817      	ldr	r0, [pc, #92]	; (8000f44 <update_LED7_driver+0xc8>)
 8000ee6:	f001 f902 	bl	80020ee <HAL_GPIO_WritePin>
		break;
 8000eea:	e021      	b.n	8000f30 <update_LED7_driver+0xb4>
	case 2:
		buffer[2]=LED7Conversion[numBuffer[2]];
 8000eec:	4b12      	ldr	r3, [pc, #72]	; (8000f38 <update_LED7_driver+0xbc>)
 8000eee:	789b      	ldrb	r3, [r3, #2]
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	4b12      	ldr	r3, [pc, #72]	; (8000f3c <update_LED7_driver+0xc0>)
 8000ef4:	5c9a      	ldrb	r2, [r3, r2]
 8000ef6:	4b12      	ldr	r3, [pc, #72]	; (8000f40 <update_LED7_driver+0xc4>)
 8000ef8:	709a      	strb	r2, [r3, #2]
		displayLED7(2);
 8000efa:	2002      	movs	r0, #2
 8000efc:	f000 f824 	bl	8000f48 <displayLED7>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin,0);
 8000f00:	2200      	movs	r2, #0
 8000f02:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f06:	480f      	ldr	r0, [pc, #60]	; (8000f44 <update_LED7_driver+0xc8>)
 8000f08:	f001 f8f1 	bl	80020ee <HAL_GPIO_WritePin>
		break;
 8000f0c:	e010      	b.n	8000f30 <update_LED7_driver+0xb4>
	case 3:
		buffer[3]=LED7Conversion[numBuffer[3]];
 8000f0e:	4b0a      	ldr	r3, [pc, #40]	; (8000f38 <update_LED7_driver+0xbc>)
 8000f10:	78db      	ldrb	r3, [r3, #3]
 8000f12:	461a      	mov	r2, r3
 8000f14:	4b09      	ldr	r3, [pc, #36]	; (8000f3c <update_LED7_driver+0xc0>)
 8000f16:	5c9a      	ldrb	r2, [r3, r2]
 8000f18:	4b09      	ldr	r3, [pc, #36]	; (8000f40 <update_LED7_driver+0xc4>)
 8000f1a:	70da      	strb	r2, [r3, #3]
		displayLED7(3);
 8000f1c:	2003      	movs	r0, #3
 8000f1e:	f000 f813 	bl	8000f48 <displayLED7>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin,0);
 8000f22:	2200      	movs	r2, #0
 8000f24:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f28:	4806      	ldr	r0, [pc, #24]	; (8000f44 <update_LED7_driver+0xc8>)
 8000f2a:	f001 f8e0 	bl	80020ee <HAL_GPIO_WritePin>
		break;
 8000f2e:	bf00      	nop
	}
}
 8000f30:	bf00      	nop
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	20000068 	.word	0x20000068
 8000f3c:	2000000c 	.word	0x2000000c
 8000f40:	2000006c 	.word	0x2000006c
 8000f44:	40010c00 	.word	0x40010c00

08000f48 <displayLED7>:

// Display LED7
void displayLED7(uint8_t index){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, !((buffer[index]>>0)&0x01));
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	4a3b      	ldr	r2, [pc, #236]	; (8001044 <displayLED7+0xfc>)
 8000f56:	5cd3      	ldrb	r3, [r2, r3]
 8000f58:	f003 0301 	and.w	r3, r3, #1
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	bf0c      	ite	eq
 8000f60:	2301      	moveq	r3, #1
 8000f62:	2300      	movne	r3, #0
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	461a      	mov	r2, r3
 8000f68:	2102      	movs	r1, #2
 8000f6a:	4837      	ldr	r0, [pc, #220]	; (8001048 <displayLED7+0x100>)
 8000f6c:	f001 f8bf 	bl	80020ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, !((buffer[index]>>1)&0x01));
 8000f70:	79fb      	ldrb	r3, [r7, #7]
 8000f72:	4a34      	ldr	r2, [pc, #208]	; (8001044 <displayLED7+0xfc>)
 8000f74:	5cd3      	ldrb	r3, [r2, r3]
 8000f76:	085b      	lsrs	r3, r3, #1
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	f003 0301 	and.w	r3, r3, #1
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	bf0c      	ite	eq
 8000f82:	2301      	moveq	r3, #1
 8000f84:	2300      	movne	r3, #0
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	461a      	mov	r2, r3
 8000f8a:	2104      	movs	r1, #4
 8000f8c:	482e      	ldr	r0, [pc, #184]	; (8001048 <displayLED7+0x100>)
 8000f8e:	f001 f8ae 	bl	80020ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, !((buffer[index]>>2)&0x01));
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	4a2b      	ldr	r2, [pc, #172]	; (8001044 <displayLED7+0xfc>)
 8000f96:	5cd3      	ldrb	r3, [r2, r3]
 8000f98:	089b      	lsrs	r3, r3, #2
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	f003 0301 	and.w	r3, r3, #1
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	bf0c      	ite	eq
 8000fa4:	2301      	moveq	r3, #1
 8000fa6:	2300      	movne	r3, #0
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	461a      	mov	r2, r3
 8000fac:	2108      	movs	r1, #8
 8000fae:	4826      	ldr	r0, [pc, #152]	; (8001048 <displayLED7+0x100>)
 8000fb0:	f001 f89d 	bl	80020ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, !((buffer[index]>>3)&0x01));
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	4a23      	ldr	r2, [pc, #140]	; (8001044 <displayLED7+0xfc>)
 8000fb8:	5cd3      	ldrb	r3, [r2, r3]
 8000fba:	08db      	lsrs	r3, r3, #3
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	f003 0301 	and.w	r3, r3, #1
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	bf0c      	ite	eq
 8000fc6:	2301      	moveq	r3, #1
 8000fc8:	2300      	movne	r3, #0
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	461a      	mov	r2, r3
 8000fce:	2110      	movs	r1, #16
 8000fd0:	481d      	ldr	r0, [pc, #116]	; (8001048 <displayLED7+0x100>)
 8000fd2:	f001 f88c 	bl	80020ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, !((buffer[index]>>4)&0x01));
 8000fd6:	79fb      	ldrb	r3, [r7, #7]
 8000fd8:	4a1a      	ldr	r2, [pc, #104]	; (8001044 <displayLED7+0xfc>)
 8000fda:	5cd3      	ldrb	r3, [r2, r3]
 8000fdc:	091b      	lsrs	r3, r3, #4
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	f003 0301 	and.w	r3, r3, #1
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	bf0c      	ite	eq
 8000fe8:	2301      	moveq	r3, #1
 8000fea:	2300      	movne	r3, #0
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	461a      	mov	r2, r3
 8000ff0:	2120      	movs	r1, #32
 8000ff2:	4815      	ldr	r0, [pc, #84]	; (8001048 <displayLED7+0x100>)
 8000ff4:	f001 f87b 	bl	80020ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, !((buffer[index]>>5)&0x01));
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	4a12      	ldr	r2, [pc, #72]	; (8001044 <displayLED7+0xfc>)
 8000ffc:	5cd3      	ldrb	r3, [r2, r3]
 8000ffe:	095b      	lsrs	r3, r3, #5
 8001000:	b2db      	uxtb	r3, r3
 8001002:	f003 0301 	and.w	r3, r3, #1
 8001006:	2b00      	cmp	r3, #0
 8001008:	bf0c      	ite	eq
 800100a:	2301      	moveq	r3, #1
 800100c:	2300      	movne	r3, #0
 800100e:	b2db      	uxtb	r3, r3
 8001010:	461a      	mov	r2, r3
 8001012:	2140      	movs	r1, #64	; 0x40
 8001014:	480c      	ldr	r0, [pc, #48]	; (8001048 <displayLED7+0x100>)
 8001016:	f001 f86a 	bl	80020ee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, !((buffer[index]>>6)&0x01));
 800101a:	79fb      	ldrb	r3, [r7, #7]
 800101c:	4a09      	ldr	r2, [pc, #36]	; (8001044 <displayLED7+0xfc>)
 800101e:	5cd3      	ldrb	r3, [r2, r3]
 8001020:	099b      	lsrs	r3, r3, #6
 8001022:	b2db      	uxtb	r3, r3
 8001024:	f003 0301 	and.w	r3, r3, #1
 8001028:	2b00      	cmp	r3, #0
 800102a:	bf0c      	ite	eq
 800102c:	2301      	moveq	r3, #1
 800102e:	2300      	movne	r3, #0
 8001030:	b2db      	uxtb	r3, r3
 8001032:	461a      	mov	r2, r3
 8001034:	2180      	movs	r1, #128	; 0x80
 8001036:	4804      	ldr	r0, [pc, #16]	; (8001048 <displayLED7+0x100>)
 8001038:	f001 f859 	bl	80020ee <HAL_GPIO_WritePin>
}
 800103c:	bf00      	nop
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	2000006c 	.word	0x2000006c
 8001048:	40010800 	.word	0x40010800

0800104c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001050:	f000 fd4c 	bl	8001aec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001054:	f000 f828 	bl	80010a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001058:	f000 f8ae 	bl	80011b8 <MX_GPIO_Init>
  MX_TIM2_Init();
 800105c:	f000 f860 	bl	8001120 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (&htim2 );
 8001060:	4810      	ldr	r0, [pc, #64]	; (80010a4 <main+0x58>)
 8001062:	f001 fca1 	bl	80029a8 <HAL_TIM_Base_Start_IT>
  button_Init();
 8001066:	f7ff f871 	bl	800014c <button_Init>
  LED_TRAFFIC_STORE_BUFFER(5, 0);
 800106a:	2100      	movs	r1, #0
 800106c:	2005      	movs	r0, #5
 800106e:	f000 fad1 	bl	8001614 <LED_TRAFFIC_STORE_BUFFER>
  LED_TRAFFIC_STORE_BUFFER(2, 1);
 8001072:	2101      	movs	r1, #1
 8001074:	2002      	movs	r0, #2
 8001076:	f000 facd 	bl	8001614 <LED_TRAFFIC_STORE_BUFFER>
  LED_TRAFFIC_STORE_BUFFER(3, 2);
 800107a:	2102      	movs	r1, #2
 800107c:	2003      	movs	r0, #3
 800107e:	f000 fac9 	bl	8001614 <LED_TRAFFIC_STORE_BUFFER>
  LED_TRAFFIC_LOAD_BUFFER();
 8001082:	f000 fa89 	bl	8001598 <LED_TRAFFIC_LOAD_BUFFER>


   setTimer(1000);
 8001086:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800108a:	f000 f90b 	bl	80012a4 <setTimer>
   setBlinkLedTimer(250);
 800108e:	20fa      	movs	r0, #250	; 0xfa
 8001090:	f000 f940 	bl	8001314 <setBlinkLedTimer>
   setLED7Timer(250);
 8001094:	20fa      	movs	r0, #250	; 0xfa
 8001096:	f000 f921 	bl	80012dc <setLED7Timer>
  /* USER CODE BEGIN WHILE */

  while (1)
  {

	  fsm_traffic_run();
 800109a:	f7ff fa03 	bl	80004a4 <fsm_traffic_run>
	  fsm_manual_run();
 800109e:	f7ff fd77 	bl	8000b90 <fsm_manual_run>
	  fsm_traffic_run();
 80010a2:	e7fa      	b.n	800109a <main+0x4e>
 80010a4:	2000009c 	.word	0x2000009c

080010a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b090      	sub	sp, #64	; 0x40
 80010ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ae:	f107 0318 	add.w	r3, r7, #24
 80010b2:	2228      	movs	r2, #40	; 0x28
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f002 f826 	bl	8003108 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	2200      	movs	r2, #0
 80010c0:	601a      	str	r2, [r3, #0]
 80010c2:	605a      	str	r2, [r3, #4]
 80010c4:	609a      	str	r2, [r3, #8]
 80010c6:	60da      	str	r2, [r3, #12]
 80010c8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010ca:	2302      	movs	r3, #2
 80010cc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010ce:	2301      	movs	r3, #1
 80010d0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010d2:	2310      	movs	r3, #16
 80010d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010d6:	2300      	movs	r3, #0
 80010d8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010da:	f107 0318 	add.w	r3, r7, #24
 80010de:	4618      	mov	r0, r3
 80010e0:	f001 f836 	bl	8002150 <HAL_RCC_OscConfig>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <SystemClock_Config+0x46>
  {
    Error_Handler();
 80010ea:	f000 f8d5 	bl	8001298 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ee:	230f      	movs	r3, #15
 80010f0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010f2:	2300      	movs	r3, #0
 80010f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010fa:	2300      	movs	r3, #0
 80010fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001102:	1d3b      	adds	r3, r7, #4
 8001104:	2100      	movs	r1, #0
 8001106:	4618      	mov	r0, r3
 8001108:	f001 faa2 	bl	8002650 <HAL_RCC_ClockConfig>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001112:	f000 f8c1 	bl	8001298 <Error_Handler>
  }
}
 8001116:	bf00      	nop
 8001118:	3740      	adds	r7, #64	; 0x40
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
	...

08001120 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b086      	sub	sp, #24
 8001124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001126:	f107 0308 	add.w	r3, r7, #8
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	605a      	str	r2, [r3, #4]
 8001130:	609a      	str	r2, [r3, #8]
 8001132:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001134:	463b      	mov	r3, r7
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800113c:	4b1d      	ldr	r3, [pc, #116]	; (80011b4 <MX_TIM2_Init+0x94>)
 800113e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001142:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001144:	4b1b      	ldr	r3, [pc, #108]	; (80011b4 <MX_TIM2_Init+0x94>)
 8001146:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800114a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800114c:	4b19      	ldr	r3, [pc, #100]	; (80011b4 <MX_TIM2_Init+0x94>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8;
 8001152:	4b18      	ldr	r3, [pc, #96]	; (80011b4 <MX_TIM2_Init+0x94>)
 8001154:	2208      	movs	r2, #8
 8001156:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001158:	4b16      	ldr	r3, [pc, #88]	; (80011b4 <MX_TIM2_Init+0x94>)
 800115a:	2200      	movs	r2, #0
 800115c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800115e:	4b15      	ldr	r3, [pc, #84]	; (80011b4 <MX_TIM2_Init+0x94>)
 8001160:	2200      	movs	r2, #0
 8001162:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001164:	4813      	ldr	r0, [pc, #76]	; (80011b4 <MX_TIM2_Init+0x94>)
 8001166:	f001 fbcf 	bl	8002908 <HAL_TIM_Base_Init>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001170:	f000 f892 	bl	8001298 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001174:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001178:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800117a:	f107 0308 	add.w	r3, r7, #8
 800117e:	4619      	mov	r1, r3
 8001180:	480c      	ldr	r0, [pc, #48]	; (80011b4 <MX_TIM2_Init+0x94>)
 8001182:	f001 fd4d 	bl	8002c20 <HAL_TIM_ConfigClockSource>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800118c:	f000 f884 	bl	8001298 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001190:	2300      	movs	r3, #0
 8001192:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001194:	2300      	movs	r3, #0
 8001196:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001198:	463b      	mov	r3, r7
 800119a:	4619      	mov	r1, r3
 800119c:	4805      	ldr	r0, [pc, #20]	; (80011b4 <MX_TIM2_Init+0x94>)
 800119e:	f001 ff25 	bl	8002fec <HAL_TIMEx_MasterConfigSynchronization>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011a8:	f000 f876 	bl	8001298 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011ac:	bf00      	nop
 80011ae:	3718      	adds	r7, #24
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	2000009c 	.word	0x2000009c

080011b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011be:	f107 0308 	add.w	r3, r7, #8
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	605a      	str	r2, [r3, #4]
 80011c8:	609a      	str	r2, [r3, #8]
 80011ca:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011cc:	4b29      	ldr	r3, [pc, #164]	; (8001274 <MX_GPIO_Init+0xbc>)
 80011ce:	699b      	ldr	r3, [r3, #24]
 80011d0:	4a28      	ldr	r2, [pc, #160]	; (8001274 <MX_GPIO_Init+0xbc>)
 80011d2:	f043 0304 	orr.w	r3, r3, #4
 80011d6:	6193      	str	r3, [r2, #24]
 80011d8:	4b26      	ldr	r3, [pc, #152]	; (8001274 <MX_GPIO_Init+0xbc>)
 80011da:	699b      	ldr	r3, [r3, #24]
 80011dc:	f003 0304 	and.w	r3, r3, #4
 80011e0:	607b      	str	r3, [r7, #4]
 80011e2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011e4:	4b23      	ldr	r3, [pc, #140]	; (8001274 <MX_GPIO_Init+0xbc>)
 80011e6:	699b      	ldr	r3, [r3, #24]
 80011e8:	4a22      	ldr	r2, [pc, #136]	; (8001274 <MX_GPIO_Init+0xbc>)
 80011ea:	f043 0308 	orr.w	r3, r3, #8
 80011ee:	6193      	str	r3, [r2, #24]
 80011f0:	4b20      	ldr	r3, [pc, #128]	; (8001274 <MX_GPIO_Init+0xbc>)
 80011f2:	699b      	ldr	r3, [r3, #24]
 80011f4:	f003 0308 	and.w	r3, r3, #8
 80011f8:	603b      	str	r3, [r7, #0]
 80011fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG_A_Pin|SEG_B_Pin|SEG_C_Pin|SEG_D_Pin
 80011fc:	2200      	movs	r2, #0
 80011fe:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 8001202:	481d      	ldr	r0, [pc, #116]	; (8001278 <MX_GPIO_Init+0xc0>)
 8001204:	f000 ff73 	bl	80020ee <HAL_GPIO_WritePin>
                          |SEG_E_Pin|SEG_F_Pin|SEG_G_Pin|LED_MANUAL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN1_Pin|EN2_Pin|EN3_Pin|LED_RED1_Pin
 8001208:	2200      	movs	r2, #0
 800120a:	f641 71f8 	movw	r1, #8184	; 0x1ff8
 800120e:	481b      	ldr	r0, [pc, #108]	; (800127c <MX_GPIO_Init+0xc4>)
 8001210:	f000 ff6d 	bl	80020ee <HAL_GPIO_WritePin>
                          |LED_GREEN1_Pin|LED_AMBER1_Pin|LED_RED2_Pin|LED_GREEN2_Pin
                          |LED_AMBER2_Pin|EN0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SEG_A_Pin SEG_B_Pin SEG_C_Pin SEG_D_Pin
                           SEG_E_Pin SEG_F_Pin SEG_G_Pin LED_MANUAL_Pin */
  GPIO_InitStruct.Pin = SEG_A_Pin|SEG_B_Pin|SEG_C_Pin|SEG_D_Pin
 8001214:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
 8001218:	60bb      	str	r3, [r7, #8]
                          |SEG_E_Pin|SEG_F_Pin|SEG_G_Pin|LED_MANUAL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121a:	2301      	movs	r3, #1
 800121c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121e:	2300      	movs	r3, #0
 8001220:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001222:	2302      	movs	r3, #2
 8001224:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001226:	f107 0308 	add.w	r3, r7, #8
 800122a:	4619      	mov	r1, r3
 800122c:	4812      	ldr	r0, [pc, #72]	; (8001278 <MX_GPIO_Init+0xc0>)
 800122e:	f000 fdcd 	bl	8001dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON0_Pin BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON0_Pin|BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8001232:	f242 0307 	movw	r3, #8199	; 0x2007
 8001236:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001238:	2300      	movs	r3, #0
 800123a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800123c:	2301      	movs	r3, #1
 800123e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001240:	f107 0308 	add.w	r3, r7, #8
 8001244:	4619      	mov	r1, r3
 8001246:	480d      	ldr	r0, [pc, #52]	; (800127c <MX_GPIO_Init+0xc4>)
 8001248:	f000 fdc0 	bl	8001dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin LED_RED1_Pin
                           LED_GREEN1_Pin LED_AMBER1_Pin LED_RED2_Pin LED_GREEN2_Pin
                           LED_AMBER2_Pin EN0_Pin */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin|LED_RED1_Pin
 800124c:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 8001250:	60bb      	str	r3, [r7, #8]
                          |LED_GREEN1_Pin|LED_AMBER1_Pin|LED_RED2_Pin|LED_GREEN2_Pin
                          |LED_AMBER2_Pin|EN0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001252:	2301      	movs	r3, #1
 8001254:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	2300      	movs	r3, #0
 8001258:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125a:	2302      	movs	r3, #2
 800125c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800125e:	f107 0308 	add.w	r3, r7, #8
 8001262:	4619      	mov	r1, r3
 8001264:	4805      	ldr	r0, [pc, #20]	; (800127c <MX_GPIO_Init+0xc4>)
 8001266:	f000 fdb1 	bl	8001dcc <HAL_GPIO_Init>

}
 800126a:	bf00      	nop
 800126c:	3718      	adds	r7, #24
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40021000 	.word	0x40021000
 8001278:	40010800 	.word	0x40010800
 800127c:	40010c00 	.word	0x40010c00

08001280 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim )
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
	getKeyInput();
 8001288:	f7fe ff88 	bl	800019c <getKeyInput>
	timer_run();
 800128c:	f000 f87a 	bl	8001384 <timer_run>
}
 8001290:	bf00      	nop
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800129c:	b672      	cpsid	i
}
 800129e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012a0:	e7fe      	b.n	80012a0 <Error_Handler+0x8>
	...

080012a4 <setTimer>:
// initialize flag
int timer0_flag = 0;
int led_7_flag = 0;
int blink_flag = 0;
int timer1_flag = 0;
void setTimer(int duration){
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
	timer0_counter = duration/TIMER_CYCLE;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	4a08      	ldr	r2, [pc, #32]	; (80012d0 <setTimer+0x2c>)
 80012b0:	fb82 1203 	smull	r1, r2, r2, r3
 80012b4:	1092      	asrs	r2, r2, #2
 80012b6:	17db      	asrs	r3, r3, #31
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	4a06      	ldr	r2, [pc, #24]	; (80012d4 <setTimer+0x30>)
 80012bc:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 80012be:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <setTimer+0x34>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
}
 80012c4:	bf00      	nop
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bc80      	pop	{r7}
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	66666667 	.word	0x66666667
 80012d4:	20000070 	.word	0x20000070
 80012d8:	20000080 	.word	0x20000080

080012dc <setLED7Timer>:

void setLED7Timer(int duration){
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
	led7_counter = duration/TIMER_CYCLE;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	4a08      	ldr	r2, [pc, #32]	; (8001308 <setLED7Timer+0x2c>)
 80012e8:	fb82 1203 	smull	r1, r2, r2, r3
 80012ec:	1092      	asrs	r2, r2, #2
 80012ee:	17db      	asrs	r3, r3, #31
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	4a06      	ldr	r2, [pc, #24]	; (800130c <setLED7Timer+0x30>)
 80012f4:	6013      	str	r3, [r2, #0]
	led_7_flag = 0;
 80012f6:	4b06      	ldr	r3, [pc, #24]	; (8001310 <setLED7Timer+0x34>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
}
 80012fc:	bf00      	nop
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	bc80      	pop	{r7}
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	66666667 	.word	0x66666667
 800130c:	20000074 	.word	0x20000074
 8001310:	20000084 	.word	0x20000084

08001314 <setBlinkLedTimer>:

void setBlinkLedTimer(int duration){
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
	blink_counter = duration/TIMER_CYCLE;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	4a08      	ldr	r2, [pc, #32]	; (8001340 <setBlinkLedTimer+0x2c>)
 8001320:	fb82 1203 	smull	r1, r2, r2, r3
 8001324:	1092      	asrs	r2, r2, #2
 8001326:	17db      	asrs	r3, r3, #31
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	4a06      	ldr	r2, [pc, #24]	; (8001344 <setBlinkLedTimer+0x30>)
 800132c:	6013      	str	r3, [r2, #0]
	blink_flag = 0;
 800132e:	4b06      	ldr	r3, [pc, #24]	; (8001348 <setBlinkLedTimer+0x34>)
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
}
 8001334:	bf00      	nop
 8001336:	370c      	adds	r7, #12
 8001338:	46bd      	mov	sp, r7
 800133a:	bc80      	pop	{r7}
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	66666667 	.word	0x66666667
 8001344:	20000078 	.word	0x20000078
 8001348:	20000088 	.word	0x20000088

0800134c <setTimer1>:
void setTimer1(int duration){
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	timer1_counter = duration / TIMER_CYCLE;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	4a08      	ldr	r2, [pc, #32]	; (8001378 <setTimer1+0x2c>)
 8001358:	fb82 1203 	smull	r1, r2, r2, r3
 800135c:	1092      	asrs	r2, r2, #2
 800135e:	17db      	asrs	r3, r3, #31
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	4a06      	ldr	r2, [pc, #24]	; (800137c <setTimer1+0x30>)
 8001364:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8001366:	4b06      	ldr	r3, [pc, #24]	; (8001380 <setTimer1+0x34>)
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
}
 800136c:	bf00      	nop
 800136e:	370c      	adds	r7, #12
 8001370:	46bd      	mov	sp, r7
 8001372:	bc80      	pop	{r7}
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	66666667 	.word	0x66666667
 800137c:	2000007c 	.word	0x2000007c
 8001380:	2000008c 	.word	0x2000008c

08001384 <timer_run>:
void timer_run(){
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
	if (timer0_counter > 0){
 8001388:	4b21      	ldr	r3, [pc, #132]	; (8001410 <timer_run+0x8c>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	dd0b      	ble.n	80013a8 <timer_run+0x24>
		timer0_counter--;
 8001390:	4b1f      	ldr	r3, [pc, #124]	; (8001410 <timer_run+0x8c>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	3b01      	subs	r3, #1
 8001396:	4a1e      	ldr	r2, [pc, #120]	; (8001410 <timer_run+0x8c>)
 8001398:	6013      	str	r3, [r2, #0]
		if (timer0_counter == 0) timer0_flag = 1;
 800139a:	4b1d      	ldr	r3, [pc, #116]	; (8001410 <timer_run+0x8c>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d102      	bne.n	80013a8 <timer_run+0x24>
 80013a2:	4b1c      	ldr	r3, [pc, #112]	; (8001414 <timer_run+0x90>)
 80013a4:	2201      	movs	r2, #1
 80013a6:	601a      	str	r2, [r3, #0]
	}
	if (led7_counter > 0){
 80013a8:	4b1b      	ldr	r3, [pc, #108]	; (8001418 <timer_run+0x94>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	dd0b      	ble.n	80013c8 <timer_run+0x44>
		led7_counter--;
 80013b0:	4b19      	ldr	r3, [pc, #100]	; (8001418 <timer_run+0x94>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	3b01      	subs	r3, #1
 80013b6:	4a18      	ldr	r2, [pc, #96]	; (8001418 <timer_run+0x94>)
 80013b8:	6013      	str	r3, [r2, #0]
		if (led7_counter == 0) led_7_flag = 1;
 80013ba:	4b17      	ldr	r3, [pc, #92]	; (8001418 <timer_run+0x94>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d102      	bne.n	80013c8 <timer_run+0x44>
 80013c2:	4b16      	ldr	r3, [pc, #88]	; (800141c <timer_run+0x98>)
 80013c4:	2201      	movs	r2, #1
 80013c6:	601a      	str	r2, [r3, #0]
	}
	if (blink_counter > 0){
 80013c8:	4b15      	ldr	r3, [pc, #84]	; (8001420 <timer_run+0x9c>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	dd0b      	ble.n	80013e8 <timer_run+0x64>
		blink_counter--;
 80013d0:	4b13      	ldr	r3, [pc, #76]	; (8001420 <timer_run+0x9c>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	3b01      	subs	r3, #1
 80013d6:	4a12      	ldr	r2, [pc, #72]	; (8001420 <timer_run+0x9c>)
 80013d8:	6013      	str	r3, [r2, #0]
		if (blink_counter == 0) blink_flag = 1;
 80013da:	4b11      	ldr	r3, [pc, #68]	; (8001420 <timer_run+0x9c>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d102      	bne.n	80013e8 <timer_run+0x64>
 80013e2:	4b10      	ldr	r3, [pc, #64]	; (8001424 <timer_run+0xa0>)
 80013e4:	2201      	movs	r2, #1
 80013e6:	601a      	str	r2, [r3, #0]
	}
	if (timer1_counter > 0){
 80013e8:	4b0f      	ldr	r3, [pc, #60]	; (8001428 <timer_run+0xa4>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	dd0b      	ble.n	8001408 <timer_run+0x84>
			timer1_counter--;
 80013f0:	4b0d      	ldr	r3, [pc, #52]	; (8001428 <timer_run+0xa4>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	3b01      	subs	r3, #1
 80013f6:	4a0c      	ldr	r2, [pc, #48]	; (8001428 <timer_run+0xa4>)
 80013f8:	6013      	str	r3, [r2, #0]
			if (timer1_counter == 0) timer1_flag = 1;
 80013fa:	4b0b      	ldr	r3, [pc, #44]	; (8001428 <timer_run+0xa4>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d102      	bne.n	8001408 <timer_run+0x84>
 8001402:	4b0a      	ldr	r3, [pc, #40]	; (800142c <timer_run+0xa8>)
 8001404:	2201      	movs	r2, #1
 8001406:	601a      	str	r2, [r3, #0]
		}
}
 8001408:	bf00      	nop
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr
 8001410:	20000070 	.word	0x20000070
 8001414:	20000080 	.word	0x20000080
 8001418:	20000074 	.word	0x20000074
 800141c:	20000084 	.word	0x20000084
 8001420:	20000078 	.word	0x20000078
 8001424:	20000088 	.word	0x20000088
 8001428:	2000007c 	.word	0x2000007c
 800142c:	2000008c 	.word	0x2000008c

08001430 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001430:	b480      	push	{r7}
 8001432:	b085      	sub	sp, #20
 8001434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001436:	4b15      	ldr	r3, [pc, #84]	; (800148c <HAL_MspInit+0x5c>)
 8001438:	699b      	ldr	r3, [r3, #24]
 800143a:	4a14      	ldr	r2, [pc, #80]	; (800148c <HAL_MspInit+0x5c>)
 800143c:	f043 0301 	orr.w	r3, r3, #1
 8001440:	6193      	str	r3, [r2, #24]
 8001442:	4b12      	ldr	r3, [pc, #72]	; (800148c <HAL_MspInit+0x5c>)
 8001444:	699b      	ldr	r3, [r3, #24]
 8001446:	f003 0301 	and.w	r3, r3, #1
 800144a:	60bb      	str	r3, [r7, #8]
 800144c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800144e:	4b0f      	ldr	r3, [pc, #60]	; (800148c <HAL_MspInit+0x5c>)
 8001450:	69db      	ldr	r3, [r3, #28]
 8001452:	4a0e      	ldr	r2, [pc, #56]	; (800148c <HAL_MspInit+0x5c>)
 8001454:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001458:	61d3      	str	r3, [r2, #28]
 800145a:	4b0c      	ldr	r3, [pc, #48]	; (800148c <HAL_MspInit+0x5c>)
 800145c:	69db      	ldr	r3, [r3, #28]
 800145e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001462:	607b      	str	r3, [r7, #4]
 8001464:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001466:	4b0a      	ldr	r3, [pc, #40]	; (8001490 <HAL_MspInit+0x60>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	60fb      	str	r3, [r7, #12]
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	4a04      	ldr	r2, [pc, #16]	; (8001490 <HAL_MspInit+0x60>)
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001482:	bf00      	nop
 8001484:	3714      	adds	r7, #20
 8001486:	46bd      	mov	sp, r7
 8001488:	bc80      	pop	{r7}
 800148a:	4770      	bx	lr
 800148c:	40021000 	.word	0x40021000
 8001490:	40010000 	.word	0x40010000

08001494 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014a4:	d113      	bne.n	80014ce <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80014a6:	4b0c      	ldr	r3, [pc, #48]	; (80014d8 <HAL_TIM_Base_MspInit+0x44>)
 80014a8:	69db      	ldr	r3, [r3, #28]
 80014aa:	4a0b      	ldr	r2, [pc, #44]	; (80014d8 <HAL_TIM_Base_MspInit+0x44>)
 80014ac:	f043 0301 	orr.w	r3, r3, #1
 80014b0:	61d3      	str	r3, [r2, #28]
 80014b2:	4b09      	ldr	r3, [pc, #36]	; (80014d8 <HAL_TIM_Base_MspInit+0x44>)
 80014b4:	69db      	ldr	r3, [r3, #28]
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	60fb      	str	r3, [r7, #12]
 80014bc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80014be:	2200      	movs	r2, #0
 80014c0:	2100      	movs	r1, #0
 80014c2:	201c      	movs	r0, #28
 80014c4:	f000 fc4b 	bl	8001d5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014c8:	201c      	movs	r0, #28
 80014ca:	f000 fc64 	bl	8001d96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80014ce:	bf00      	nop
 80014d0:	3710      	adds	r7, #16
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40021000 	.word	0x40021000

080014dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014e0:	e7fe      	b.n	80014e0 <NMI_Handler+0x4>

080014e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014e2:	b480      	push	{r7}
 80014e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014e6:	e7fe      	b.n	80014e6 <HardFault_Handler+0x4>

080014e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014ec:	e7fe      	b.n	80014ec <MemManage_Handler+0x4>

080014ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014f2:	e7fe      	b.n	80014f2 <BusFault_Handler+0x4>

080014f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014f8:	e7fe      	b.n	80014f8 <UsageFault_Handler+0x4>

080014fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014fa:	b480      	push	{r7}
 80014fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014fe:	bf00      	nop
 8001500:	46bd      	mov	sp, r7
 8001502:	bc80      	pop	{r7}
 8001504:	4770      	bx	lr

08001506 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001506:	b480      	push	{r7}
 8001508:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800150a:	bf00      	nop
 800150c:	46bd      	mov	sp, r7
 800150e:	bc80      	pop	{r7}
 8001510:	4770      	bx	lr

08001512 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001512:	b480      	push	{r7}
 8001514:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001516:	bf00      	nop
 8001518:	46bd      	mov	sp, r7
 800151a:	bc80      	pop	{r7}
 800151c:	4770      	bx	lr

0800151e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800151e:	b580      	push	{r7, lr}
 8001520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001522:	f000 fb29 	bl	8001b78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
	...

0800152c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001530:	4802      	ldr	r0, [pc, #8]	; (800153c <TIM2_IRQHandler+0x10>)
 8001532:	f001 fa85 	bl	8002a40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	2000009c 	.word	0x2000009c

08001540 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	bc80      	pop	{r7}
 800154a:	4770      	bx	lr

0800154c <LED_TRAFFIC_INIT>:
// trạng thái LED theo màu
static uint8_t verticalState = GREEN;
static uint8_t horizontalState = RED;

//  INIT
void LED_TRAFFIC_INIT(void){
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8001550:	2201      	movs	r2, #1
 8001552:	2108      	movs	r1, #8
 8001554:	480f      	ldr	r0, [pc, #60]	; (8001594 <LED_TRAFFIC_INIT+0x48>)
 8001556:	f000 fdca 	bl	80020ee <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 800155a:	2201      	movs	r2, #1
 800155c:	2140      	movs	r1, #64	; 0x40
 800155e:	480d      	ldr	r0, [pc, #52]	; (8001594 <LED_TRAFFIC_INIT+0x48>)
 8001560:	f000 fdc5 	bl	80020ee <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, SET);
 8001564:	2201      	movs	r2, #1
 8001566:	2120      	movs	r1, #32
 8001568:	480a      	ldr	r0, [pc, #40]	; (8001594 <LED_TRAFFIC_INIT+0x48>)
 800156a:	f000 fdc0 	bl	80020ee <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_AMBER2_GPIO_Port, LED_AMBER2_Pin, SET);
 800156e:	2201      	movs	r2, #1
 8001570:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001574:	4807      	ldr	r0, [pc, #28]	; (8001594 <LED_TRAFFIC_INIT+0x48>)
 8001576:	f000 fdba 	bl	80020ee <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 800157a:	2201      	movs	r2, #1
 800157c:	2110      	movs	r1, #16
 800157e:	4805      	ldr	r0, [pc, #20]	; (8001594 <LED_TRAFFIC_INIT+0x48>)
 8001580:	f000 fdb5 	bl	80020ee <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 8001584:	2201      	movs	r2, #1
 8001586:	2180      	movs	r1, #128	; 0x80
 8001588:	4802      	ldr	r0, [pc, #8]	; (8001594 <LED_TRAFFIC_INIT+0x48>)
 800158a:	f000 fdb0 	bl	80020ee <HAL_GPIO_WritePin>
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40010c00 	.word	0x40010c00

08001598 <LED_TRAFFIC_LOAD_BUFFER>:

//  LOAD/SAVE BUFFER
void LED_TRAFFIC_LOAD_BUFFER(void){
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
    counterRED1   = bufferTimerForLED[RED];
 800159c:	4b13      	ldr	r3, [pc, #76]	; (80015ec <LED_TRAFFIC_LOAD_BUFFER+0x54>)
 800159e:	781a      	ldrb	r2, [r3, #0]
 80015a0:	4b13      	ldr	r3, [pc, #76]	; (80015f0 <LED_TRAFFIC_LOAD_BUFFER+0x58>)
 80015a2:	701a      	strb	r2, [r3, #0]
    counterAMBER1 = bufferTimerForLED[AMBER];
 80015a4:	4b11      	ldr	r3, [pc, #68]	; (80015ec <LED_TRAFFIC_LOAD_BUFFER+0x54>)
 80015a6:	785a      	ldrb	r2, [r3, #1]
 80015a8:	4b12      	ldr	r3, [pc, #72]	; (80015f4 <LED_TRAFFIC_LOAD_BUFFER+0x5c>)
 80015aa:	701a      	strb	r2, [r3, #0]
    counterGREEN1 = bufferTimerForLED[GREEN];
 80015ac:	4b0f      	ldr	r3, [pc, #60]	; (80015ec <LED_TRAFFIC_LOAD_BUFFER+0x54>)
 80015ae:	789a      	ldrb	r2, [r3, #2]
 80015b0:	4b11      	ldr	r3, [pc, #68]	; (80015f8 <LED_TRAFFIC_LOAD_BUFFER+0x60>)
 80015b2:	701a      	strb	r2, [r3, #0]
    counterRED2   = bufferTimerForLED[RED];
 80015b4:	4b0d      	ldr	r3, [pc, #52]	; (80015ec <LED_TRAFFIC_LOAD_BUFFER+0x54>)
 80015b6:	781a      	ldrb	r2, [r3, #0]
 80015b8:	4b10      	ldr	r3, [pc, #64]	; (80015fc <LED_TRAFFIC_LOAD_BUFFER+0x64>)
 80015ba:	701a      	strb	r2, [r3, #0]
    counterAMBER2 = bufferTimerForLED[AMBER];
 80015bc:	4b0b      	ldr	r3, [pc, #44]	; (80015ec <LED_TRAFFIC_LOAD_BUFFER+0x54>)
 80015be:	785a      	ldrb	r2, [r3, #1]
 80015c0:	4b0f      	ldr	r3, [pc, #60]	; (8001600 <LED_TRAFFIC_LOAD_BUFFER+0x68>)
 80015c2:	701a      	strb	r2, [r3, #0]
    counterGREEN2 = bufferTimerForLED[GREEN];
 80015c4:	4b09      	ldr	r3, [pc, #36]	; (80015ec <LED_TRAFFIC_LOAD_BUFFER+0x54>)
 80015c6:	789a      	ldrb	r2, [r3, #2]
 80015c8:	4b0e      	ldr	r3, [pc, #56]	; (8001604 <LED_TRAFFIC_LOAD_BUFFER+0x6c>)
 80015ca:	701a      	strb	r2, [r3, #0]
    timeRED       = bufferTimerForLED[RED];
 80015cc:	4b07      	ldr	r3, [pc, #28]	; (80015ec <LED_TRAFFIC_LOAD_BUFFER+0x54>)
 80015ce:	781a      	ldrb	r2, [r3, #0]
 80015d0:	4b0d      	ldr	r3, [pc, #52]	; (8001608 <LED_TRAFFIC_LOAD_BUFFER+0x70>)
 80015d2:	701a      	strb	r2, [r3, #0]
    timeAMBER     = bufferTimerForLED[AMBER];
 80015d4:	4b05      	ldr	r3, [pc, #20]	; (80015ec <LED_TRAFFIC_LOAD_BUFFER+0x54>)
 80015d6:	785a      	ldrb	r2, [r3, #1]
 80015d8:	4b0c      	ldr	r3, [pc, #48]	; (800160c <LED_TRAFFIC_LOAD_BUFFER+0x74>)
 80015da:	701a      	strb	r2, [r3, #0]
    timeGREEN     = bufferTimerForLED[GREEN];
 80015dc:	4b03      	ldr	r3, [pc, #12]	; (80015ec <LED_TRAFFIC_LOAD_BUFFER+0x54>)
 80015de:	789a      	ldrb	r2, [r3, #2]
 80015e0:	4b0b      	ldr	r3, [pc, #44]	; (8001610 <LED_TRAFFIC_LOAD_BUFFER+0x78>)
 80015e2:	701a      	strb	r2, [r3, #0]
}
 80015e4:	bf00      	nop
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bc80      	pop	{r7}
 80015ea:	4770      	bx	lr
 80015ec:	20000090 	.word	0x20000090
 80015f0:	20000093 	.word	0x20000093
 80015f4:	20000094 	.word	0x20000094
 80015f8:	20000095 	.word	0x20000095
 80015fc:	20000096 	.word	0x20000096
 8001600:	20000097 	.word	0x20000097
 8001604:	20000098 	.word	0x20000098
 8001608:	2000001c 	.word	0x2000001c
 800160c:	2000001d 	.word	0x2000001d
 8001610:	2000001e 	.word	0x2000001e

08001614 <LED_TRAFFIC_STORE_BUFFER>:

void LED_TRAFFIC_STORE_BUFFER(uint8_t time, uint8_t index){
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	460a      	mov	r2, r1
 800161e:	71fb      	strb	r3, [r7, #7]
 8001620:	4613      	mov	r3, r2
 8001622:	71bb      	strb	r3, [r7, #6]
    bufferTimerForLED[index] = time;
 8001624:	79bb      	ldrb	r3, [r7, #6]
 8001626:	4904      	ldr	r1, [pc, #16]	; (8001638 <LED_TRAFFIC_STORE_BUFFER+0x24>)
 8001628:	79fa      	ldrb	r2, [r7, #7]
 800162a:	54ca      	strb	r2, [r1, r3]
}
 800162c:	bf00      	nop
 800162e:	370c      	adds	r7, #12
 8001630:	46bd      	mov	sp, r7
 8001632:	bc80      	pop	{r7}
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	20000090 	.word	0x20000090

0800163c <LED_TRAFFIC_GET_RED>:

uint8_t LED_TRAFFIC_GET_RED(void) { return bufferTimerForLED[RED]; }
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
 8001640:	4b02      	ldr	r3, [pc, #8]	; (800164c <LED_TRAFFIC_GET_RED+0x10>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	4618      	mov	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr
 800164c:	20000090 	.word	0x20000090

08001650 <LED_TRAFFIC_GET_AMBER>:
uint8_t LED_TRAFFIC_GET_AMBER(void) { return bufferTimerForLED[AMBER]; }
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
 8001654:	4b02      	ldr	r3, [pc, #8]	; (8001660 <LED_TRAFFIC_GET_AMBER+0x10>)
 8001656:	785b      	ldrb	r3, [r3, #1]
 8001658:	4618      	mov	r0, r3
 800165a:	46bd      	mov	sp, r7
 800165c:	bc80      	pop	{r7}
 800165e:	4770      	bx	lr
 8001660:	20000090 	.word	0x20000090

08001664 <LED_TRAFFIC_GET_GREEN>:
uint8_t LED_TRAFFIC_GET_GREEN(void) { return bufferTimerForLED[GREEN]; }
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
 8001668:	4b02      	ldr	r3, [pc, #8]	; (8001674 <LED_TRAFFIC_GET_GREEN+0x10>)
 800166a:	789b      	ldrb	r3, [r3, #2]
 800166c:	4618      	mov	r0, r3
 800166e:	46bd      	mov	sp, r7
 8001670:	bc80      	pop	{r7}
 8001672:	4770      	bx	lr
 8001674:	20000090 	.word	0x20000090

08001678 <LED_TRAFFIC_SET_RED>:

//  SET
void LED_TRAFFIC_SET_RED(uint8_t val){
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	71fb      	strb	r3, [r7, #7]
    if(val < 1) val = 1;
 8001682:	79fb      	ldrb	r3, [r7, #7]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d101      	bne.n	800168c <LED_TRAFFIC_SET_RED+0x14>
 8001688:	2301      	movs	r3, #1
 800168a:	71fb      	strb	r3, [r7, #7]
    timeRED = val;
 800168c:	4a05      	ldr	r2, [pc, #20]	; (80016a4 <LED_TRAFFIC_SET_RED+0x2c>)
 800168e:	79fb      	ldrb	r3, [r7, #7]
 8001690:	7013      	strb	r3, [r2, #0]
    bufferTimerForLED[RED] = val;
 8001692:	4a05      	ldr	r2, [pc, #20]	; (80016a8 <LED_TRAFFIC_SET_RED+0x30>)
 8001694:	79fb      	ldrb	r3, [r7, #7]
 8001696:	7013      	strb	r3, [r2, #0]
}
 8001698:	bf00      	nop
 800169a:	370c      	adds	r7, #12
 800169c:	46bd      	mov	sp, r7
 800169e:	bc80      	pop	{r7}
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	2000001c 	.word	0x2000001c
 80016a8:	20000090 	.word	0x20000090

080016ac <LED_TRAFFIC_SET_AMBER>:
void LED_TRAFFIC_SET_AMBER(uint8_t val){
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	4603      	mov	r3, r0
 80016b4:	71fb      	strb	r3, [r7, #7]
    if(val < 1) val = 1;
 80016b6:	79fb      	ldrb	r3, [r7, #7]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d101      	bne.n	80016c0 <LED_TRAFFIC_SET_AMBER+0x14>
 80016bc:	2301      	movs	r3, #1
 80016be:	71fb      	strb	r3, [r7, #7]
    timeAMBER = val;
 80016c0:	4a05      	ldr	r2, [pc, #20]	; (80016d8 <LED_TRAFFIC_SET_AMBER+0x2c>)
 80016c2:	79fb      	ldrb	r3, [r7, #7]
 80016c4:	7013      	strb	r3, [r2, #0]
    bufferTimerForLED[AMBER] = val;
 80016c6:	4a05      	ldr	r2, [pc, #20]	; (80016dc <LED_TRAFFIC_SET_AMBER+0x30>)
 80016c8:	79fb      	ldrb	r3, [r7, #7]
 80016ca:	7053      	strb	r3, [r2, #1]
}
 80016cc:	bf00      	nop
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bc80      	pop	{r7}
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	2000001d 	.word	0x2000001d
 80016dc:	20000090 	.word	0x20000090

080016e0 <LED_TRAFFIC_SET_GREEN>:
void LED_TRAFFIC_SET_GREEN(uint8_t val){
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	4603      	mov	r3, r0
 80016e8:	71fb      	strb	r3, [r7, #7]
    if(val < 1) val = 1;
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d101      	bne.n	80016f4 <LED_TRAFFIC_SET_GREEN+0x14>
 80016f0:	2301      	movs	r3, #1
 80016f2:	71fb      	strb	r3, [r7, #7]
    timeGREEN = val;
 80016f4:	4a05      	ldr	r2, [pc, #20]	; (800170c <LED_TRAFFIC_SET_GREEN+0x2c>)
 80016f6:	79fb      	ldrb	r3, [r7, #7]
 80016f8:	7013      	strb	r3, [r2, #0]
    bufferTimerForLED[GREEN] = val;
 80016fa:	4a05      	ldr	r2, [pc, #20]	; (8001710 <LED_TRAFFIC_SET_GREEN+0x30>)
 80016fc:	79fb      	ldrb	r3, [r7, #7]
 80016fe:	7093      	strb	r3, [r2, #2]
}
 8001700:	bf00      	nop
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	bc80      	pop	{r7}
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	2000001e 	.word	0x2000001e
 8001710:	20000090 	.word	0x20000090

08001714 <LED_TRAFFIC_APPLY_TIMES>:
void LED_TRAFFIC_APPLY_TIMES(void){
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
    bufferTimerForLED[RED]   = timeRED;
 8001718:	4b16      	ldr	r3, [pc, #88]	; (8001774 <LED_TRAFFIC_APPLY_TIMES+0x60>)
 800171a:	781a      	ldrb	r2, [r3, #0]
 800171c:	4b16      	ldr	r3, [pc, #88]	; (8001778 <LED_TRAFFIC_APPLY_TIMES+0x64>)
 800171e:	701a      	strb	r2, [r3, #0]
    bufferTimerForLED[AMBER] = timeAMBER;
 8001720:	4b16      	ldr	r3, [pc, #88]	; (800177c <LED_TRAFFIC_APPLY_TIMES+0x68>)
 8001722:	781a      	ldrb	r2, [r3, #0]
 8001724:	4b14      	ldr	r3, [pc, #80]	; (8001778 <LED_TRAFFIC_APPLY_TIMES+0x64>)
 8001726:	705a      	strb	r2, [r3, #1]
    bufferTimerForLED[GREEN] = timeGREEN;
 8001728:	4b15      	ldr	r3, [pc, #84]	; (8001780 <LED_TRAFFIC_APPLY_TIMES+0x6c>)
 800172a:	781a      	ldrb	r2, [r3, #0]
 800172c:	4b12      	ldr	r3, [pc, #72]	; (8001778 <LED_TRAFFIC_APPLY_TIMES+0x64>)
 800172e:	709a      	strb	r2, [r3, #2]

    // cập nhật counters mới ngay
    counterRED1   = timeRED;
 8001730:	4b10      	ldr	r3, [pc, #64]	; (8001774 <LED_TRAFFIC_APPLY_TIMES+0x60>)
 8001732:	781a      	ldrb	r2, [r3, #0]
 8001734:	4b13      	ldr	r3, [pc, #76]	; (8001784 <LED_TRAFFIC_APPLY_TIMES+0x70>)
 8001736:	701a      	strb	r2, [r3, #0]
    counterAMBER1 = timeAMBER;
 8001738:	4b10      	ldr	r3, [pc, #64]	; (800177c <LED_TRAFFIC_APPLY_TIMES+0x68>)
 800173a:	781a      	ldrb	r2, [r3, #0]
 800173c:	4b12      	ldr	r3, [pc, #72]	; (8001788 <LED_TRAFFIC_APPLY_TIMES+0x74>)
 800173e:	701a      	strb	r2, [r3, #0]
    counterGREEN1 = timeGREEN;
 8001740:	4b0f      	ldr	r3, [pc, #60]	; (8001780 <LED_TRAFFIC_APPLY_TIMES+0x6c>)
 8001742:	781a      	ldrb	r2, [r3, #0]
 8001744:	4b11      	ldr	r3, [pc, #68]	; (800178c <LED_TRAFFIC_APPLY_TIMES+0x78>)
 8001746:	701a      	strb	r2, [r3, #0]
    counterRED2   = timeRED;
 8001748:	4b0a      	ldr	r3, [pc, #40]	; (8001774 <LED_TRAFFIC_APPLY_TIMES+0x60>)
 800174a:	781a      	ldrb	r2, [r3, #0]
 800174c:	4b10      	ldr	r3, [pc, #64]	; (8001790 <LED_TRAFFIC_APPLY_TIMES+0x7c>)
 800174e:	701a      	strb	r2, [r3, #0]
    counterAMBER2 = timeAMBER;
 8001750:	4b0a      	ldr	r3, [pc, #40]	; (800177c <LED_TRAFFIC_APPLY_TIMES+0x68>)
 8001752:	781a      	ldrb	r2, [r3, #0]
 8001754:	4b0f      	ldr	r3, [pc, #60]	; (8001794 <LED_TRAFFIC_APPLY_TIMES+0x80>)
 8001756:	701a      	strb	r2, [r3, #0]
    counterGREEN2 = timeGREEN;
 8001758:	4b09      	ldr	r3, [pc, #36]	; (8001780 <LED_TRAFFIC_APPLY_TIMES+0x6c>)
 800175a:	781a      	ldrb	r2, [r3, #0]
 800175c:	4b0e      	ldr	r3, [pc, #56]	; (8001798 <LED_TRAFFIC_APPLY_TIMES+0x84>)
 800175e:	701a      	strb	r2, [r3, #0]

    // reset trạng thái về mode ban đầu
    verticalState   = GREEN;
 8001760:	4b0e      	ldr	r3, [pc, #56]	; (800179c <LED_TRAFFIC_APPLY_TIMES+0x88>)
 8001762:	2202      	movs	r2, #2
 8001764:	701a      	strb	r2, [r3, #0]
    horizontalState = RED;
 8001766:	4b0e      	ldr	r3, [pc, #56]	; (80017a0 <LED_TRAFFIC_APPLY_TIMES+0x8c>)
 8001768:	2200      	movs	r2, #0
 800176a:	701a      	strb	r2, [r3, #0]
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	bc80      	pop	{r7}
 8001772:	4770      	bx	lr
 8001774:	2000001c 	.word	0x2000001c
 8001778:	20000090 	.word	0x20000090
 800177c:	2000001d 	.word	0x2000001d
 8001780:	2000001e 	.word	0x2000001e
 8001784:	20000093 	.word	0x20000093
 8001788:	20000094 	.word	0x20000094
 800178c:	20000095 	.word	0x20000095
 8001790:	20000096 	.word	0x20000096
 8001794:	20000097 	.word	0x20000097
 8001798:	20000098 	.word	0x20000098
 800179c:	2000001f 	.word	0x2000001f
 80017a0:	20000099 	.word	0x20000099

080017a4 <LED_TRAFFIC_RESET_COUNTER>:
// RESET COUNTER
void LED_TRAFFIC_RESET_COUNTER(void){
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
    counterRED1   = bufferTimerForLED[RED];
 80017a8:	4b0d      	ldr	r3, [pc, #52]	; (80017e0 <LED_TRAFFIC_RESET_COUNTER+0x3c>)
 80017aa:	781a      	ldrb	r2, [r3, #0]
 80017ac:	4b0d      	ldr	r3, [pc, #52]	; (80017e4 <LED_TRAFFIC_RESET_COUNTER+0x40>)
 80017ae:	701a      	strb	r2, [r3, #0]
    counterAMBER1 = bufferTimerForLED[AMBER];
 80017b0:	4b0b      	ldr	r3, [pc, #44]	; (80017e0 <LED_TRAFFIC_RESET_COUNTER+0x3c>)
 80017b2:	785a      	ldrb	r2, [r3, #1]
 80017b4:	4b0c      	ldr	r3, [pc, #48]	; (80017e8 <LED_TRAFFIC_RESET_COUNTER+0x44>)
 80017b6:	701a      	strb	r2, [r3, #0]
    counterGREEN1 = bufferTimerForLED[GREEN];
 80017b8:	4b09      	ldr	r3, [pc, #36]	; (80017e0 <LED_TRAFFIC_RESET_COUNTER+0x3c>)
 80017ba:	789a      	ldrb	r2, [r3, #2]
 80017bc:	4b0b      	ldr	r3, [pc, #44]	; (80017ec <LED_TRAFFIC_RESET_COUNTER+0x48>)
 80017be:	701a      	strb	r2, [r3, #0]
    counterRED2   = bufferTimerForLED[RED];
 80017c0:	4b07      	ldr	r3, [pc, #28]	; (80017e0 <LED_TRAFFIC_RESET_COUNTER+0x3c>)
 80017c2:	781a      	ldrb	r2, [r3, #0]
 80017c4:	4b0a      	ldr	r3, [pc, #40]	; (80017f0 <LED_TRAFFIC_RESET_COUNTER+0x4c>)
 80017c6:	701a      	strb	r2, [r3, #0]
    counterAMBER2 = bufferTimerForLED[AMBER];
 80017c8:	4b05      	ldr	r3, [pc, #20]	; (80017e0 <LED_TRAFFIC_RESET_COUNTER+0x3c>)
 80017ca:	785a      	ldrb	r2, [r3, #1]
 80017cc:	4b09      	ldr	r3, [pc, #36]	; (80017f4 <LED_TRAFFIC_RESET_COUNTER+0x50>)
 80017ce:	701a      	strb	r2, [r3, #0]
    counterGREEN2 = bufferTimerForLED[GREEN];
 80017d0:	4b03      	ldr	r3, [pc, #12]	; (80017e0 <LED_TRAFFIC_RESET_COUNTER+0x3c>)
 80017d2:	789a      	ldrb	r2, [r3, #2]
 80017d4:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <LED_TRAFFIC_RESET_COUNTER+0x54>)
 80017d6:	701a      	strb	r2, [r3, #0]
}
 80017d8:	bf00      	nop
 80017da:	46bd      	mov	sp, r7
 80017dc:	bc80      	pop	{r7}
 80017de:	4770      	bx	lr
 80017e0:	20000090 	.word	0x20000090
 80017e4:	20000093 	.word	0x20000093
 80017e8:	20000094 	.word	0x20000094
 80017ec:	20000095 	.word	0x20000095
 80017f0:	20000096 	.word	0x20000096
 80017f4:	20000097 	.word	0x20000097
 80017f8:	20000098 	.word	0x20000098

080017fc <LED_VERTICAL_RUN>:

//RUN
void LED_VERTICAL_RUN(void){
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
    switch(verticalState){
 8001800:	4b48      	ldr	r3, [pc, #288]	; (8001924 <LED_VERTICAL_RUN+0x128>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	2b02      	cmp	r3, #2
 8001806:	d007      	beq.n	8001818 <LED_VERTICAL_RUN+0x1c>
 8001808:	2b02      	cmp	r3, #2
 800180a:	f300 8088 	bgt.w	800191e <LED_VERTICAL_RUN+0x122>
 800180e:	2b00      	cmp	r3, #0
 8001810:	d056      	beq.n	80018c0 <LED_VERTICAL_RUN+0xc4>
 8001812:	2b01      	cmp	r3, #1
 8001814:	d02a      	beq.n	800186c <LED_VERTICAL_RUN+0x70>
                counterGREEN2 = timeGREEN;
                verticalState = GREEN;
            }
            break;
    }
}
 8001816:	e082      	b.n	800191e <LED_VERTICAL_RUN+0x122>
            update_vertical_clock_buffer(counterGREEN2);
 8001818:	4b43      	ldr	r3, [pc, #268]	; (8001928 <LED_VERTICAL_RUN+0x12c>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff fb09 	bl	8000e34 <update_vertical_clock_buffer>
            HAL_GPIO_WritePin(LED_RED1_GPIO_Port,   LED_RED1_Pin,   SET);
 8001822:	2201      	movs	r2, #1
 8001824:	2108      	movs	r1, #8
 8001826:	4841      	ldr	r0, [pc, #260]	; (800192c <LED_VERTICAL_RUN+0x130>)
 8001828:	f000 fc61 	bl	80020ee <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, SET);
 800182c:	2201      	movs	r2, #1
 800182e:	2120      	movs	r1, #32
 8001830:	483e      	ldr	r0, [pc, #248]	; (800192c <LED_VERTICAL_RUN+0x130>)
 8001832:	f000 fc5c 	bl	80020ee <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 8001836:	2200      	movs	r2, #0
 8001838:	2110      	movs	r1, #16
 800183a:	483c      	ldr	r0, [pc, #240]	; (800192c <LED_VERTICAL_RUN+0x130>)
 800183c:	f000 fc57 	bl	80020ee <HAL_GPIO_WritePin>
            if(counterGREEN2 > 0) counterGREEN2--;
 8001840:	4b39      	ldr	r3, [pc, #228]	; (8001928 <LED_VERTICAL_RUN+0x12c>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d005      	beq.n	8001854 <LED_VERTICAL_RUN+0x58>
 8001848:	4b37      	ldr	r3, [pc, #220]	; (8001928 <LED_VERTICAL_RUN+0x12c>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	3b01      	subs	r3, #1
 800184e:	b2da      	uxtb	r2, r3
 8001850:	4b35      	ldr	r3, [pc, #212]	; (8001928 <LED_VERTICAL_RUN+0x12c>)
 8001852:	701a      	strb	r2, [r3, #0]
            if(counterGREEN2 == 0){
 8001854:	4b34      	ldr	r3, [pc, #208]	; (8001928 <LED_VERTICAL_RUN+0x12c>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d15b      	bne.n	8001914 <LED_VERTICAL_RUN+0x118>
                counterAMBER2 = timeAMBER;
 800185c:	4b34      	ldr	r3, [pc, #208]	; (8001930 <LED_VERTICAL_RUN+0x134>)
 800185e:	781a      	ldrb	r2, [r3, #0]
 8001860:	4b34      	ldr	r3, [pc, #208]	; (8001934 <LED_VERTICAL_RUN+0x138>)
 8001862:	701a      	strb	r2, [r3, #0]
                verticalState = AMBER;
 8001864:	4b2f      	ldr	r3, [pc, #188]	; (8001924 <LED_VERTICAL_RUN+0x128>)
 8001866:	2201      	movs	r2, #1
 8001868:	701a      	strb	r2, [r3, #0]
            break;
 800186a:	e053      	b.n	8001914 <LED_VERTICAL_RUN+0x118>
            update_vertical_clock_buffer(counterAMBER2);
 800186c:	4b31      	ldr	r3, [pc, #196]	; (8001934 <LED_VERTICAL_RUN+0x138>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff fadf 	bl	8000e34 <update_vertical_clock_buffer>
            HAL_GPIO_WritePin(LED_RED1_GPIO_Port,   LED_RED1_Pin,   SET);
 8001876:	2201      	movs	r2, #1
 8001878:	2108      	movs	r1, #8
 800187a:	482c      	ldr	r0, [pc, #176]	; (800192c <LED_VERTICAL_RUN+0x130>)
 800187c:	f000 fc37 	bl	80020ee <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, RESET);
 8001880:	2200      	movs	r2, #0
 8001882:	2120      	movs	r1, #32
 8001884:	4829      	ldr	r0, [pc, #164]	; (800192c <LED_VERTICAL_RUN+0x130>)
 8001886:	f000 fc32 	bl	80020ee <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 800188a:	2201      	movs	r2, #1
 800188c:	2110      	movs	r1, #16
 800188e:	4827      	ldr	r0, [pc, #156]	; (800192c <LED_VERTICAL_RUN+0x130>)
 8001890:	f000 fc2d 	bl	80020ee <HAL_GPIO_WritePin>
            if(counterAMBER2 > 0) counterAMBER2--;
 8001894:	4b27      	ldr	r3, [pc, #156]	; (8001934 <LED_VERTICAL_RUN+0x138>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d005      	beq.n	80018a8 <LED_VERTICAL_RUN+0xac>
 800189c:	4b25      	ldr	r3, [pc, #148]	; (8001934 <LED_VERTICAL_RUN+0x138>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	3b01      	subs	r3, #1
 80018a2:	b2da      	uxtb	r2, r3
 80018a4:	4b23      	ldr	r3, [pc, #140]	; (8001934 <LED_VERTICAL_RUN+0x138>)
 80018a6:	701a      	strb	r2, [r3, #0]
            if(counterAMBER2 == 0){
 80018a8:	4b22      	ldr	r3, [pc, #136]	; (8001934 <LED_VERTICAL_RUN+0x138>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d133      	bne.n	8001918 <LED_VERTICAL_RUN+0x11c>
                counterRED2 = timeRED;
 80018b0:	4b21      	ldr	r3, [pc, #132]	; (8001938 <LED_VERTICAL_RUN+0x13c>)
 80018b2:	781a      	ldrb	r2, [r3, #0]
 80018b4:	4b21      	ldr	r3, [pc, #132]	; (800193c <LED_VERTICAL_RUN+0x140>)
 80018b6:	701a      	strb	r2, [r3, #0]
                verticalState = RED;
 80018b8:	4b1a      	ldr	r3, [pc, #104]	; (8001924 <LED_VERTICAL_RUN+0x128>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	701a      	strb	r2, [r3, #0]
            break;
 80018be:	e02b      	b.n	8001918 <LED_VERTICAL_RUN+0x11c>
            update_vertical_clock_buffer(counterRED2);
 80018c0:	4b1e      	ldr	r3, [pc, #120]	; (800193c <LED_VERTICAL_RUN+0x140>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff fab5 	bl	8000e34 <update_vertical_clock_buffer>
            HAL_GPIO_WritePin(LED_RED1_GPIO_Port,   LED_RED1_Pin,   RESET);
 80018ca:	2200      	movs	r2, #0
 80018cc:	2108      	movs	r1, #8
 80018ce:	4817      	ldr	r0, [pc, #92]	; (800192c <LED_VERTICAL_RUN+0x130>)
 80018d0:	f000 fc0d 	bl	80020ee <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, SET);
 80018d4:	2201      	movs	r2, #1
 80018d6:	2120      	movs	r1, #32
 80018d8:	4814      	ldr	r0, [pc, #80]	; (800192c <LED_VERTICAL_RUN+0x130>)
 80018da:	f000 fc08 	bl	80020ee <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 80018de:	2201      	movs	r2, #1
 80018e0:	2110      	movs	r1, #16
 80018e2:	4812      	ldr	r0, [pc, #72]	; (800192c <LED_VERTICAL_RUN+0x130>)
 80018e4:	f000 fc03 	bl	80020ee <HAL_GPIO_WritePin>
            if(counterRED2 > 0) counterRED2--;
 80018e8:	4b14      	ldr	r3, [pc, #80]	; (800193c <LED_VERTICAL_RUN+0x140>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d005      	beq.n	80018fc <LED_VERTICAL_RUN+0x100>
 80018f0:	4b12      	ldr	r3, [pc, #72]	; (800193c <LED_VERTICAL_RUN+0x140>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	3b01      	subs	r3, #1
 80018f6:	b2da      	uxtb	r2, r3
 80018f8:	4b10      	ldr	r3, [pc, #64]	; (800193c <LED_VERTICAL_RUN+0x140>)
 80018fa:	701a      	strb	r2, [r3, #0]
            if(counterRED2 == 0){
 80018fc:	4b0f      	ldr	r3, [pc, #60]	; (800193c <LED_VERTICAL_RUN+0x140>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d10b      	bne.n	800191c <LED_VERTICAL_RUN+0x120>
                counterGREEN2 = timeGREEN;
 8001904:	4b0e      	ldr	r3, [pc, #56]	; (8001940 <LED_VERTICAL_RUN+0x144>)
 8001906:	781a      	ldrb	r2, [r3, #0]
 8001908:	4b07      	ldr	r3, [pc, #28]	; (8001928 <LED_VERTICAL_RUN+0x12c>)
 800190a:	701a      	strb	r2, [r3, #0]
                verticalState = GREEN;
 800190c:	4b05      	ldr	r3, [pc, #20]	; (8001924 <LED_VERTICAL_RUN+0x128>)
 800190e:	2202      	movs	r2, #2
 8001910:	701a      	strb	r2, [r3, #0]
            break;
 8001912:	e003      	b.n	800191c <LED_VERTICAL_RUN+0x120>
            break;
 8001914:	bf00      	nop
 8001916:	e002      	b.n	800191e <LED_VERTICAL_RUN+0x122>
            break;
 8001918:	bf00      	nop
 800191a:	e000      	b.n	800191e <LED_VERTICAL_RUN+0x122>
            break;
 800191c:	bf00      	nop
}
 800191e:	bf00      	nop
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	2000001f 	.word	0x2000001f
 8001928:	20000098 	.word	0x20000098
 800192c:	40010c00 	.word	0x40010c00
 8001930:	2000001d 	.word	0x2000001d
 8001934:	20000097 	.word	0x20000097
 8001938:	2000001c 	.word	0x2000001c
 800193c:	20000096 	.word	0x20000096
 8001940:	2000001e 	.word	0x2000001e

08001944 <LED_HORIZONTAL_RUN>:

void LED_HORIZONTAL_RUN(void){
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
    switch(horizontalState){
 8001948:	4b49      	ldr	r3, [pc, #292]	; (8001a70 <LED_HORIZONTAL_RUN+0x12c>)
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	2b02      	cmp	r3, #2
 800194e:	d007      	beq.n	8001960 <LED_HORIZONTAL_RUN+0x1c>
 8001950:	2b02      	cmp	r3, #2
 8001952:	f300 808b 	bgt.w	8001a6c <LED_HORIZONTAL_RUN+0x128>
 8001956:	2b00      	cmp	r3, #0
 8001958:	d058      	beq.n	8001a0c <LED_HORIZONTAL_RUN+0xc8>
 800195a:	2b01      	cmp	r3, #1
 800195c:	d02b      	beq.n	80019b6 <LED_HORIZONTAL_RUN+0x72>
                counterGREEN1 = timeGREEN;
                horizontalState = GREEN;
            }
            break;
    }
}
 800195e:	e085      	b.n	8001a6c <LED_HORIZONTAL_RUN+0x128>
            update_horizontal_clock_buffer(counterGREEN1);
 8001960:	4b44      	ldr	r3, [pc, #272]	; (8001a74 <LED_HORIZONTAL_RUN+0x130>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	4618      	mov	r0, r3
 8001966:	f7ff fa41 	bl	8000dec <update_horizontal_clock_buffer>
            HAL_GPIO_WritePin(LED_RED2_GPIO_Port,   LED_RED2_Pin,   SET);
 800196a:	2201      	movs	r2, #1
 800196c:	2140      	movs	r1, #64	; 0x40
 800196e:	4842      	ldr	r0, [pc, #264]	; (8001a78 <LED_HORIZONTAL_RUN+0x134>)
 8001970:	f000 fbbd 	bl	80020ee <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_AMBER2_GPIO_Port, LED_AMBER2_Pin, SET);
 8001974:	2201      	movs	r2, #1
 8001976:	f44f 7180 	mov.w	r1, #256	; 0x100
 800197a:	483f      	ldr	r0, [pc, #252]	; (8001a78 <LED_HORIZONTAL_RUN+0x134>)
 800197c:	f000 fbb7 	bl	80020ee <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, RESET);
 8001980:	2200      	movs	r2, #0
 8001982:	2180      	movs	r1, #128	; 0x80
 8001984:	483c      	ldr	r0, [pc, #240]	; (8001a78 <LED_HORIZONTAL_RUN+0x134>)
 8001986:	f000 fbb2 	bl	80020ee <HAL_GPIO_WritePin>
            if(counterGREEN1 > 0) counterGREEN1--;
 800198a:	4b3a      	ldr	r3, [pc, #232]	; (8001a74 <LED_HORIZONTAL_RUN+0x130>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d005      	beq.n	800199e <LED_HORIZONTAL_RUN+0x5a>
 8001992:	4b38      	ldr	r3, [pc, #224]	; (8001a74 <LED_HORIZONTAL_RUN+0x130>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	3b01      	subs	r3, #1
 8001998:	b2da      	uxtb	r2, r3
 800199a:	4b36      	ldr	r3, [pc, #216]	; (8001a74 <LED_HORIZONTAL_RUN+0x130>)
 800199c:	701a      	strb	r2, [r3, #0]
            if(counterGREEN1 == 0){
 800199e:	4b35      	ldr	r3, [pc, #212]	; (8001a74 <LED_HORIZONTAL_RUN+0x130>)
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d15d      	bne.n	8001a62 <LED_HORIZONTAL_RUN+0x11e>
                counterAMBER1 = timeAMBER;
 80019a6:	4b35      	ldr	r3, [pc, #212]	; (8001a7c <LED_HORIZONTAL_RUN+0x138>)
 80019a8:	781a      	ldrb	r2, [r3, #0]
 80019aa:	4b35      	ldr	r3, [pc, #212]	; (8001a80 <LED_HORIZONTAL_RUN+0x13c>)
 80019ac:	701a      	strb	r2, [r3, #0]
                horizontalState = AMBER;
 80019ae:	4b30      	ldr	r3, [pc, #192]	; (8001a70 <LED_HORIZONTAL_RUN+0x12c>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	701a      	strb	r2, [r3, #0]
            break;
 80019b4:	e055      	b.n	8001a62 <LED_HORIZONTAL_RUN+0x11e>
            update_horizontal_clock_buffer(counterAMBER1);
 80019b6:	4b32      	ldr	r3, [pc, #200]	; (8001a80 <LED_HORIZONTAL_RUN+0x13c>)
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7ff fa16 	bl	8000dec <update_horizontal_clock_buffer>
            HAL_GPIO_WritePin(LED_RED2_GPIO_Port,   LED_RED2_Pin,   SET);
 80019c0:	2201      	movs	r2, #1
 80019c2:	2140      	movs	r1, #64	; 0x40
 80019c4:	482c      	ldr	r0, [pc, #176]	; (8001a78 <LED_HORIZONTAL_RUN+0x134>)
 80019c6:	f000 fb92 	bl	80020ee <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_AMBER2_GPIO_Port, LED_AMBER2_Pin, RESET);
 80019ca:	2200      	movs	r2, #0
 80019cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019d0:	4829      	ldr	r0, [pc, #164]	; (8001a78 <LED_HORIZONTAL_RUN+0x134>)
 80019d2:	f000 fb8c 	bl	80020ee <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 80019d6:	2201      	movs	r2, #1
 80019d8:	2180      	movs	r1, #128	; 0x80
 80019da:	4827      	ldr	r0, [pc, #156]	; (8001a78 <LED_HORIZONTAL_RUN+0x134>)
 80019dc:	f000 fb87 	bl	80020ee <HAL_GPIO_WritePin>
            if(counterAMBER1 > 0) counterAMBER1--;
 80019e0:	4b27      	ldr	r3, [pc, #156]	; (8001a80 <LED_HORIZONTAL_RUN+0x13c>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d005      	beq.n	80019f4 <LED_HORIZONTAL_RUN+0xb0>
 80019e8:	4b25      	ldr	r3, [pc, #148]	; (8001a80 <LED_HORIZONTAL_RUN+0x13c>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	3b01      	subs	r3, #1
 80019ee:	b2da      	uxtb	r2, r3
 80019f0:	4b23      	ldr	r3, [pc, #140]	; (8001a80 <LED_HORIZONTAL_RUN+0x13c>)
 80019f2:	701a      	strb	r2, [r3, #0]
            if(counterAMBER1 == 0){
 80019f4:	4b22      	ldr	r3, [pc, #136]	; (8001a80 <LED_HORIZONTAL_RUN+0x13c>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d134      	bne.n	8001a66 <LED_HORIZONTAL_RUN+0x122>
                counterRED1 = timeRED;
 80019fc:	4b21      	ldr	r3, [pc, #132]	; (8001a84 <LED_HORIZONTAL_RUN+0x140>)
 80019fe:	781a      	ldrb	r2, [r3, #0]
 8001a00:	4b21      	ldr	r3, [pc, #132]	; (8001a88 <LED_HORIZONTAL_RUN+0x144>)
 8001a02:	701a      	strb	r2, [r3, #0]
                horizontalState = RED;
 8001a04:	4b1a      	ldr	r3, [pc, #104]	; (8001a70 <LED_HORIZONTAL_RUN+0x12c>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	701a      	strb	r2, [r3, #0]
            break;
 8001a0a:	e02c      	b.n	8001a66 <LED_HORIZONTAL_RUN+0x122>
            update_horizontal_clock_buffer(counterRED1);
 8001a0c:	4b1e      	ldr	r3, [pc, #120]	; (8001a88 <LED_HORIZONTAL_RUN+0x144>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff f9eb 	bl	8000dec <update_horizontal_clock_buffer>
            HAL_GPIO_WritePin(LED_RED2_GPIO_Port,   LED_RED2_Pin,   RESET);
 8001a16:	2200      	movs	r2, #0
 8001a18:	2140      	movs	r1, #64	; 0x40
 8001a1a:	4817      	ldr	r0, [pc, #92]	; (8001a78 <LED_HORIZONTAL_RUN+0x134>)
 8001a1c:	f000 fb67 	bl	80020ee <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_AMBER2_GPIO_Port, LED_AMBER2_Pin, SET);
 8001a20:	2201      	movs	r2, #1
 8001a22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a26:	4814      	ldr	r0, [pc, #80]	; (8001a78 <LED_HORIZONTAL_RUN+0x134>)
 8001a28:	f000 fb61 	bl	80020ee <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	2180      	movs	r1, #128	; 0x80
 8001a30:	4811      	ldr	r0, [pc, #68]	; (8001a78 <LED_HORIZONTAL_RUN+0x134>)
 8001a32:	f000 fb5c 	bl	80020ee <HAL_GPIO_WritePin>
            if(counterRED1 > 0) counterRED1--;
 8001a36:	4b14      	ldr	r3, [pc, #80]	; (8001a88 <LED_HORIZONTAL_RUN+0x144>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d005      	beq.n	8001a4a <LED_HORIZONTAL_RUN+0x106>
 8001a3e:	4b12      	ldr	r3, [pc, #72]	; (8001a88 <LED_HORIZONTAL_RUN+0x144>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	3b01      	subs	r3, #1
 8001a44:	b2da      	uxtb	r2, r3
 8001a46:	4b10      	ldr	r3, [pc, #64]	; (8001a88 <LED_HORIZONTAL_RUN+0x144>)
 8001a48:	701a      	strb	r2, [r3, #0]
            if(counterRED1 == 0){
 8001a4a:	4b0f      	ldr	r3, [pc, #60]	; (8001a88 <LED_HORIZONTAL_RUN+0x144>)
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d10b      	bne.n	8001a6a <LED_HORIZONTAL_RUN+0x126>
                counterGREEN1 = timeGREEN;
 8001a52:	4b0e      	ldr	r3, [pc, #56]	; (8001a8c <LED_HORIZONTAL_RUN+0x148>)
 8001a54:	781a      	ldrb	r2, [r3, #0]
 8001a56:	4b07      	ldr	r3, [pc, #28]	; (8001a74 <LED_HORIZONTAL_RUN+0x130>)
 8001a58:	701a      	strb	r2, [r3, #0]
                horizontalState = GREEN;
 8001a5a:	4b05      	ldr	r3, [pc, #20]	; (8001a70 <LED_HORIZONTAL_RUN+0x12c>)
 8001a5c:	2202      	movs	r2, #2
 8001a5e:	701a      	strb	r2, [r3, #0]
            break;
 8001a60:	e003      	b.n	8001a6a <LED_HORIZONTAL_RUN+0x126>
            break;
 8001a62:	bf00      	nop
 8001a64:	e002      	b.n	8001a6c <LED_HORIZONTAL_RUN+0x128>
            break;
 8001a66:	bf00      	nop
 8001a68:	e000      	b.n	8001a6c <LED_HORIZONTAL_RUN+0x128>
            break;
 8001a6a:	bf00      	nop
}
 8001a6c:	bf00      	nop
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	20000099 	.word	0x20000099
 8001a74:	20000095 	.word	0x20000095
 8001a78:	40010c00 	.word	0x40010c00
 8001a7c:	2000001d 	.word	0x2000001d
 8001a80:	20000094 	.word	0x20000094
 8001a84:	2000001c 	.word	0x2000001c
 8001a88:	20000093 	.word	0x20000093
 8001a8c:	2000001e 	.word	0x2000001e

08001a90 <LED_TRAFFIC_RUN>:

// ------------------------- MAIN RUNNER -------------------------
void LED_TRAFFIC_RUN(void){
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
    LED_HORIZONTAL_RUN();
 8001a94:	f7ff ff56 	bl	8001944 <LED_HORIZONTAL_RUN>
    LED_VERTICAL_RUN();
 8001a98:	f7ff feb0 	bl	80017fc <LED_VERTICAL_RUN>
}
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}

08001aa0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001aa0:	f7ff fd4e 	bl	8001540 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001aa4:	480b      	ldr	r0, [pc, #44]	; (8001ad4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001aa6:	490c      	ldr	r1, [pc, #48]	; (8001ad8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001aa8:	4a0c      	ldr	r2, [pc, #48]	; (8001adc <LoopFillZerobss+0x16>)
  movs r3, #0
 8001aaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001aac:	e002      	b.n	8001ab4 <LoopCopyDataInit>

08001aae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ab0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ab2:	3304      	adds	r3, #4

08001ab4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ab4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ab6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ab8:	d3f9      	bcc.n	8001aae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aba:	4a09      	ldr	r2, [pc, #36]	; (8001ae0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001abc:	4c09      	ldr	r4, [pc, #36]	; (8001ae4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001abe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ac0:	e001      	b.n	8001ac6 <LoopFillZerobss>

08001ac2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ac2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ac4:	3204      	adds	r2, #4

08001ac6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ac6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ac8:	d3fb      	bcc.n	8001ac2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001aca:	f001 faf9 	bl	80030c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ace:	f7ff fabd 	bl	800104c <main>
  bx lr
 8001ad2:	4770      	bx	lr
  ldr r0, =_sdata
 8001ad4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ad8:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8001adc:	0800315c 	.word	0x0800315c
  ldr r2, =_sbss
 8001ae0:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8001ae4:	200000e8 	.word	0x200000e8

08001ae8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ae8:	e7fe      	b.n	8001ae8 <ADC1_2_IRQHandler>
	...

08001aec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001af0:	4b08      	ldr	r3, [pc, #32]	; (8001b14 <HAL_Init+0x28>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a07      	ldr	r2, [pc, #28]	; (8001b14 <HAL_Init+0x28>)
 8001af6:	f043 0310 	orr.w	r3, r3, #16
 8001afa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001afc:	2003      	movs	r0, #3
 8001afe:	f000 f923 	bl	8001d48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b02:	200f      	movs	r0, #15
 8001b04:	f000 f808 	bl	8001b18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b08:	f7ff fc92 	bl	8001430 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b0c:	2300      	movs	r3, #0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40022000 	.word	0x40022000

08001b18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b20:	4b12      	ldr	r3, [pc, #72]	; (8001b6c <HAL_InitTick+0x54>)
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	4b12      	ldr	r3, [pc, #72]	; (8001b70 <HAL_InitTick+0x58>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	4619      	mov	r1, r3
 8001b2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b36:	4618      	mov	r0, r3
 8001b38:	f000 f93b 	bl	8001db2 <HAL_SYSTICK_Config>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	e00e      	b.n	8001b64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2b0f      	cmp	r3, #15
 8001b4a:	d80a      	bhi.n	8001b62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	6879      	ldr	r1, [r7, #4]
 8001b50:	f04f 30ff 	mov.w	r0, #4294967295
 8001b54:	f000 f903 	bl	8001d5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b58:	4a06      	ldr	r2, [pc, #24]	; (8001b74 <HAL_InitTick+0x5c>)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	e000      	b.n	8001b64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3708      	adds	r7, #8
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	20000018 	.word	0x20000018
 8001b70:	20000024 	.word	0x20000024
 8001b74:	20000020 	.word	0x20000020

08001b78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b7c:	4b05      	ldr	r3, [pc, #20]	; (8001b94 <HAL_IncTick+0x1c>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	461a      	mov	r2, r3
 8001b82:	4b05      	ldr	r3, [pc, #20]	; (8001b98 <HAL_IncTick+0x20>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4413      	add	r3, r2
 8001b88:	4a03      	ldr	r2, [pc, #12]	; (8001b98 <HAL_IncTick+0x20>)
 8001b8a:	6013      	str	r3, [r2, #0]
}
 8001b8c:	bf00      	nop
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bc80      	pop	{r7}
 8001b92:	4770      	bx	lr
 8001b94:	20000024 	.word	0x20000024
 8001b98:	200000e4 	.word	0x200000e4

08001b9c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001ba0:	4b02      	ldr	r3, [pc, #8]	; (8001bac <HAL_GetTick+0x10>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bc80      	pop	{r7}
 8001baa:	4770      	bx	lr
 8001bac:	200000e4 	.word	0x200000e4

08001bb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f003 0307 	and.w	r3, r3, #7
 8001bbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bc0:	4b0c      	ldr	r3, [pc, #48]	; (8001bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bc6:	68ba      	ldr	r2, [r7, #8]
 8001bc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bcc:	4013      	ands	r3, r2
 8001bce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001be0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001be2:	4a04      	ldr	r2, [pc, #16]	; (8001bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	60d3      	str	r3, [r2, #12]
}
 8001be8:	bf00      	nop
 8001bea:	3714      	adds	r7, #20
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bc80      	pop	{r7}
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	e000ed00 	.word	0xe000ed00

08001bf8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bfc:	4b04      	ldr	r3, [pc, #16]	; (8001c10 <__NVIC_GetPriorityGrouping+0x18>)
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	0a1b      	lsrs	r3, r3, #8
 8001c02:	f003 0307 	and.w	r3, r3, #7
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bc80      	pop	{r7}
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	e000ed00 	.word	0xe000ed00

08001c14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	db0b      	blt.n	8001c3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	f003 021f 	and.w	r2, r3, #31
 8001c2c:	4906      	ldr	r1, [pc, #24]	; (8001c48 <__NVIC_EnableIRQ+0x34>)
 8001c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c32:	095b      	lsrs	r3, r3, #5
 8001c34:	2001      	movs	r0, #1
 8001c36:	fa00 f202 	lsl.w	r2, r0, r2
 8001c3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c3e:	bf00      	nop
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bc80      	pop	{r7}
 8001c46:	4770      	bx	lr
 8001c48:	e000e100 	.word	0xe000e100

08001c4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	6039      	str	r1, [r7, #0]
 8001c56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	db0a      	blt.n	8001c76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	490c      	ldr	r1, [pc, #48]	; (8001c98 <__NVIC_SetPriority+0x4c>)
 8001c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6a:	0112      	lsls	r2, r2, #4
 8001c6c:	b2d2      	uxtb	r2, r2
 8001c6e:	440b      	add	r3, r1
 8001c70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c74:	e00a      	b.n	8001c8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	b2da      	uxtb	r2, r3
 8001c7a:	4908      	ldr	r1, [pc, #32]	; (8001c9c <__NVIC_SetPriority+0x50>)
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	f003 030f 	and.w	r3, r3, #15
 8001c82:	3b04      	subs	r3, #4
 8001c84:	0112      	lsls	r2, r2, #4
 8001c86:	b2d2      	uxtb	r2, r2
 8001c88:	440b      	add	r3, r1
 8001c8a:	761a      	strb	r2, [r3, #24]
}
 8001c8c:	bf00      	nop
 8001c8e:	370c      	adds	r7, #12
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bc80      	pop	{r7}
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	e000e100 	.word	0xe000e100
 8001c9c:	e000ed00 	.word	0xe000ed00

08001ca0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b089      	sub	sp, #36	; 0x24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f003 0307 	and.w	r3, r3, #7
 8001cb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	f1c3 0307 	rsb	r3, r3, #7
 8001cba:	2b04      	cmp	r3, #4
 8001cbc:	bf28      	it	cs
 8001cbe:	2304      	movcs	r3, #4
 8001cc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	3304      	adds	r3, #4
 8001cc6:	2b06      	cmp	r3, #6
 8001cc8:	d902      	bls.n	8001cd0 <NVIC_EncodePriority+0x30>
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	3b03      	subs	r3, #3
 8001cce:	e000      	b.n	8001cd2 <NVIC_EncodePriority+0x32>
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8001cd8:	69bb      	ldr	r3, [r7, #24]
 8001cda:	fa02 f303 	lsl.w	r3, r2, r3
 8001cde:	43da      	mvns	r2, r3
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	401a      	ands	r2, r3
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ce8:	f04f 31ff 	mov.w	r1, #4294967295
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf2:	43d9      	mvns	r1, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf8:	4313      	orrs	r3, r2
         );
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3724      	adds	r7, #36	; 0x24
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr

08001d04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d14:	d301      	bcc.n	8001d1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d16:	2301      	movs	r3, #1
 8001d18:	e00f      	b.n	8001d3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d1a:	4a0a      	ldr	r2, [pc, #40]	; (8001d44 <SysTick_Config+0x40>)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d22:	210f      	movs	r1, #15
 8001d24:	f04f 30ff 	mov.w	r0, #4294967295
 8001d28:	f7ff ff90 	bl	8001c4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d2c:	4b05      	ldr	r3, [pc, #20]	; (8001d44 <SysTick_Config+0x40>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d32:	4b04      	ldr	r3, [pc, #16]	; (8001d44 <SysTick_Config+0x40>)
 8001d34:	2207      	movs	r2, #7
 8001d36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	e000e010 	.word	0xe000e010

08001d48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f7ff ff2d 	bl	8001bb0 <__NVIC_SetPriorityGrouping>
}
 8001d56:	bf00      	nop
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b086      	sub	sp, #24
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	4603      	mov	r3, r0
 8001d66:	60b9      	str	r1, [r7, #8]
 8001d68:	607a      	str	r2, [r7, #4]
 8001d6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d70:	f7ff ff42 	bl	8001bf8 <__NVIC_GetPriorityGrouping>
 8001d74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	68b9      	ldr	r1, [r7, #8]
 8001d7a:	6978      	ldr	r0, [r7, #20]
 8001d7c:	f7ff ff90 	bl	8001ca0 <NVIC_EncodePriority>
 8001d80:	4602      	mov	r2, r0
 8001d82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d86:	4611      	mov	r1, r2
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff ff5f 	bl	8001c4c <__NVIC_SetPriority>
}
 8001d8e:	bf00      	nop
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b082      	sub	sp, #8
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff ff35 	bl	8001c14 <__NVIC_EnableIRQ>
}
 8001daa:	bf00      	nop
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b082      	sub	sp, #8
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f7ff ffa2 	bl	8001d04 <SysTick_Config>
 8001dc0:	4603      	mov	r3, r0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
	...

08001dcc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b08b      	sub	sp, #44	; 0x2c
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dde:	e148      	b.n	8002072 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001de0:	2201      	movs	r2, #1
 8001de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	69fa      	ldr	r2, [r7, #28]
 8001df0:	4013      	ands	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	f040 8137 	bne.w	800206c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	4aa3      	ldr	r2, [pc, #652]	; (8002090 <HAL_GPIO_Init+0x2c4>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d05e      	beq.n	8001ec6 <HAL_GPIO_Init+0xfa>
 8001e08:	4aa1      	ldr	r2, [pc, #644]	; (8002090 <HAL_GPIO_Init+0x2c4>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d875      	bhi.n	8001efa <HAL_GPIO_Init+0x12e>
 8001e0e:	4aa1      	ldr	r2, [pc, #644]	; (8002094 <HAL_GPIO_Init+0x2c8>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d058      	beq.n	8001ec6 <HAL_GPIO_Init+0xfa>
 8001e14:	4a9f      	ldr	r2, [pc, #636]	; (8002094 <HAL_GPIO_Init+0x2c8>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d86f      	bhi.n	8001efa <HAL_GPIO_Init+0x12e>
 8001e1a:	4a9f      	ldr	r2, [pc, #636]	; (8002098 <HAL_GPIO_Init+0x2cc>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d052      	beq.n	8001ec6 <HAL_GPIO_Init+0xfa>
 8001e20:	4a9d      	ldr	r2, [pc, #628]	; (8002098 <HAL_GPIO_Init+0x2cc>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d869      	bhi.n	8001efa <HAL_GPIO_Init+0x12e>
 8001e26:	4a9d      	ldr	r2, [pc, #628]	; (800209c <HAL_GPIO_Init+0x2d0>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d04c      	beq.n	8001ec6 <HAL_GPIO_Init+0xfa>
 8001e2c:	4a9b      	ldr	r2, [pc, #620]	; (800209c <HAL_GPIO_Init+0x2d0>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d863      	bhi.n	8001efa <HAL_GPIO_Init+0x12e>
 8001e32:	4a9b      	ldr	r2, [pc, #620]	; (80020a0 <HAL_GPIO_Init+0x2d4>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d046      	beq.n	8001ec6 <HAL_GPIO_Init+0xfa>
 8001e38:	4a99      	ldr	r2, [pc, #612]	; (80020a0 <HAL_GPIO_Init+0x2d4>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d85d      	bhi.n	8001efa <HAL_GPIO_Init+0x12e>
 8001e3e:	2b12      	cmp	r3, #18
 8001e40:	d82a      	bhi.n	8001e98 <HAL_GPIO_Init+0xcc>
 8001e42:	2b12      	cmp	r3, #18
 8001e44:	d859      	bhi.n	8001efa <HAL_GPIO_Init+0x12e>
 8001e46:	a201      	add	r2, pc, #4	; (adr r2, 8001e4c <HAL_GPIO_Init+0x80>)
 8001e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e4c:	08001ec7 	.word	0x08001ec7
 8001e50:	08001ea1 	.word	0x08001ea1
 8001e54:	08001eb3 	.word	0x08001eb3
 8001e58:	08001ef5 	.word	0x08001ef5
 8001e5c:	08001efb 	.word	0x08001efb
 8001e60:	08001efb 	.word	0x08001efb
 8001e64:	08001efb 	.word	0x08001efb
 8001e68:	08001efb 	.word	0x08001efb
 8001e6c:	08001efb 	.word	0x08001efb
 8001e70:	08001efb 	.word	0x08001efb
 8001e74:	08001efb 	.word	0x08001efb
 8001e78:	08001efb 	.word	0x08001efb
 8001e7c:	08001efb 	.word	0x08001efb
 8001e80:	08001efb 	.word	0x08001efb
 8001e84:	08001efb 	.word	0x08001efb
 8001e88:	08001efb 	.word	0x08001efb
 8001e8c:	08001efb 	.word	0x08001efb
 8001e90:	08001ea9 	.word	0x08001ea9
 8001e94:	08001ebd 	.word	0x08001ebd
 8001e98:	4a82      	ldr	r2, [pc, #520]	; (80020a4 <HAL_GPIO_Init+0x2d8>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d013      	beq.n	8001ec6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e9e:	e02c      	b.n	8001efa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	623b      	str	r3, [r7, #32]
          break;
 8001ea6:	e029      	b.n	8001efc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	3304      	adds	r3, #4
 8001eae:	623b      	str	r3, [r7, #32]
          break;
 8001eb0:	e024      	b.n	8001efc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	68db      	ldr	r3, [r3, #12]
 8001eb6:	3308      	adds	r3, #8
 8001eb8:	623b      	str	r3, [r7, #32]
          break;
 8001eba:	e01f      	b.n	8001efc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	330c      	adds	r3, #12
 8001ec2:	623b      	str	r3, [r7, #32]
          break;
 8001ec4:	e01a      	b.n	8001efc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d102      	bne.n	8001ed4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ece:	2304      	movs	r3, #4
 8001ed0:	623b      	str	r3, [r7, #32]
          break;
 8001ed2:	e013      	b.n	8001efc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d105      	bne.n	8001ee8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001edc:	2308      	movs	r3, #8
 8001ede:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	69fa      	ldr	r2, [r7, #28]
 8001ee4:	611a      	str	r2, [r3, #16]
          break;
 8001ee6:	e009      	b.n	8001efc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ee8:	2308      	movs	r3, #8
 8001eea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	69fa      	ldr	r2, [r7, #28]
 8001ef0:	615a      	str	r2, [r3, #20]
          break;
 8001ef2:	e003      	b.n	8001efc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	623b      	str	r3, [r7, #32]
          break;
 8001ef8:	e000      	b.n	8001efc <HAL_GPIO_Init+0x130>
          break;
 8001efa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	2bff      	cmp	r3, #255	; 0xff
 8001f00:	d801      	bhi.n	8001f06 <HAL_GPIO_Init+0x13a>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	e001      	b.n	8001f0a <HAL_GPIO_Init+0x13e>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	3304      	adds	r3, #4
 8001f0a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	2bff      	cmp	r3, #255	; 0xff
 8001f10:	d802      	bhi.n	8001f18 <HAL_GPIO_Init+0x14c>
 8001f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	e002      	b.n	8001f1e <HAL_GPIO_Init+0x152>
 8001f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1a:	3b08      	subs	r3, #8
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	210f      	movs	r1, #15
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	fa01 f303 	lsl.w	r3, r1, r3
 8001f2c:	43db      	mvns	r3, r3
 8001f2e:	401a      	ands	r2, r3
 8001f30:	6a39      	ldr	r1, [r7, #32]
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	fa01 f303 	lsl.w	r3, r1, r3
 8001f38:	431a      	orrs	r2, r3
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	f000 8090 	beq.w	800206c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f4c:	4b56      	ldr	r3, [pc, #344]	; (80020a8 <HAL_GPIO_Init+0x2dc>)
 8001f4e:	699b      	ldr	r3, [r3, #24]
 8001f50:	4a55      	ldr	r2, [pc, #340]	; (80020a8 <HAL_GPIO_Init+0x2dc>)
 8001f52:	f043 0301 	orr.w	r3, r3, #1
 8001f56:	6193      	str	r3, [r2, #24]
 8001f58:	4b53      	ldr	r3, [pc, #332]	; (80020a8 <HAL_GPIO_Init+0x2dc>)
 8001f5a:	699b      	ldr	r3, [r3, #24]
 8001f5c:	f003 0301 	and.w	r3, r3, #1
 8001f60:	60bb      	str	r3, [r7, #8]
 8001f62:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f64:	4a51      	ldr	r2, [pc, #324]	; (80020ac <HAL_GPIO_Init+0x2e0>)
 8001f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f68:	089b      	lsrs	r3, r3, #2
 8001f6a:	3302      	adds	r3, #2
 8001f6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f70:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f74:	f003 0303 	and.w	r3, r3, #3
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	220f      	movs	r2, #15
 8001f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f80:	43db      	mvns	r3, r3
 8001f82:	68fa      	ldr	r2, [r7, #12]
 8001f84:	4013      	ands	r3, r2
 8001f86:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	4a49      	ldr	r2, [pc, #292]	; (80020b0 <HAL_GPIO_Init+0x2e4>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d00d      	beq.n	8001fac <HAL_GPIO_Init+0x1e0>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a48      	ldr	r2, [pc, #288]	; (80020b4 <HAL_GPIO_Init+0x2e8>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d007      	beq.n	8001fa8 <HAL_GPIO_Init+0x1dc>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a47      	ldr	r2, [pc, #284]	; (80020b8 <HAL_GPIO_Init+0x2ec>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d101      	bne.n	8001fa4 <HAL_GPIO_Init+0x1d8>
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	e004      	b.n	8001fae <HAL_GPIO_Init+0x1e2>
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	e002      	b.n	8001fae <HAL_GPIO_Init+0x1e2>
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e000      	b.n	8001fae <HAL_GPIO_Init+0x1e2>
 8001fac:	2300      	movs	r3, #0
 8001fae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fb0:	f002 0203 	and.w	r2, r2, #3
 8001fb4:	0092      	lsls	r2, r2, #2
 8001fb6:	4093      	lsls	r3, r2
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001fbe:	493b      	ldr	r1, [pc, #236]	; (80020ac <HAL_GPIO_Init+0x2e0>)
 8001fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc2:	089b      	lsrs	r3, r3, #2
 8001fc4:	3302      	adds	r3, #2
 8001fc6:	68fa      	ldr	r2, [r7, #12]
 8001fc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d006      	beq.n	8001fe6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001fd8:	4b38      	ldr	r3, [pc, #224]	; (80020bc <HAL_GPIO_Init+0x2f0>)
 8001fda:	689a      	ldr	r2, [r3, #8]
 8001fdc:	4937      	ldr	r1, [pc, #220]	; (80020bc <HAL_GPIO_Init+0x2f0>)
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	608b      	str	r3, [r1, #8]
 8001fe4:	e006      	b.n	8001ff4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001fe6:	4b35      	ldr	r3, [pc, #212]	; (80020bc <HAL_GPIO_Init+0x2f0>)
 8001fe8:	689a      	ldr	r2, [r3, #8]
 8001fea:	69bb      	ldr	r3, [r7, #24]
 8001fec:	43db      	mvns	r3, r3
 8001fee:	4933      	ldr	r1, [pc, #204]	; (80020bc <HAL_GPIO_Init+0x2f0>)
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d006      	beq.n	800200e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002000:	4b2e      	ldr	r3, [pc, #184]	; (80020bc <HAL_GPIO_Init+0x2f0>)
 8002002:	68da      	ldr	r2, [r3, #12]
 8002004:	492d      	ldr	r1, [pc, #180]	; (80020bc <HAL_GPIO_Init+0x2f0>)
 8002006:	69bb      	ldr	r3, [r7, #24]
 8002008:	4313      	orrs	r3, r2
 800200a:	60cb      	str	r3, [r1, #12]
 800200c:	e006      	b.n	800201c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800200e:	4b2b      	ldr	r3, [pc, #172]	; (80020bc <HAL_GPIO_Init+0x2f0>)
 8002010:	68da      	ldr	r2, [r3, #12]
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	43db      	mvns	r3, r3
 8002016:	4929      	ldr	r1, [pc, #164]	; (80020bc <HAL_GPIO_Init+0x2f0>)
 8002018:	4013      	ands	r3, r2
 800201a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002024:	2b00      	cmp	r3, #0
 8002026:	d006      	beq.n	8002036 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002028:	4b24      	ldr	r3, [pc, #144]	; (80020bc <HAL_GPIO_Init+0x2f0>)
 800202a:	685a      	ldr	r2, [r3, #4]
 800202c:	4923      	ldr	r1, [pc, #140]	; (80020bc <HAL_GPIO_Init+0x2f0>)
 800202e:	69bb      	ldr	r3, [r7, #24]
 8002030:	4313      	orrs	r3, r2
 8002032:	604b      	str	r3, [r1, #4]
 8002034:	e006      	b.n	8002044 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002036:	4b21      	ldr	r3, [pc, #132]	; (80020bc <HAL_GPIO_Init+0x2f0>)
 8002038:	685a      	ldr	r2, [r3, #4]
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	43db      	mvns	r3, r3
 800203e:	491f      	ldr	r1, [pc, #124]	; (80020bc <HAL_GPIO_Init+0x2f0>)
 8002040:	4013      	ands	r3, r2
 8002042:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800204c:	2b00      	cmp	r3, #0
 800204e:	d006      	beq.n	800205e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002050:	4b1a      	ldr	r3, [pc, #104]	; (80020bc <HAL_GPIO_Init+0x2f0>)
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	4919      	ldr	r1, [pc, #100]	; (80020bc <HAL_GPIO_Init+0x2f0>)
 8002056:	69bb      	ldr	r3, [r7, #24]
 8002058:	4313      	orrs	r3, r2
 800205a:	600b      	str	r3, [r1, #0]
 800205c:	e006      	b.n	800206c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800205e:	4b17      	ldr	r3, [pc, #92]	; (80020bc <HAL_GPIO_Init+0x2f0>)
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	43db      	mvns	r3, r3
 8002066:	4915      	ldr	r1, [pc, #84]	; (80020bc <HAL_GPIO_Init+0x2f0>)
 8002068:	4013      	ands	r3, r2
 800206a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800206c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800206e:	3301      	adds	r3, #1
 8002070:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002078:	fa22 f303 	lsr.w	r3, r2, r3
 800207c:	2b00      	cmp	r3, #0
 800207e:	f47f aeaf 	bne.w	8001de0 <HAL_GPIO_Init+0x14>
  }
}
 8002082:	bf00      	nop
 8002084:	bf00      	nop
 8002086:	372c      	adds	r7, #44	; 0x2c
 8002088:	46bd      	mov	sp, r7
 800208a:	bc80      	pop	{r7}
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	10320000 	.word	0x10320000
 8002094:	10310000 	.word	0x10310000
 8002098:	10220000 	.word	0x10220000
 800209c:	10210000 	.word	0x10210000
 80020a0:	10120000 	.word	0x10120000
 80020a4:	10110000 	.word	0x10110000
 80020a8:	40021000 	.word	0x40021000
 80020ac:	40010000 	.word	0x40010000
 80020b0:	40010800 	.word	0x40010800
 80020b4:	40010c00 	.word	0x40010c00
 80020b8:	40011000 	.word	0x40011000
 80020bc:	40010400 	.word	0x40010400

080020c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b085      	sub	sp, #20
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	460b      	mov	r3, r1
 80020ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	689a      	ldr	r2, [r3, #8]
 80020d0:	887b      	ldrh	r3, [r7, #2]
 80020d2:	4013      	ands	r3, r2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d002      	beq.n	80020de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80020d8:	2301      	movs	r3, #1
 80020da:	73fb      	strb	r3, [r7, #15]
 80020dc:	e001      	b.n	80020e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80020de:	2300      	movs	r3, #0
 80020e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3714      	adds	r7, #20
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bc80      	pop	{r7}
 80020ec:	4770      	bx	lr

080020ee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020ee:	b480      	push	{r7}
 80020f0:	b083      	sub	sp, #12
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
 80020f6:	460b      	mov	r3, r1
 80020f8:	807b      	strh	r3, [r7, #2]
 80020fa:	4613      	mov	r3, r2
 80020fc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020fe:	787b      	ldrb	r3, [r7, #1]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d003      	beq.n	800210c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002104:	887a      	ldrh	r2, [r7, #2]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800210a:	e003      	b.n	8002114 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800210c:	887b      	ldrh	r3, [r7, #2]
 800210e:	041a      	lsls	r2, r3, #16
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	611a      	str	r2, [r3, #16]
}
 8002114:	bf00      	nop
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	bc80      	pop	{r7}
 800211c:	4770      	bx	lr

0800211e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800211e:	b480      	push	{r7}
 8002120:	b085      	sub	sp, #20
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
 8002126:	460b      	mov	r3, r1
 8002128:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002130:	887a      	ldrh	r2, [r7, #2]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	4013      	ands	r3, r2
 8002136:	041a      	lsls	r2, r3, #16
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	43d9      	mvns	r1, r3
 800213c:	887b      	ldrh	r3, [r7, #2]
 800213e:	400b      	ands	r3, r1
 8002140:	431a      	orrs	r2, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	611a      	str	r2, [r3, #16]
}
 8002146:	bf00      	nop
 8002148:	3714      	adds	r7, #20
 800214a:	46bd      	mov	sp, r7
 800214c:	bc80      	pop	{r7}
 800214e:	4770      	bx	lr

08002150 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b086      	sub	sp, #24
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d101      	bne.n	8002162 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e26c      	b.n	800263c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0301 	and.w	r3, r3, #1
 800216a:	2b00      	cmp	r3, #0
 800216c:	f000 8087 	beq.w	800227e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002170:	4b92      	ldr	r3, [pc, #584]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f003 030c 	and.w	r3, r3, #12
 8002178:	2b04      	cmp	r3, #4
 800217a:	d00c      	beq.n	8002196 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800217c:	4b8f      	ldr	r3, [pc, #572]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f003 030c 	and.w	r3, r3, #12
 8002184:	2b08      	cmp	r3, #8
 8002186:	d112      	bne.n	80021ae <HAL_RCC_OscConfig+0x5e>
 8002188:	4b8c      	ldr	r3, [pc, #560]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002190:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002194:	d10b      	bne.n	80021ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002196:	4b89      	ldr	r3, [pc, #548]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d06c      	beq.n	800227c <HAL_RCC_OscConfig+0x12c>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d168      	bne.n	800227c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e246      	b.n	800263c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021b6:	d106      	bne.n	80021c6 <HAL_RCC_OscConfig+0x76>
 80021b8:	4b80      	ldr	r3, [pc, #512]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a7f      	ldr	r2, [pc, #508]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 80021be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021c2:	6013      	str	r3, [r2, #0]
 80021c4:	e02e      	b.n	8002224 <HAL_RCC_OscConfig+0xd4>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d10c      	bne.n	80021e8 <HAL_RCC_OscConfig+0x98>
 80021ce:	4b7b      	ldr	r3, [pc, #492]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a7a      	ldr	r2, [pc, #488]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 80021d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021d8:	6013      	str	r3, [r2, #0]
 80021da:	4b78      	ldr	r3, [pc, #480]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a77      	ldr	r2, [pc, #476]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 80021e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021e4:	6013      	str	r3, [r2, #0]
 80021e6:	e01d      	b.n	8002224 <HAL_RCC_OscConfig+0xd4>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021f0:	d10c      	bne.n	800220c <HAL_RCC_OscConfig+0xbc>
 80021f2:	4b72      	ldr	r3, [pc, #456]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a71      	ldr	r2, [pc, #452]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 80021f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021fc:	6013      	str	r3, [r2, #0]
 80021fe:	4b6f      	ldr	r3, [pc, #444]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a6e      	ldr	r2, [pc, #440]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 8002204:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002208:	6013      	str	r3, [r2, #0]
 800220a:	e00b      	b.n	8002224 <HAL_RCC_OscConfig+0xd4>
 800220c:	4b6b      	ldr	r3, [pc, #428]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a6a      	ldr	r2, [pc, #424]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 8002212:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002216:	6013      	str	r3, [r2, #0]
 8002218:	4b68      	ldr	r3, [pc, #416]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a67      	ldr	r2, [pc, #412]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 800221e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002222:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d013      	beq.n	8002254 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800222c:	f7ff fcb6 	bl	8001b9c <HAL_GetTick>
 8002230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002232:	e008      	b.n	8002246 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002234:	f7ff fcb2 	bl	8001b9c <HAL_GetTick>
 8002238:	4602      	mov	r2, r0
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	2b64      	cmp	r3, #100	; 0x64
 8002240:	d901      	bls.n	8002246 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e1fa      	b.n	800263c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002246:	4b5d      	ldr	r3, [pc, #372]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d0f0      	beq.n	8002234 <HAL_RCC_OscConfig+0xe4>
 8002252:	e014      	b.n	800227e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002254:	f7ff fca2 	bl	8001b9c <HAL_GetTick>
 8002258:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800225a:	e008      	b.n	800226e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800225c:	f7ff fc9e 	bl	8001b9c <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	2b64      	cmp	r3, #100	; 0x64
 8002268:	d901      	bls.n	800226e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800226a:	2303      	movs	r3, #3
 800226c:	e1e6      	b.n	800263c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800226e:	4b53      	ldr	r3, [pc, #332]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d1f0      	bne.n	800225c <HAL_RCC_OscConfig+0x10c>
 800227a:	e000      	b.n	800227e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800227c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0302 	and.w	r3, r3, #2
 8002286:	2b00      	cmp	r3, #0
 8002288:	d063      	beq.n	8002352 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800228a:	4b4c      	ldr	r3, [pc, #304]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f003 030c 	and.w	r3, r3, #12
 8002292:	2b00      	cmp	r3, #0
 8002294:	d00b      	beq.n	80022ae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002296:	4b49      	ldr	r3, [pc, #292]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f003 030c 	and.w	r3, r3, #12
 800229e:	2b08      	cmp	r3, #8
 80022a0:	d11c      	bne.n	80022dc <HAL_RCC_OscConfig+0x18c>
 80022a2:	4b46      	ldr	r3, [pc, #280]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d116      	bne.n	80022dc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ae:	4b43      	ldr	r3, [pc, #268]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0302 	and.w	r3, r3, #2
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d005      	beq.n	80022c6 <HAL_RCC_OscConfig+0x176>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	691b      	ldr	r3, [r3, #16]
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d001      	beq.n	80022c6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e1ba      	b.n	800263c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022c6:	4b3d      	ldr	r3, [pc, #244]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	695b      	ldr	r3, [r3, #20]
 80022d2:	00db      	lsls	r3, r3, #3
 80022d4:	4939      	ldr	r1, [pc, #228]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 80022d6:	4313      	orrs	r3, r2
 80022d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022da:	e03a      	b.n	8002352 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	691b      	ldr	r3, [r3, #16]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d020      	beq.n	8002326 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022e4:	4b36      	ldr	r3, [pc, #216]	; (80023c0 <HAL_RCC_OscConfig+0x270>)
 80022e6:	2201      	movs	r2, #1
 80022e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ea:	f7ff fc57 	bl	8001b9c <HAL_GetTick>
 80022ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022f0:	e008      	b.n	8002304 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022f2:	f7ff fc53 	bl	8001b9c <HAL_GetTick>
 80022f6:	4602      	mov	r2, r0
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d901      	bls.n	8002304 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e19b      	b.n	800263c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002304:	4b2d      	ldr	r3, [pc, #180]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0302 	and.w	r3, r3, #2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d0f0      	beq.n	80022f2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002310:	4b2a      	ldr	r3, [pc, #168]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	695b      	ldr	r3, [r3, #20]
 800231c:	00db      	lsls	r3, r3, #3
 800231e:	4927      	ldr	r1, [pc, #156]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 8002320:	4313      	orrs	r3, r2
 8002322:	600b      	str	r3, [r1, #0]
 8002324:	e015      	b.n	8002352 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002326:	4b26      	ldr	r3, [pc, #152]	; (80023c0 <HAL_RCC_OscConfig+0x270>)
 8002328:	2200      	movs	r2, #0
 800232a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800232c:	f7ff fc36 	bl	8001b9c <HAL_GetTick>
 8002330:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002332:	e008      	b.n	8002346 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002334:	f7ff fc32 	bl	8001b9c <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	2b02      	cmp	r3, #2
 8002340:	d901      	bls.n	8002346 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e17a      	b.n	800263c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002346:	4b1d      	ldr	r3, [pc, #116]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0302 	and.w	r3, r3, #2
 800234e:	2b00      	cmp	r3, #0
 8002350:	d1f0      	bne.n	8002334 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0308 	and.w	r3, r3, #8
 800235a:	2b00      	cmp	r3, #0
 800235c:	d03a      	beq.n	80023d4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	699b      	ldr	r3, [r3, #24]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d019      	beq.n	800239a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002366:	4b17      	ldr	r3, [pc, #92]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 8002368:	2201      	movs	r2, #1
 800236a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800236c:	f7ff fc16 	bl	8001b9c <HAL_GetTick>
 8002370:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002372:	e008      	b.n	8002386 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002374:	f7ff fc12 	bl	8001b9c <HAL_GetTick>
 8002378:	4602      	mov	r2, r0
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	2b02      	cmp	r3, #2
 8002380:	d901      	bls.n	8002386 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e15a      	b.n	800263c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002386:	4b0d      	ldr	r3, [pc, #52]	; (80023bc <HAL_RCC_OscConfig+0x26c>)
 8002388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	2b00      	cmp	r3, #0
 8002390:	d0f0      	beq.n	8002374 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002392:	2001      	movs	r0, #1
 8002394:	f000 fa9a 	bl	80028cc <RCC_Delay>
 8002398:	e01c      	b.n	80023d4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800239a:	4b0a      	ldr	r3, [pc, #40]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a0:	f7ff fbfc 	bl	8001b9c <HAL_GetTick>
 80023a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023a6:	e00f      	b.n	80023c8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023a8:	f7ff fbf8 	bl	8001b9c <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d908      	bls.n	80023c8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e140      	b.n	800263c <HAL_RCC_OscConfig+0x4ec>
 80023ba:	bf00      	nop
 80023bc:	40021000 	.word	0x40021000
 80023c0:	42420000 	.word	0x42420000
 80023c4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023c8:	4b9e      	ldr	r3, [pc, #632]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 80023ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023cc:	f003 0302 	and.w	r3, r3, #2
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d1e9      	bne.n	80023a8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0304 	and.w	r3, r3, #4
 80023dc:	2b00      	cmp	r3, #0
 80023de:	f000 80a6 	beq.w	800252e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023e2:	2300      	movs	r3, #0
 80023e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023e6:	4b97      	ldr	r3, [pc, #604]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 80023e8:	69db      	ldr	r3, [r3, #28]
 80023ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d10d      	bne.n	800240e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023f2:	4b94      	ldr	r3, [pc, #592]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 80023f4:	69db      	ldr	r3, [r3, #28]
 80023f6:	4a93      	ldr	r2, [pc, #588]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 80023f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023fc:	61d3      	str	r3, [r2, #28]
 80023fe:	4b91      	ldr	r3, [pc, #580]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 8002400:	69db      	ldr	r3, [r3, #28]
 8002402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002406:	60bb      	str	r3, [r7, #8]
 8002408:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800240a:	2301      	movs	r3, #1
 800240c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800240e:	4b8e      	ldr	r3, [pc, #568]	; (8002648 <HAL_RCC_OscConfig+0x4f8>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002416:	2b00      	cmp	r3, #0
 8002418:	d118      	bne.n	800244c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800241a:	4b8b      	ldr	r3, [pc, #556]	; (8002648 <HAL_RCC_OscConfig+0x4f8>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a8a      	ldr	r2, [pc, #552]	; (8002648 <HAL_RCC_OscConfig+0x4f8>)
 8002420:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002424:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002426:	f7ff fbb9 	bl	8001b9c <HAL_GetTick>
 800242a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800242c:	e008      	b.n	8002440 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800242e:	f7ff fbb5 	bl	8001b9c <HAL_GetTick>
 8002432:	4602      	mov	r2, r0
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b64      	cmp	r3, #100	; 0x64
 800243a:	d901      	bls.n	8002440 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e0fd      	b.n	800263c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002440:	4b81      	ldr	r3, [pc, #516]	; (8002648 <HAL_RCC_OscConfig+0x4f8>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002448:	2b00      	cmp	r3, #0
 800244a:	d0f0      	beq.n	800242e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	2b01      	cmp	r3, #1
 8002452:	d106      	bne.n	8002462 <HAL_RCC_OscConfig+0x312>
 8002454:	4b7b      	ldr	r3, [pc, #492]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 8002456:	6a1b      	ldr	r3, [r3, #32]
 8002458:	4a7a      	ldr	r2, [pc, #488]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 800245a:	f043 0301 	orr.w	r3, r3, #1
 800245e:	6213      	str	r3, [r2, #32]
 8002460:	e02d      	b.n	80024be <HAL_RCC_OscConfig+0x36e>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d10c      	bne.n	8002484 <HAL_RCC_OscConfig+0x334>
 800246a:	4b76      	ldr	r3, [pc, #472]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 800246c:	6a1b      	ldr	r3, [r3, #32]
 800246e:	4a75      	ldr	r2, [pc, #468]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 8002470:	f023 0301 	bic.w	r3, r3, #1
 8002474:	6213      	str	r3, [r2, #32]
 8002476:	4b73      	ldr	r3, [pc, #460]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 8002478:	6a1b      	ldr	r3, [r3, #32]
 800247a:	4a72      	ldr	r2, [pc, #456]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 800247c:	f023 0304 	bic.w	r3, r3, #4
 8002480:	6213      	str	r3, [r2, #32]
 8002482:	e01c      	b.n	80024be <HAL_RCC_OscConfig+0x36e>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	2b05      	cmp	r3, #5
 800248a:	d10c      	bne.n	80024a6 <HAL_RCC_OscConfig+0x356>
 800248c:	4b6d      	ldr	r3, [pc, #436]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 800248e:	6a1b      	ldr	r3, [r3, #32]
 8002490:	4a6c      	ldr	r2, [pc, #432]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 8002492:	f043 0304 	orr.w	r3, r3, #4
 8002496:	6213      	str	r3, [r2, #32]
 8002498:	4b6a      	ldr	r3, [pc, #424]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 800249a:	6a1b      	ldr	r3, [r3, #32]
 800249c:	4a69      	ldr	r2, [pc, #420]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 800249e:	f043 0301 	orr.w	r3, r3, #1
 80024a2:	6213      	str	r3, [r2, #32]
 80024a4:	e00b      	b.n	80024be <HAL_RCC_OscConfig+0x36e>
 80024a6:	4b67      	ldr	r3, [pc, #412]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 80024a8:	6a1b      	ldr	r3, [r3, #32]
 80024aa:	4a66      	ldr	r2, [pc, #408]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 80024ac:	f023 0301 	bic.w	r3, r3, #1
 80024b0:	6213      	str	r3, [r2, #32]
 80024b2:	4b64      	ldr	r3, [pc, #400]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 80024b4:	6a1b      	ldr	r3, [r3, #32]
 80024b6:	4a63      	ldr	r2, [pc, #396]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 80024b8:	f023 0304 	bic.w	r3, r3, #4
 80024bc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d015      	beq.n	80024f2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024c6:	f7ff fb69 	bl	8001b9c <HAL_GetTick>
 80024ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024cc:	e00a      	b.n	80024e4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ce:	f7ff fb65 	bl	8001b9c <HAL_GetTick>
 80024d2:	4602      	mov	r2, r0
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80024dc:	4293      	cmp	r3, r2
 80024de:	d901      	bls.n	80024e4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80024e0:	2303      	movs	r3, #3
 80024e2:	e0ab      	b.n	800263c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024e4:	4b57      	ldr	r3, [pc, #348]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 80024e6:	6a1b      	ldr	r3, [r3, #32]
 80024e8:	f003 0302 	and.w	r3, r3, #2
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d0ee      	beq.n	80024ce <HAL_RCC_OscConfig+0x37e>
 80024f0:	e014      	b.n	800251c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024f2:	f7ff fb53 	bl	8001b9c <HAL_GetTick>
 80024f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024f8:	e00a      	b.n	8002510 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024fa:	f7ff fb4f 	bl	8001b9c <HAL_GetTick>
 80024fe:	4602      	mov	r2, r0
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	f241 3288 	movw	r2, #5000	; 0x1388
 8002508:	4293      	cmp	r3, r2
 800250a:	d901      	bls.n	8002510 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e095      	b.n	800263c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002510:	4b4c      	ldr	r3, [pc, #304]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 8002512:	6a1b      	ldr	r3, [r3, #32]
 8002514:	f003 0302 	and.w	r3, r3, #2
 8002518:	2b00      	cmp	r3, #0
 800251a:	d1ee      	bne.n	80024fa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800251c:	7dfb      	ldrb	r3, [r7, #23]
 800251e:	2b01      	cmp	r3, #1
 8002520:	d105      	bne.n	800252e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002522:	4b48      	ldr	r3, [pc, #288]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	4a47      	ldr	r2, [pc, #284]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 8002528:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800252c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	2b00      	cmp	r3, #0
 8002534:	f000 8081 	beq.w	800263a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002538:	4b42      	ldr	r3, [pc, #264]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f003 030c 	and.w	r3, r3, #12
 8002540:	2b08      	cmp	r3, #8
 8002542:	d061      	beq.n	8002608 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	69db      	ldr	r3, [r3, #28]
 8002548:	2b02      	cmp	r3, #2
 800254a:	d146      	bne.n	80025da <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800254c:	4b3f      	ldr	r3, [pc, #252]	; (800264c <HAL_RCC_OscConfig+0x4fc>)
 800254e:	2200      	movs	r2, #0
 8002550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002552:	f7ff fb23 	bl	8001b9c <HAL_GetTick>
 8002556:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002558:	e008      	b.n	800256c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800255a:	f7ff fb1f 	bl	8001b9c <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2b02      	cmp	r3, #2
 8002566:	d901      	bls.n	800256c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e067      	b.n	800263c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800256c:	4b35      	ldr	r3, [pc, #212]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d1f0      	bne.n	800255a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6a1b      	ldr	r3, [r3, #32]
 800257c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002580:	d108      	bne.n	8002594 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002582:	4b30      	ldr	r3, [pc, #192]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	492d      	ldr	r1, [pc, #180]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 8002590:	4313      	orrs	r3, r2
 8002592:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002594:	4b2b      	ldr	r3, [pc, #172]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6a19      	ldr	r1, [r3, #32]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a4:	430b      	orrs	r3, r1
 80025a6:	4927      	ldr	r1, [pc, #156]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025ac:	4b27      	ldr	r3, [pc, #156]	; (800264c <HAL_RCC_OscConfig+0x4fc>)
 80025ae:	2201      	movs	r2, #1
 80025b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b2:	f7ff faf3 	bl	8001b9c <HAL_GetTick>
 80025b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025b8:	e008      	b.n	80025cc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ba:	f7ff faef 	bl	8001b9c <HAL_GetTick>
 80025be:	4602      	mov	r2, r0
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	1ad3      	subs	r3, r2, r3
 80025c4:	2b02      	cmp	r3, #2
 80025c6:	d901      	bls.n	80025cc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80025c8:	2303      	movs	r3, #3
 80025ca:	e037      	b.n	800263c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025cc:	4b1d      	ldr	r3, [pc, #116]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d0f0      	beq.n	80025ba <HAL_RCC_OscConfig+0x46a>
 80025d8:	e02f      	b.n	800263a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025da:	4b1c      	ldr	r3, [pc, #112]	; (800264c <HAL_RCC_OscConfig+0x4fc>)
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e0:	f7ff fadc 	bl	8001b9c <HAL_GetTick>
 80025e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025e6:	e008      	b.n	80025fa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025e8:	f7ff fad8 	bl	8001b9c <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d901      	bls.n	80025fa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e020      	b.n	800263c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025fa:	4b12      	ldr	r3, [pc, #72]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d1f0      	bne.n	80025e8 <HAL_RCC_OscConfig+0x498>
 8002606:	e018      	b.n	800263a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	69db      	ldr	r3, [r3, #28]
 800260c:	2b01      	cmp	r3, #1
 800260e:	d101      	bne.n	8002614 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e013      	b.n	800263c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002614:	4b0b      	ldr	r3, [pc, #44]	; (8002644 <HAL_RCC_OscConfig+0x4f4>)
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6a1b      	ldr	r3, [r3, #32]
 8002624:	429a      	cmp	r2, r3
 8002626:	d106      	bne.n	8002636 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002632:	429a      	cmp	r2, r3
 8002634:	d001      	beq.n	800263a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e000      	b.n	800263c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800263a:	2300      	movs	r3, #0
}
 800263c:	4618      	mov	r0, r3
 800263e:	3718      	adds	r7, #24
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	40021000 	.word	0x40021000
 8002648:	40007000 	.word	0x40007000
 800264c:	42420060 	.word	0x42420060

08002650 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d101      	bne.n	8002664 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	e0d0      	b.n	8002806 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002664:	4b6a      	ldr	r3, [pc, #424]	; (8002810 <HAL_RCC_ClockConfig+0x1c0>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0307 	and.w	r3, r3, #7
 800266c:	683a      	ldr	r2, [r7, #0]
 800266e:	429a      	cmp	r2, r3
 8002670:	d910      	bls.n	8002694 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002672:	4b67      	ldr	r3, [pc, #412]	; (8002810 <HAL_RCC_ClockConfig+0x1c0>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f023 0207 	bic.w	r2, r3, #7
 800267a:	4965      	ldr	r1, [pc, #404]	; (8002810 <HAL_RCC_ClockConfig+0x1c0>)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	4313      	orrs	r3, r2
 8002680:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002682:	4b63      	ldr	r3, [pc, #396]	; (8002810 <HAL_RCC_ClockConfig+0x1c0>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0307 	and.w	r3, r3, #7
 800268a:	683a      	ldr	r2, [r7, #0]
 800268c:	429a      	cmp	r2, r3
 800268e:	d001      	beq.n	8002694 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e0b8      	b.n	8002806 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0302 	and.w	r3, r3, #2
 800269c:	2b00      	cmp	r3, #0
 800269e:	d020      	beq.n	80026e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 0304 	and.w	r3, r3, #4
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d005      	beq.n	80026b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026ac:	4b59      	ldr	r3, [pc, #356]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	4a58      	ldr	r2, [pc, #352]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80026b2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80026b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0308 	and.w	r3, r3, #8
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d005      	beq.n	80026d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026c4:	4b53      	ldr	r3, [pc, #332]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	4a52      	ldr	r2, [pc, #328]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80026ca:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80026ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026d0:	4b50      	ldr	r3, [pc, #320]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	494d      	ldr	r1, [pc, #308]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80026de:	4313      	orrs	r3, r2
 80026e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0301 	and.w	r3, r3, #1
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d040      	beq.n	8002770 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	d107      	bne.n	8002706 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026f6:	4b47      	ldr	r3, [pc, #284]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d115      	bne.n	800272e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e07f      	b.n	8002806 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	2b02      	cmp	r3, #2
 800270c:	d107      	bne.n	800271e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800270e:	4b41      	ldr	r3, [pc, #260]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d109      	bne.n	800272e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e073      	b.n	8002806 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800271e:	4b3d      	ldr	r3, [pc, #244]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0302 	and.w	r3, r3, #2
 8002726:	2b00      	cmp	r3, #0
 8002728:	d101      	bne.n	800272e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e06b      	b.n	8002806 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800272e:	4b39      	ldr	r3, [pc, #228]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f023 0203 	bic.w	r2, r3, #3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	4936      	ldr	r1, [pc, #216]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 800273c:	4313      	orrs	r3, r2
 800273e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002740:	f7ff fa2c 	bl	8001b9c <HAL_GetTick>
 8002744:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002746:	e00a      	b.n	800275e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002748:	f7ff fa28 	bl	8001b9c <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	f241 3288 	movw	r2, #5000	; 0x1388
 8002756:	4293      	cmp	r3, r2
 8002758:	d901      	bls.n	800275e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e053      	b.n	8002806 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800275e:	4b2d      	ldr	r3, [pc, #180]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f003 020c 	and.w	r2, r3, #12
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	429a      	cmp	r2, r3
 800276e:	d1eb      	bne.n	8002748 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002770:	4b27      	ldr	r3, [pc, #156]	; (8002810 <HAL_RCC_ClockConfig+0x1c0>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0307 	and.w	r3, r3, #7
 8002778:	683a      	ldr	r2, [r7, #0]
 800277a:	429a      	cmp	r2, r3
 800277c:	d210      	bcs.n	80027a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800277e:	4b24      	ldr	r3, [pc, #144]	; (8002810 <HAL_RCC_ClockConfig+0x1c0>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f023 0207 	bic.w	r2, r3, #7
 8002786:	4922      	ldr	r1, [pc, #136]	; (8002810 <HAL_RCC_ClockConfig+0x1c0>)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	4313      	orrs	r3, r2
 800278c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800278e:	4b20      	ldr	r3, [pc, #128]	; (8002810 <HAL_RCC_ClockConfig+0x1c0>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0307 	and.w	r3, r3, #7
 8002796:	683a      	ldr	r2, [r7, #0]
 8002798:	429a      	cmp	r2, r3
 800279a:	d001      	beq.n	80027a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e032      	b.n	8002806 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0304 	and.w	r3, r3, #4
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d008      	beq.n	80027be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027ac:	4b19      	ldr	r3, [pc, #100]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	4916      	ldr	r1, [pc, #88]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80027ba:	4313      	orrs	r3, r2
 80027bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0308 	and.w	r3, r3, #8
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d009      	beq.n	80027de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027ca:	4b12      	ldr	r3, [pc, #72]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	691b      	ldr	r3, [r3, #16]
 80027d6:	00db      	lsls	r3, r3, #3
 80027d8:	490e      	ldr	r1, [pc, #56]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80027da:	4313      	orrs	r3, r2
 80027dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027de:	f000 f821 	bl	8002824 <HAL_RCC_GetSysClockFreq>
 80027e2:	4602      	mov	r2, r0
 80027e4:	4b0b      	ldr	r3, [pc, #44]	; (8002814 <HAL_RCC_ClockConfig+0x1c4>)
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	091b      	lsrs	r3, r3, #4
 80027ea:	f003 030f 	and.w	r3, r3, #15
 80027ee:	490a      	ldr	r1, [pc, #40]	; (8002818 <HAL_RCC_ClockConfig+0x1c8>)
 80027f0:	5ccb      	ldrb	r3, [r1, r3]
 80027f2:	fa22 f303 	lsr.w	r3, r2, r3
 80027f6:	4a09      	ldr	r2, [pc, #36]	; (800281c <HAL_RCC_ClockConfig+0x1cc>)
 80027f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80027fa:	4b09      	ldr	r3, [pc, #36]	; (8002820 <HAL_RCC_ClockConfig+0x1d0>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4618      	mov	r0, r3
 8002800:	f7ff f98a 	bl	8001b18 <HAL_InitTick>

  return HAL_OK;
 8002804:	2300      	movs	r3, #0
}
 8002806:	4618      	mov	r0, r3
 8002808:	3710      	adds	r7, #16
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	40022000 	.word	0x40022000
 8002814:	40021000 	.word	0x40021000
 8002818:	08003130 	.word	0x08003130
 800281c:	20000018 	.word	0x20000018
 8002820:	20000020 	.word	0x20000020

08002824 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002824:	b480      	push	{r7}
 8002826:	b087      	sub	sp, #28
 8002828:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800282a:	2300      	movs	r3, #0
 800282c:	60fb      	str	r3, [r7, #12]
 800282e:	2300      	movs	r3, #0
 8002830:	60bb      	str	r3, [r7, #8]
 8002832:	2300      	movs	r3, #0
 8002834:	617b      	str	r3, [r7, #20]
 8002836:	2300      	movs	r3, #0
 8002838:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800283a:	2300      	movs	r3, #0
 800283c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800283e:	4b1e      	ldr	r3, [pc, #120]	; (80028b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	f003 030c 	and.w	r3, r3, #12
 800284a:	2b04      	cmp	r3, #4
 800284c:	d002      	beq.n	8002854 <HAL_RCC_GetSysClockFreq+0x30>
 800284e:	2b08      	cmp	r3, #8
 8002850:	d003      	beq.n	800285a <HAL_RCC_GetSysClockFreq+0x36>
 8002852:	e027      	b.n	80028a4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002854:	4b19      	ldr	r3, [pc, #100]	; (80028bc <HAL_RCC_GetSysClockFreq+0x98>)
 8002856:	613b      	str	r3, [r7, #16]
      break;
 8002858:	e027      	b.n	80028aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	0c9b      	lsrs	r3, r3, #18
 800285e:	f003 030f 	and.w	r3, r3, #15
 8002862:	4a17      	ldr	r2, [pc, #92]	; (80028c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002864:	5cd3      	ldrb	r3, [r2, r3]
 8002866:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800286e:	2b00      	cmp	r3, #0
 8002870:	d010      	beq.n	8002894 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002872:	4b11      	ldr	r3, [pc, #68]	; (80028b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	0c5b      	lsrs	r3, r3, #17
 8002878:	f003 0301 	and.w	r3, r3, #1
 800287c:	4a11      	ldr	r2, [pc, #68]	; (80028c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800287e:	5cd3      	ldrb	r3, [r2, r3]
 8002880:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a0d      	ldr	r2, [pc, #52]	; (80028bc <HAL_RCC_GetSysClockFreq+0x98>)
 8002886:	fb02 f203 	mul.w	r2, r2, r3
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002890:	617b      	str	r3, [r7, #20]
 8002892:	e004      	b.n	800289e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	4a0c      	ldr	r2, [pc, #48]	; (80028c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002898:	fb02 f303 	mul.w	r3, r2, r3
 800289c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	613b      	str	r3, [r7, #16]
      break;
 80028a2:	e002      	b.n	80028aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028a4:	4b05      	ldr	r3, [pc, #20]	; (80028bc <HAL_RCC_GetSysClockFreq+0x98>)
 80028a6:	613b      	str	r3, [r7, #16]
      break;
 80028a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028aa:	693b      	ldr	r3, [r7, #16]
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	371c      	adds	r7, #28
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bc80      	pop	{r7}
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	40021000 	.word	0x40021000
 80028bc:	007a1200 	.word	0x007a1200
 80028c0:	08003140 	.word	0x08003140
 80028c4:	08003150 	.word	0x08003150
 80028c8:	003d0900 	.word	0x003d0900

080028cc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80028d4:	4b0a      	ldr	r3, [pc, #40]	; (8002900 <RCC_Delay+0x34>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a0a      	ldr	r2, [pc, #40]	; (8002904 <RCC_Delay+0x38>)
 80028da:	fba2 2303 	umull	r2, r3, r2, r3
 80028de:	0a5b      	lsrs	r3, r3, #9
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	fb02 f303 	mul.w	r3, r2, r3
 80028e6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80028e8:	bf00      	nop
  }
  while (Delay --);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	1e5a      	subs	r2, r3, #1
 80028ee:	60fa      	str	r2, [r7, #12]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d1f9      	bne.n	80028e8 <RCC_Delay+0x1c>
}
 80028f4:	bf00      	nop
 80028f6:	bf00      	nop
 80028f8:	3714      	adds	r7, #20
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bc80      	pop	{r7}
 80028fe:	4770      	bx	lr
 8002900:	20000018 	.word	0x20000018
 8002904:	10624dd3 	.word	0x10624dd3

08002908 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d101      	bne.n	800291a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e041      	b.n	800299e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002920:	b2db      	uxtb	r3, r3
 8002922:	2b00      	cmp	r3, #0
 8002924:	d106      	bne.n	8002934 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f7fe fdb0 	bl	8001494 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2202      	movs	r2, #2
 8002938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	3304      	adds	r3, #4
 8002944:	4619      	mov	r1, r3
 8002946:	4610      	mov	r0, r2
 8002948:	f000 fa56 	bl	8002df8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2201      	movs	r2, #1
 8002970:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2201      	movs	r2, #1
 8002978:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2201      	movs	r2, #1
 8002988:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2201      	movs	r2, #1
 8002990:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2201      	movs	r2, #1
 8002998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800299c:	2300      	movs	r3, #0
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3708      	adds	r7, #8
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
	...

080029a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b085      	sub	sp, #20
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d001      	beq.n	80029c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e035      	b.n	8002a2c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2202      	movs	r2, #2
 80029c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	68da      	ldr	r2, [r3, #12]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f042 0201 	orr.w	r2, r2, #1
 80029d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a16      	ldr	r2, [pc, #88]	; (8002a38 <HAL_TIM_Base_Start_IT+0x90>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d009      	beq.n	80029f6 <HAL_TIM_Base_Start_IT+0x4e>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029ea:	d004      	beq.n	80029f6 <HAL_TIM_Base_Start_IT+0x4e>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a12      	ldr	r2, [pc, #72]	; (8002a3c <HAL_TIM_Base_Start_IT+0x94>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d111      	bne.n	8002a1a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	f003 0307 	and.w	r3, r3, #7
 8002a00:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2b06      	cmp	r3, #6
 8002a06:	d010      	beq.n	8002a2a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f042 0201 	orr.w	r2, r2, #1
 8002a16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a18:	e007      	b.n	8002a2a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f042 0201 	orr.w	r2, r2, #1
 8002a28:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a2a:	2300      	movs	r3, #0
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bc80      	pop	{r7}
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	40012c00 	.word	0x40012c00
 8002a3c:	40000400 	.word	0x40000400

08002a40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	f003 0302 	and.w	r3, r3, #2
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d020      	beq.n	8002aa4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	f003 0302 	and.w	r3, r3, #2
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d01b      	beq.n	8002aa4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f06f 0202 	mvn.w	r2, #2
 8002a74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2201      	movs	r2, #1
 8002a7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	699b      	ldr	r3, [r3, #24]
 8002a82:	f003 0303 	and.w	r3, r3, #3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d003      	beq.n	8002a92 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 f998 	bl	8002dc0 <HAL_TIM_IC_CaptureCallback>
 8002a90:	e005      	b.n	8002a9e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 f98b 	bl	8002dae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f000 f99a 	bl	8002dd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	f003 0304 	and.w	r3, r3, #4
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d020      	beq.n	8002af0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	f003 0304 	and.w	r3, r3, #4
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d01b      	beq.n	8002af0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f06f 0204 	mvn.w	r2, #4
 8002ac0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2202      	movs	r2, #2
 8002ac6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	699b      	ldr	r3, [r3, #24]
 8002ace:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d003      	beq.n	8002ade <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	f000 f972 	bl	8002dc0 <HAL_TIM_IC_CaptureCallback>
 8002adc:	e005      	b.n	8002aea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f000 f965 	bl	8002dae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f000 f974 	bl	8002dd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	f003 0308 	and.w	r3, r3, #8
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d020      	beq.n	8002b3c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f003 0308 	and.w	r3, r3, #8
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d01b      	beq.n	8002b3c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f06f 0208 	mvn.w	r2, #8
 8002b0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2204      	movs	r2, #4
 8002b12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	69db      	ldr	r3, [r3, #28]
 8002b1a:	f003 0303 	and.w	r3, r3, #3
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d003      	beq.n	8002b2a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f000 f94c 	bl	8002dc0 <HAL_TIM_IC_CaptureCallback>
 8002b28:	e005      	b.n	8002b36 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f000 f93f 	bl	8002dae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f000 f94e 	bl	8002dd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	f003 0310 	and.w	r3, r3, #16
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d020      	beq.n	8002b88 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	f003 0310 	and.w	r3, r3, #16
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d01b      	beq.n	8002b88 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f06f 0210 	mvn.w	r2, #16
 8002b58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2208      	movs	r2, #8
 8002b5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	69db      	ldr	r3, [r3, #28]
 8002b66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d003      	beq.n	8002b76 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f000 f926 	bl	8002dc0 <HAL_TIM_IC_CaptureCallback>
 8002b74:	e005      	b.n	8002b82 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f000 f919 	bl	8002dae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	f000 f928 	bl	8002dd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	f003 0301 	and.w	r3, r3, #1
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d00c      	beq.n	8002bac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	f003 0301 	and.w	r3, r3, #1
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d007      	beq.n	8002bac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f06f 0201 	mvn.w	r2, #1
 8002ba4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f7fe fb6a 	bl	8001280 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d00c      	beq.n	8002bd0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d007      	beq.n	8002bd0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002bc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f000 fa6f 	bl	80030ae <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00c      	beq.n	8002bf4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d007      	beq.n	8002bf4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002bec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	f000 f8f8 	bl	8002de4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	f003 0320 	and.w	r3, r3, #32
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d00c      	beq.n	8002c18 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	f003 0320 	and.w	r3, r3, #32
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d007      	beq.n	8002c18 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f06f 0220 	mvn.w	r2, #32
 8002c10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f000 fa42 	bl	800309c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c18:	bf00      	nop
 8002c1a:	3710      	adds	r7, #16
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b084      	sub	sp, #16
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d101      	bne.n	8002c3c <HAL_TIM_ConfigClockSource+0x1c>
 8002c38:	2302      	movs	r3, #2
 8002c3a:	e0b4      	b.n	8002da6 <HAL_TIM_ConfigClockSource+0x186>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2201      	movs	r2, #1
 8002c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2202      	movs	r2, #2
 8002c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002c5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c62:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	68ba      	ldr	r2, [r7, #8]
 8002c6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c74:	d03e      	beq.n	8002cf4 <HAL_TIM_ConfigClockSource+0xd4>
 8002c76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c7a:	f200 8087 	bhi.w	8002d8c <HAL_TIM_ConfigClockSource+0x16c>
 8002c7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c82:	f000 8086 	beq.w	8002d92 <HAL_TIM_ConfigClockSource+0x172>
 8002c86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c8a:	d87f      	bhi.n	8002d8c <HAL_TIM_ConfigClockSource+0x16c>
 8002c8c:	2b70      	cmp	r3, #112	; 0x70
 8002c8e:	d01a      	beq.n	8002cc6 <HAL_TIM_ConfigClockSource+0xa6>
 8002c90:	2b70      	cmp	r3, #112	; 0x70
 8002c92:	d87b      	bhi.n	8002d8c <HAL_TIM_ConfigClockSource+0x16c>
 8002c94:	2b60      	cmp	r3, #96	; 0x60
 8002c96:	d050      	beq.n	8002d3a <HAL_TIM_ConfigClockSource+0x11a>
 8002c98:	2b60      	cmp	r3, #96	; 0x60
 8002c9a:	d877      	bhi.n	8002d8c <HAL_TIM_ConfigClockSource+0x16c>
 8002c9c:	2b50      	cmp	r3, #80	; 0x50
 8002c9e:	d03c      	beq.n	8002d1a <HAL_TIM_ConfigClockSource+0xfa>
 8002ca0:	2b50      	cmp	r3, #80	; 0x50
 8002ca2:	d873      	bhi.n	8002d8c <HAL_TIM_ConfigClockSource+0x16c>
 8002ca4:	2b40      	cmp	r3, #64	; 0x40
 8002ca6:	d058      	beq.n	8002d5a <HAL_TIM_ConfigClockSource+0x13a>
 8002ca8:	2b40      	cmp	r3, #64	; 0x40
 8002caa:	d86f      	bhi.n	8002d8c <HAL_TIM_ConfigClockSource+0x16c>
 8002cac:	2b30      	cmp	r3, #48	; 0x30
 8002cae:	d064      	beq.n	8002d7a <HAL_TIM_ConfigClockSource+0x15a>
 8002cb0:	2b30      	cmp	r3, #48	; 0x30
 8002cb2:	d86b      	bhi.n	8002d8c <HAL_TIM_ConfigClockSource+0x16c>
 8002cb4:	2b20      	cmp	r3, #32
 8002cb6:	d060      	beq.n	8002d7a <HAL_TIM_ConfigClockSource+0x15a>
 8002cb8:	2b20      	cmp	r3, #32
 8002cba:	d867      	bhi.n	8002d8c <HAL_TIM_ConfigClockSource+0x16c>
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d05c      	beq.n	8002d7a <HAL_TIM_ConfigClockSource+0x15a>
 8002cc0:	2b10      	cmp	r3, #16
 8002cc2:	d05a      	beq.n	8002d7a <HAL_TIM_ConfigClockSource+0x15a>
 8002cc4:	e062      	b.n	8002d8c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6818      	ldr	r0, [r3, #0]
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	6899      	ldr	r1, [r3, #8]
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	685a      	ldr	r2, [r3, #4]
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	f000 f96a 	bl	8002fae <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002ce8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	68ba      	ldr	r2, [r7, #8]
 8002cf0:	609a      	str	r2, [r3, #8]
      break;
 8002cf2:	e04f      	b.n	8002d94 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6818      	ldr	r0, [r3, #0]
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	6899      	ldr	r1, [r3, #8]
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685a      	ldr	r2, [r3, #4]
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	f000 f953 	bl	8002fae <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	689a      	ldr	r2, [r3, #8]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d16:	609a      	str	r2, [r3, #8]
      break;
 8002d18:	e03c      	b.n	8002d94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6818      	ldr	r0, [r3, #0]
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	6859      	ldr	r1, [r3, #4]
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	461a      	mov	r2, r3
 8002d28:	f000 f8ca 	bl	8002ec0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2150      	movs	r1, #80	; 0x50
 8002d32:	4618      	mov	r0, r3
 8002d34:	f000 f921 	bl	8002f7a <TIM_ITRx_SetConfig>
      break;
 8002d38:	e02c      	b.n	8002d94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6818      	ldr	r0, [r3, #0]
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	6859      	ldr	r1, [r3, #4]
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	461a      	mov	r2, r3
 8002d48:	f000 f8e8 	bl	8002f1c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2160      	movs	r1, #96	; 0x60
 8002d52:	4618      	mov	r0, r3
 8002d54:	f000 f911 	bl	8002f7a <TIM_ITRx_SetConfig>
      break;
 8002d58:	e01c      	b.n	8002d94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6818      	ldr	r0, [r3, #0]
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	6859      	ldr	r1, [r3, #4]
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	461a      	mov	r2, r3
 8002d68:	f000 f8aa 	bl	8002ec0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2140      	movs	r1, #64	; 0x40
 8002d72:	4618      	mov	r0, r3
 8002d74:	f000 f901 	bl	8002f7a <TIM_ITRx_SetConfig>
      break;
 8002d78:	e00c      	b.n	8002d94 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4619      	mov	r1, r3
 8002d84:	4610      	mov	r0, r2
 8002d86:	f000 f8f8 	bl	8002f7a <TIM_ITRx_SetConfig>
      break;
 8002d8a:	e003      	b.n	8002d94 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d90:	e000      	b.n	8002d94 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002d92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3710      	adds	r7, #16
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}

08002dae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002dae:	b480      	push	{r7}
 8002db0:	b083      	sub	sp, #12
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002db6:	bf00      	nop
 8002db8:	370c      	adds	r7, #12
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bc80      	pop	{r7}
 8002dbe:	4770      	bx	lr

08002dc0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002dc8:	bf00      	nop
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bc80      	pop	{r7}
 8002dd0:	4770      	bx	lr

08002dd2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	b083      	sub	sp, #12
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002dda:	bf00      	nop
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bc80      	pop	{r7}
 8002de2:	4770      	bx	lr

08002de4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002dec:	bf00      	nop
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bc80      	pop	{r7}
 8002df4:	4770      	bx	lr
	...

08002df8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b085      	sub	sp, #20
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	4a2b      	ldr	r2, [pc, #172]	; (8002eb8 <TIM_Base_SetConfig+0xc0>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d007      	beq.n	8002e20 <TIM_Base_SetConfig+0x28>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e16:	d003      	beq.n	8002e20 <TIM_Base_SetConfig+0x28>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	4a28      	ldr	r2, [pc, #160]	; (8002ebc <TIM_Base_SetConfig+0xc4>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d108      	bne.n	8002e32 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	68fa      	ldr	r2, [r7, #12]
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4a20      	ldr	r2, [pc, #128]	; (8002eb8 <TIM_Base_SetConfig+0xc0>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d007      	beq.n	8002e4a <TIM_Base_SetConfig+0x52>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e40:	d003      	beq.n	8002e4a <TIM_Base_SetConfig+0x52>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4a1d      	ldr	r2, [pc, #116]	; (8002ebc <TIM_Base_SetConfig+0xc4>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d108      	bne.n	8002e5c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	68db      	ldr	r3, [r3, #12]
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	695b      	ldr	r3, [r3, #20]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	68fa      	ldr	r2, [r7, #12]
 8002e6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	689a      	ldr	r2, [r3, #8]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	4a0d      	ldr	r2, [pc, #52]	; (8002eb8 <TIM_Base_SetConfig+0xc0>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d103      	bne.n	8002e90 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	691a      	ldr	r2, [r3, #16]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	691b      	ldr	r3, [r3, #16]
 8002e9a:	f003 0301 	and.w	r3, r3, #1
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d005      	beq.n	8002eae <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	691b      	ldr	r3, [r3, #16]
 8002ea6:	f023 0201 	bic.w	r2, r3, #1
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	611a      	str	r2, [r3, #16]
  }
}
 8002eae:	bf00      	nop
 8002eb0:	3714      	adds	r7, #20
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr
 8002eb8:	40012c00 	.word	0x40012c00
 8002ebc:	40000400 	.word	0x40000400

08002ec0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b087      	sub	sp, #28
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	60f8      	str	r0, [r7, #12]
 8002ec8:	60b9      	str	r1, [r7, #8]
 8002eca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6a1b      	ldr	r3, [r3, #32]
 8002ed0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6a1b      	ldr	r3, [r3, #32]
 8002ed6:	f023 0201 	bic.w	r2, r3, #1
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002eea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	011b      	lsls	r3, r3, #4
 8002ef0:	693a      	ldr	r2, [r7, #16]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	f023 030a 	bic.w	r3, r3, #10
 8002efc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002efe:	697a      	ldr	r2, [r7, #20]
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	693a      	ldr	r2, [r7, #16]
 8002f0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	697a      	ldr	r2, [r7, #20]
 8002f10:	621a      	str	r2, [r3, #32]
}
 8002f12:	bf00      	nop
 8002f14:	371c      	adds	r7, #28
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bc80      	pop	{r7}
 8002f1a:	4770      	bx	lr

08002f1c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b087      	sub	sp, #28
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6a1b      	ldr	r3, [r3, #32]
 8002f2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6a1b      	ldr	r3, [r3, #32]
 8002f32:	f023 0210 	bic.w	r2, r3, #16
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002f46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	031b      	lsls	r3, r3, #12
 8002f4c:	693a      	ldr	r2, [r7, #16]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002f58:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	011b      	lsls	r3, r3, #4
 8002f5e:	697a      	ldr	r2, [r7, #20]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	693a      	ldr	r2, [r7, #16]
 8002f68:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	621a      	str	r2, [r3, #32]
}
 8002f70:	bf00      	nop
 8002f72:	371c      	adds	r7, #28
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bc80      	pop	{r7}
 8002f78:	4770      	bx	lr

08002f7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f7a:	b480      	push	{r7}
 8002f7c:	b085      	sub	sp, #20
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]
 8002f82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f92:	683a      	ldr	r2, [r7, #0]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	f043 0307 	orr.w	r3, r3, #7
 8002f9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	68fa      	ldr	r2, [r7, #12]
 8002fa2:	609a      	str	r2, [r3, #8]
}
 8002fa4:	bf00      	nop
 8002fa6:	3714      	adds	r7, #20
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bc80      	pop	{r7}
 8002fac:	4770      	bx	lr

08002fae <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b087      	sub	sp, #28
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	60f8      	str	r0, [r7, #12]
 8002fb6:	60b9      	str	r1, [r7, #8]
 8002fb8:	607a      	str	r2, [r7, #4]
 8002fba:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002fc8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	021a      	lsls	r2, r3, #8
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	431a      	orrs	r2, r3
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	697a      	ldr	r2, [r7, #20]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	697a      	ldr	r2, [r7, #20]
 8002fe0:	609a      	str	r2, [r3, #8]
}
 8002fe2:	bf00      	nop
 8002fe4:	371c      	adds	r7, #28
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bc80      	pop	{r7}
 8002fea:	4770      	bx	lr

08002fec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b085      	sub	sp, #20
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d101      	bne.n	8003004 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003000:	2302      	movs	r3, #2
 8003002:	e041      	b.n	8003088 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2202      	movs	r2, #2
 8003010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800302a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	68fa      	ldr	r2, [r7, #12]
 8003032:	4313      	orrs	r3, r2
 8003034:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	68fa      	ldr	r2, [r7, #12]
 800303c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a14      	ldr	r2, [pc, #80]	; (8003094 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d009      	beq.n	800305c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003050:	d004      	beq.n	800305c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a10      	ldr	r2, [pc, #64]	; (8003098 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d10c      	bne.n	8003076 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003062:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	68ba      	ldr	r2, [r7, #8]
 800306a:	4313      	orrs	r3, r2
 800306c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	68ba      	ldr	r2, [r7, #8]
 8003074:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2201      	movs	r2, #1
 800307a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2200      	movs	r2, #0
 8003082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3714      	adds	r7, #20
 800308c:	46bd      	mov	sp, r7
 800308e:	bc80      	pop	{r7}
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	40012c00 	.word	0x40012c00
 8003098:	40000400 	.word	0x40000400

0800309c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bc80      	pop	{r7}
 80030ac:	4770      	bx	lr

080030ae <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80030ae:	b480      	push	{r7}
 80030b0:	b083      	sub	sp, #12
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80030b6:	bf00      	nop
 80030b8:	370c      	adds	r7, #12
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bc80      	pop	{r7}
 80030be:	4770      	bx	lr

080030c0 <__libc_init_array>:
 80030c0:	b570      	push	{r4, r5, r6, lr}
 80030c2:	2600      	movs	r6, #0
 80030c4:	4d0c      	ldr	r5, [pc, #48]	; (80030f8 <__libc_init_array+0x38>)
 80030c6:	4c0d      	ldr	r4, [pc, #52]	; (80030fc <__libc_init_array+0x3c>)
 80030c8:	1b64      	subs	r4, r4, r5
 80030ca:	10a4      	asrs	r4, r4, #2
 80030cc:	42a6      	cmp	r6, r4
 80030ce:	d109      	bne.n	80030e4 <__libc_init_array+0x24>
 80030d0:	f000 f822 	bl	8003118 <_init>
 80030d4:	2600      	movs	r6, #0
 80030d6:	4d0a      	ldr	r5, [pc, #40]	; (8003100 <__libc_init_array+0x40>)
 80030d8:	4c0a      	ldr	r4, [pc, #40]	; (8003104 <__libc_init_array+0x44>)
 80030da:	1b64      	subs	r4, r4, r5
 80030dc:	10a4      	asrs	r4, r4, #2
 80030de:	42a6      	cmp	r6, r4
 80030e0:	d105      	bne.n	80030ee <__libc_init_array+0x2e>
 80030e2:	bd70      	pop	{r4, r5, r6, pc}
 80030e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80030e8:	4798      	blx	r3
 80030ea:	3601      	adds	r6, #1
 80030ec:	e7ee      	b.n	80030cc <__libc_init_array+0xc>
 80030ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80030f2:	4798      	blx	r3
 80030f4:	3601      	adds	r6, #1
 80030f6:	e7f2      	b.n	80030de <__libc_init_array+0x1e>
 80030f8:	08003154 	.word	0x08003154
 80030fc:	08003154 	.word	0x08003154
 8003100:	08003154 	.word	0x08003154
 8003104:	08003158 	.word	0x08003158

08003108 <memset>:
 8003108:	4603      	mov	r3, r0
 800310a:	4402      	add	r2, r0
 800310c:	4293      	cmp	r3, r2
 800310e:	d100      	bne.n	8003112 <memset+0xa>
 8003110:	4770      	bx	lr
 8003112:	f803 1b01 	strb.w	r1, [r3], #1
 8003116:	e7f9      	b.n	800310c <memset+0x4>

08003118 <_init>:
 8003118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800311a:	bf00      	nop
 800311c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800311e:	bc08      	pop	{r3}
 8003120:	469e      	mov	lr, r3
 8003122:	4770      	bx	lr

08003124 <_fini>:
 8003124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003126:	bf00      	nop
 8003128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800312a:	bc08      	pop	{r3}
 800312c:	469e      	mov	lr, r3
 800312e:	4770      	bx	lr
