0:
  %13 = SLTi %structsize 464
  %2 = SLTi %version 61
  SW r0, 4(%cinfo)
  %const.200.copy.1 = ADDiu $0, 200
  %const.1.copy.1 = ADDiu $0, 1
  BNE $0, $%2, bb0
bb1:
3:
  %5 = LW 0(%cinfo)
  %const.61.copy.2 = ADDiu $0, 61
  %const.10.copy.1 = ADDiu $0, 10
  SW %const.10.copy.1, 20(%5)
  SW %const.61.copy.2, 24(%5)
  SW %version, 28(%5)
  %10 = LW 0(%5)
  CALL %10 (%cinfo)
  %gep20 = ADDI %cinfo, 164
  B 12
bb0:
12:
  BNE $0, $%13, bb2
bb3:
14:
  MTHI $%cinfo
  %16 = LW 0(%cinfo)
  %const.464.copy.2 = ADDiu $0, 464
  %const.19.copy.1 = ADDiu $0, 19
  SW %const.19.copy.1, 20(%16)
  SW %const.464.copy.2, 24(%16)
  SW %structsize, 28(%16)
  %21 = LW 0(%16)
  CALL %21 (%cinfo)
  B .preheader.preheader
bb2:
..preheader.preheader_crit_edge:
  MTHI $%cinfo
.preheader.preheader:
  r0 = PHI (r0, ..preheader.preheader_crit_edge) (r0, 14)
  %24 = LW 0(%cinfo)
  SW %24, 0(%cinfo)
  SW %const.1.copy.1, 12(%cinfo)
  CALL jinit_memory_mgr (r0)
  SW r0, 8(%cinfo)
  SW r0, 20(%cinfo)
  CALL jinit_marker_reader (%cinfo)
  CALL jinit_input_controller (%cinfo)
  SW %const.200.copy.1, 16(%cinfo)
  Ret
