INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asehra/Group14_FinalProject_Part1/Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/or_gate2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asehra/Group14_FinalProject_Part1/Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/MUX312.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX31
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asehra/Group14_FinalProject_Part1/Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/full_adder2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asehra/Group14_FinalProject_Part1/Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/and_gate2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asehra/Group14_FinalProject_Part1/Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/ALU4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asehra/Group14_FinalProject_Part1/Group14_FinalProject_Part1.srcs/sources_1/new/JUMP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JUMP
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asehra/Group14_FinalProject_Part1/Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/Signextend1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Signextend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asehra/Group14_FinalProject_Part1/Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/Registers2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Registers
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asehra/Group14_FinalProject_Part1/Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/PC_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_REG
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asehra/Group14_FinalProject_Part1/Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/mux2_11.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asehra/Group14_FinalProject_Part1/Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asehra/Group14_FinalProject_Part1/Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/Control1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asehra/Group14_FinalProject_Part1/Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/ALU_16Bit3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_16Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asehra/Group14_FinalProject_Part1/Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/mux3_11.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux3_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asehra/Group14_FinalProject_Part1/Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/CPU_33802.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_3380
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asehra/Group14_FinalProject_Part1/Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/CPU_3380_Test11.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_3380_Test
