<profile>

<section name = "Vivado HLS Report for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s'" level="0">
<item name = "Date">Sun May 25 15:18:52 2025
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.429 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8195, 8195, 40.975 us, 40.975 us, 8195, 8195, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReadInputHeight_ReadInputWidth">8193, 8193, 4, 2, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 544, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 84, -</column>
<column name="Memory">0, -, 256, 256, -</column>
<column name="Multiplexer">-, -, -, 195, -</column>
<column name="Register">-, -, 366, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="myproject_axi_mux_42_4_1_1_U213">myproject_axi_mux_42_4_1_1, 0, 0, 0, 21, 0</column>
<column name="myproject_axi_mux_42_4_1_1_U214">myproject_axi_mux_42_4_1_1, 0, 0, 0, 21, 0</column>
<column name="myproject_axi_mux_42_4_1_1_U215">myproject_axi_mux_42_4_1_1, 0, 0, 0, 21, 0</column>
<column name="myproject_axi_mux_42_4_1_1_U216">myproject_axi_mux_42_4_1_1, 0, 0, 0, 21, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buffer_Array_V_7_0_0_U">pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA, 0, 64, 64, 0, 64, 4, 1, 256</column>
<column name="line_buffer_Array_V_7_0_1_U">pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA, 0, 64, 64, 0, 64, 4, 1, 256</column>
<column name="line_buffer_Array_V_7_0_2_U">pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA, 0, 64, 64, 0, 64, 4, 1, 256</column>
<column name="line_buffer_Array_V_7_0_3_U">pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA, 0, 64, 64, 0, 64, 4, 1, 256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln220_fu_338_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln222_fu_350_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln225_fu_294_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln227_fu_306_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln241_fu_168_p2">+, 0, 0, 17, 13, 1</column>
<column name="and_ln191_1_fu_276_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln191_2_fu_282_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln191_fu_270_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage1_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_322">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_633">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_637">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op117">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op20">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1496_10_fu_598_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln1496_11_fu_618_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln1496_1_fu_448_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln1496_2_fu_468_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln1496_3_fu_586_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln1496_4_fu_486_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln1496_5_fu_498_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln1496_6_fu_518_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln1496_7_fu_536_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln1496_8_fu_548_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln1496_9_fu_568_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln1496_fu_436_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln191_1_fu_244_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln191_2_fu_254_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln191_3_fu_264_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln191_fu_234_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln212_fu_288_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="icmp_ln216_fu_332_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="icmp_ln241_fu_162_p2">icmp, 0, 0, 13, 13, 14</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln222_fu_356_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln227_fu_312_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln66_10_fu_561_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln66_11_fu_578_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln66_12_fu_591_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln66_13_fu_603_p3">select, 0, 0, 3, 1, 2</column>
<column name="select_ln66_14_fu_611_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln66_15_fu_628_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln66_1_fu_453_p3">select, 0, 0, 3, 1, 2</column>
<column name="select_ln66_2_fu_461_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln66_3_fu_478_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln66_4_fu_491_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln66_5_fu_503_p3">select, 0, 0, 3, 1, 2</column>
<column name="select_ln66_6_fu_511_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln66_7_fu_528_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln66_8_fu_541_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln66_9_fu_553_p3">select, 0, 0, 3, 1, 2</column>
<column name="select_ln66_fu_441_p3">select, 0, 0, 4, 1, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_144_p4">9, 2, 13, 26</column>
<column name="ap_phi_reg_pp0_iter1_storemerge_i_i_reg_151">15, 3, 32, 96</column>
<column name="ap_sig_allocacmp_sY_load">9, 2, 32, 64</column>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_140">9, 2, 13, 26</column>
<column name="pX">9, 2, 32, 64</column>
<column name="pY">9, 2, 32, 64</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="sX">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln241_reg_697">13, 0, 13, 0</column>
<column name="and_ln191_2_reg_766">1, 0, 1, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_storemerge_i_i_reg_151">32, 0, 32, 0</column>
<column name="icmp_ln212_reg_770">1, 0, 1, 0</column>
<column name="icmp_ln216_reg_779">1, 0, 1, 0</column>
<column name="icmp_ln241_reg_693">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_140">13, 0, 13, 0</column>
<column name="kernel_data_V_7_12">4, 0, 4, 0</column>
<column name="kernel_data_V_7_13">4, 0, 4, 0</column>
<column name="kernel_data_V_7_14">4, 0, 4, 0</column>
<column name="kernel_data_V_7_15">4, 0, 4, 0</column>
<column name="kernel_data_V_7_4">4, 0, 4, 0</column>
<column name="kernel_data_V_7_5">4, 0, 4, 0</column>
<column name="kernel_data_V_7_6">4, 0, 4, 0</column>
<column name="kernel_data_V_7_7">4, 0, 4, 0</column>
<column name="pX">32, 0, 32, 0</column>
<column name="pY">32, 0, 32, 0</column>
<column name="pool_window_0_V_1_reg_793">4, 0, 4, 0</column>
<column name="pool_window_0_V_2_reg_798">4, 0, 4, 0</column>
<column name="pool_window_0_V_3_reg_803">4, 0, 4, 0</column>
<column name="pool_window_0_V_reg_788">4, 0, 4, 0</column>
<column name="pool_window_1_V_1_reg_742">4, 0, 4, 0</column>
<column name="pool_window_1_V_2_reg_750">4, 0, 4, 0</column>
<column name="pool_window_1_V_3_reg_758">4, 0, 4, 0</column>
<column name="pool_window_1_V_reg_734">4, 0, 4, 0</column>
<column name="pool_window_2_V_1_reg_813">4, 0, 4, 0</column>
<column name="pool_window_2_V_2_reg_818">4, 0, 4, 0</column>
<column name="pool_window_2_V_3_reg_823">4, 0, 4, 0</column>
<column name="pool_window_2_V_reg_808">4, 0, 4, 0</column>
<column name="pool_window_3_V_1_reg_710">4, 0, 4, 0</column>
<column name="pool_window_3_V_2_reg_718">4, 0, 4, 0</column>
<column name="pool_window_3_V_3_reg_726">4, 0, 4, 0</column>
<column name="pool_window_3_V_reg_702">4, 0, 4, 0</column>
<column name="sX">32, 0, 32, 0</column>
<column name="sY">32, 0, 32, 0</column>
<column name="select_ln222_reg_783">32, 0, 32, 0</column>
<column name="select_ln227_reg_774">32, 0, 32, 0</column>
<column name="select_ln66_11_reg_838">2, 0, 2, 0</column>
<column name="select_ln66_15_reg_843">2, 0, 2, 0</column>
<column name="select_ln66_3_reg_828">2, 0, 2, 0</column>
<column name="select_ln66_7_reg_833">2, 0, 2, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,4u&gt;,config8&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,4u&gt;,config8&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,4u&gt;,config8&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,4u&gt;,config8&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,4u&gt;,config8&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,4u&gt;,config8&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,4u&gt;,config8&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,4u&gt;,config8&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,4u&gt;,config8&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,4u&gt;,config8&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 4, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 4, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 4, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 4, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="res_V_data_0_V_din">out, 4, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 4, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 4, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 4, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
</table>
</item>
</section>
</profile>
