<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p242.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p242.sv</a>
defines: 
time_elapsed: 0.924s
ram usage: 38652 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpyk7km_q2/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p242.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p242.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p242.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p242.sv:1</a>: No timescale set for &#34;dff&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p242.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p242.sv:1</a>: Compile module &#34;work@dff&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p242.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p242.sv:1</a>: Top level module &#34;work@dff&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpyk7km_q2/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_dff
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpyk7km_q2/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpyk7km_q2/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@dff)
 |vpiName:work@dff
 |uhdmallPackages:
 \_package: builtin, parent:work@dff
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@dff, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p242.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p242.sv</a>, line:1, parent:work@dff
   |vpiDefName:work@dff
   |vpiFullName:work@dff
   |vpiProcess:
   \_always: , line:5
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:5
       |vpiCondition:
       \_operation: , line:5
         |vpiOpType:35
         |vpiOperand:
         \_ref_obj: (clear), line:5
           |vpiName:clear
         |vpiOperand:
         \_ref_obj: (preset), line:5
           |vpiName:preset
       |vpiStmt:
       \_if_else: , line:6
         |vpiCondition:
         \_operation: , line:6
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (clear), line:6
             |vpiName:clear
             |vpiFullName:work@dff.clear
         |vpiStmt:
         \_assign_stmt: , line:7
           |vpiRhs:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_ref_obj: (q), line:7
             |vpiName:q
             |vpiFullName:work@dff.q
         |vpiElseStmt:
         \_if_else: , line:8
           |vpiCondition:
           \_operation: , line:8
             |vpiOpType:3
             |vpiOperand:
             \_ref_obj: (preset), line:8
               |vpiName:preset
               |vpiFullName:work@dff.preset
           |vpiStmt:
           \_assign_stmt: , line:9
             |vpiRhs:
             \_constant: , line:9
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiLhs:
             \_ref_obj: (q), line:9
               |vpiName:q
               |vpiFullName:work@dff.q
           |vpiElseStmt:
           \_deassign: , line:11
             |vpiLhs:
             \_ref_obj: (q), line:11
               |vpiName:q
               |vpiFullName:work@dff.q
   |vpiProcess:
   \_always: , line:12
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:12
       |vpiCondition:
       \_operation: , line:12
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clock), line:12
           |vpiName:clock
           |vpiFullName:work@dff.clock
       |vpiStmt:
       \_assignment: , line:13
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (q), line:13
           |vpiName:q
           |vpiFullName:work@dff.q
         |vpiRhs:
         \_ref_obj: (d), line:13
           |vpiName:d
           |vpiFullName:work@dff.d
   |vpiPort:
   \_port: (q), line:1
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:4
         |vpiName:q
         |vpiFullName:work@dff.q
         |vpiNetType:36
   |vpiPort:
   \_port: (d), line:1
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:1
         |vpiName:d
         |vpiFullName:work@dff.d
   |vpiPort:
   \_port: (clear), line:1
     |vpiName:clear
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clear), line:1
         |vpiName:clear
         |vpiFullName:work@dff.clear
   |vpiPort:
   \_port: (preset), line:1
     |vpiName:preset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (preset), line:1
         |vpiName:preset
         |vpiFullName:work@dff.preset
   |vpiPort:
   \_port: (clock), line:1
     |vpiName:clock
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clock), line:1
         |vpiName:clock
         |vpiFullName:work@dff.clock
   |vpiNet:
   \_logic_net: (q), line:4
   |vpiNet:
   \_logic_net: (d), line:1
   |vpiNet:
   \_logic_net: (clear), line:1
   |vpiNet:
   \_logic_net: (preset), line:1
   |vpiNet:
   \_logic_net: (clock), line:1
 |uhdmtopModules:
 \_module: work@dff (work@dff), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p242.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p242.sv</a>, line:1
   |vpiDefName:work@dff
   |vpiName:work@dff
   |vpiPort:
   \_port: (q), line:1, parent:work@dff
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:4, parent:work@dff
         |vpiName:q
         |vpiFullName:work@dff.q
         |vpiNetType:36
   |vpiPort:
   \_port: (d), line:1, parent:work@dff
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:1, parent:work@dff
         |vpiName:d
         |vpiFullName:work@dff.d
   |vpiPort:
   \_port: (clear), line:1, parent:work@dff
     |vpiName:clear
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clear), line:1, parent:work@dff
         |vpiName:clear
         |vpiFullName:work@dff.clear
   |vpiPort:
   \_port: (preset), line:1, parent:work@dff
     |vpiName:preset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (preset), line:1, parent:work@dff
         |vpiName:preset
         |vpiFullName:work@dff.preset
   |vpiPort:
   \_port: (clock), line:1, parent:work@dff
     |vpiName:clock
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clock), line:1, parent:work@dff
         |vpiName:clock
         |vpiFullName:work@dff.clock
   |vpiNet:
   \_logic_net: (q), line:4, parent:work@dff
   |vpiNet:
   \_logic_net: (d), line:1, parent:work@dff
   |vpiNet:
   \_logic_net: (clear), line:1, parent:work@dff
   |vpiNet:
   \_logic_net: (preset), line:1, parent:work@dff
   |vpiNet:
   \_logic_net: (clock), line:1, parent:work@dff
Object: \work_dff of type 3000
Object: \work_dff of type 32
Object: \q of type 44
Object: \d of type 44
Object: \clear of type 44
Object: \preset of type 44
Object: \clock of type 44
Object: \q of type 36
Object: \d of type 36
Object: \clear of type 36
Object: \preset of type 36
Object: \clock of type 36
Object: \work_dff of type 32
Object: \q of type 44
Object: \d of type 44
Object: \clear of type 44
Object: \preset of type 44
Object: \clock of type 44
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clear of type 608
Object: \preset of type 608
Object:  of type 23
Object:  of type 39
Object: \clear of type 608
Object:  of type 2
Object: \q of type 608
Object:  of type 7
Object:  of type 23
Object:  of type 39
Object: \preset of type 608
Object:  of type 2
Object: \q of type 608
Object:  of type 7
Object:  of type 9
ERROR: Encountered unhandled object type: 9

</pre>
</body>