<TITLE>Andre DeHon</TITLE>
<html>
<BODY LINK="#006600" VLINK="#003300" ALINK="#669966" LINK="#006600"
VLINK="#003300" ALINK="#669966" BGCOLOR="#CCCCFF">

<!-- BACKGROUND="http://www.caltech.edu/pics/background.jpg" -->

<table border=1>
<tr><td>
<img src="andre_ic_logo_2003_crop_366x260.jpg" align=left>
<!-- <img src="andre_lab_fall2001_small.gif" align=left> -->
<!-- <img src="andre_sep25_1999.jpg" align=left> -->
</td>
<td align=top>
<H1>Andr&eacute DeHon</h1>
<h2>&lt;andre@acm.org&gt;</H2>
<p>
<b>Professor <br>
<a href="http://www.ese.upenn.edu">Electrical and System Engineering</a></b><br>
<a href="http://www.cis.upenn.edu">Computer and Information Science</a></b> (secondary)
<br>
<a href="http://www.upenn.edu">University of Pennsylvania</a>
<br>
Undergraduate Chair for ESE
<br>  
Chair of <a href="http://www.seas.upenn.edu/cmpe/">Computer
  Engineering</a> Program Committee<br> 
  <br>
  
<b>Office:</b> Moore GRW 262 <br>
<b>Office Hour:</b> T4:00-5:30pm (Fall 2012)
<p>

</td>
<!-- <td><img src="http://www.cs.caltech.edu/pict/citlogo.gif"></td> -->

<td align=center>
<a href="http://ic.ese.upenn.edu/"> <image src="http://ic.ese.upenn.edu/images/ic_research_img.gif"
alt="pix"><br>
<h2>IC Group</h2>
(research page)</a><p>
<b>Lab:</b> Moore 315
</td>

</tr>
</table>


<p>

<h2>Research</h2>
How do we physically implement computations?
<p>
Broadly, my research interests address this question, including
physical substrates (VLSI, molecular, ...), programmable media
(FPGAs, (multi-) processors, ...), mapping (compilation and CAD), 
system abstractions and dynamic management 
(run-time systems, OS, scheduling),
and problem capture (programming languages).

<p>

<!--
  <a href="for_students.html"><b>Information For students 
  (undergrads and grads) and prospective students</b></a> 
-->

<!-- [<b>Sept. 2010</b>] <a href="crash_postdoc2010.html">Open positions: security architecture postdoc</a>-->

<p>
<hr>




<!--
<h2>Upcoming</h2>
<ul>
     <li> what?
</ul>

-->

<h2>Ongoing</h2>
<ul>
<li> Chair of ACM SIGDA TC-FPGA -- Checkout our <a
  href="http://tcfpga.org">new web portal</a> and <a href="http://wiki.tcfpga.org">wiki</a>.
    <ul>
       <li> FCCM20 papers have been identified.  See
         <a href="http://tcfpga.org/fccm20/index.html">FCCM20</a>
      for list of papers and endorsements.
      <li> 
        FPGA20 papers have been identified.  See 
      <a href="http://tcfpga.org/fpga20/fpga20.html">FPGA20 page</a> for
      list of papers and endorsements.
    </ul>  
  </ul>
</ul>

<p>
<hr>

<h2>Recent</h2>
<ul>
 <li><a
  href="http://ic.ese.upenn.edu/abstracts/parallel_fpaccum_arith2013.html">Accurate
  Parallel Floating-Point Accumulation.</a> in <a
  href="http://www.arithsymposium.org/"><i>ARITH</i></a>, April 2013. 
  
    <li> <a
    href="http://ic.ese.upenn.edu/abstracts/location_fpga2013.html">Location,
    Location, Location---The Role of Spatial Locality in Asymptotic Energy
    Minimization</a> in 
<a href="http://www.isfpga.org"><i>FPGA</i></a>, February 2013.

    <li> <a
  href="http://ic.ese.upenn.edu/abstracts/dmhc_fpga2013.html">Area-Efficient
 Near-Associative Memories on FPGAs</a> in <a
  href="http://www.isfpga.org"><i>FPGA</i></a>, February 2013.

   <li> <a
    href="http://ic.ese.upenn.edu/abstracts/groklab_fpga2013.html">GROK-LAB: Generating Real On-chip Knowledge for Intra-cluster Delays using Timing Extraction</a> in 
<a href="http://www.isfpga.org"><i>FPGA</i></a>, February 2013.
  
    <li> <a
  href="http://ic.ese.upenn.edu/abstracts/split_merge_fpt2012.html">FPGA
  Optimized Packet-Switched NoC using Split and Merge Primitives</a> in <a
  href="http://www.icfpt.org">ICFPT</i></a>, December 2012. 

    <li> <a href="http://www.crash-safe.org/node/18">Hardware Support for Safety Interlocks and
  Introspection</a> in <a
  href="http://saso2012.univ-lyon1.fr/index.php?menu=workshop&submenu=W1#W1">SASO
  Adaptive Host and Network Security 
  Workshop</a>, Sept. 14, 2012

  <li> <a
    href="http://ic.ese.upenn.edu/abstracts/cspec_limit_fpga2012.html">Limit
    Study of Energy & Delay Benefits of Component-Specific Routing</a> in 
<a href="http://www.isfpga.org"><i>FPGA</i></a> 2012.
  
  <li><a
      href="http://ic.ese.upenn.edu/abstracts/spice_trcad2012.html">SPICE<sup>2</sup>:
      Spatial Processors Interconnected for Concurrent 
      Execution for Accelerating the SPICE Circuit Simulator Using an
      FPGA</a> in <i>IEEE Tr. on Computer-Aided Desgin of Integrated
      Circuits and Systems</i>, January 2012.
    <li><a
  href="http://ic.ese.upenn.edu/abstracts/cya_trets2011.html">Choose-Your-Own-Adventure
  Routing: Lightweight Load-Time Defect 
  Avoidance.</a> in <a href="http://trets.cse.sc.edu/">ACM TRETS</a>, December 2011.

<li><a href="http://ic.ese.upenn.edu/abstracts/vliw_score_fpt2011.html">
VLIW-SCORE: Beyond C for Sequential Control of SPICE FPGA Acceleration</a>
in <a href="http://www.icfpt.org/">ICFPT</a>, December 2011.  

<li>
<a href="http://ic.ese.upenn.edu/abstracts/graphstep_taas2011.html">Spatial
  hardware implementation for sparse graph algorithms in GraphStep</a> in
  ACM TAAS, September 2011.

  
<li> <a href="http://www.crash-safe.org/node/9">Preliminary Design of the
  SAFE Platform</a> in <a
  href="http://plosworkshop.org/2011/index.shtml">PLOS</a>, October 2011.
  
<li> <a href="http://www.relxlayer.org/FinalReport/">Final Report</a>  of
  the CRA/CCC Visioning study on <a href="http://www.relxlayer.org">Cross
  Layer Reliability</a>, March 2011
  <li>  <a
  href="http://ic.ese.upenn.edu/abstracts/trafficeng_ijrc2011.html">An NoC
  Traffic Compiler for Efficient FPGA Implementation of Sparse
  Graph-Oriented Workloads</a> in <a href="http://www.hindawi.com/journals/ijrc/"><i>IJRC</i></a>, March 2011.
  <li> <a
  href="http://ic.ese.upenn.edu/abstracts/pathfinder_noise_fpga2011.html">Timing-Driven
  Pathfinder Pathology and Remediation: Quantifying and Reducing Delay
  Noise in VPR-Pathfinder</a> 
    in <a href="http://www.isfpga.org"><i>FPGA</i></a> 2011.
    <li> <a
  href="http://ic.ese.upenn.edu/abstracts/nwarch_computer2011.html">
  Crystals and Snowflakes: Building Computation from Nanowire Crossbars
  </a> in <a href="http://www.computer.org/portal/web/computer/home"><i>IEEE
	Computer</i></a>, February 2011.

  <!--    <li> <a
  href="http://ic.ese.upenn.edu/abstracts/trafficengg_recosoc2010.html">An
  NoC Traffic Compiler for efficient FPGA implementation of Parallel Graph
  Applications</a> in <a
  href="http://www.lirmm.fr/recosoc2010/">ReCoSoC</a>, May 2010.


  <li> <a href="http://ic.ese.upenn.edu/abstracts/inversions_ietcdt2009.html">Inversion
  Schemes for Sublithographic Programmable Logic Arrays</a> in <i>IET
  Computers and Digital Techniques</i>, November 2009. 

<li> <a href="http://ic.ese.upenn.edu/abstracts/vmatch_fpt2009.html">VMATCH: Using Logical Variation to Counteract Physical Variation in Bottom-Up, Nanoscale Systems</a>
  in <i><a href="http://www.icfpt.org/">ICFPT</a></i> 2009

<li> <a href="http://ic.ese.upenn.edu/abstracts/matsolve_fpt2009.html">Parallelizing Sparse Matrix Solve for  SPICE Circuit Simulation using FPGAs</a>
  in <i><a href="http://www.icfpt.org/">ICFPT</a></i> 2009
<li> <a
  href="http://ic.ese.upenn.edu/abstracts/spice_fpl2009.html">Performance
  Comparison of Single-Precision SPICE Model-Evaluation on FPGA, GPU, Cell,
  and multi-core Processors</a> in <i><a  
  href="http://fpl2009.org/">FPL 2009</a></i>

<li> <a
  href="http://ic.ese.upenn.edu/abstracts/spice_fccm2009.html">Accelerating
  SPICE Model-Evaluation using FPGAs</a> in <i><a 
  href="http://www.fccm.org/">FCCM 2009</a></i>

  <li> <a
  href="http://ic.ese.upenn.edu/abstracts/fsd_trvlsi2009.html">Fault Secure
  Encoder and Decoder for NanoMemory Applications</a>, in <i>IEEE Tr. on VLSI
  Systems</i>, April 2009. 


<li> <a href="http://ic.ese.upenn.edu/abstracts/cya_fpga2009.html">Choose-Your-Own-Adventure Routing: Lightweight Load-Time Defect Avoidance</a>,
  in <a href="http://www.isfpga.org"><i>FPGA</i></a> 2009


<li> <a
  href="http://ic.ese.upenn.edu/abstracts/sataccum_trcomp2009.html">Pipelining Saturated Accumulation</a> in <i>IEEE Tr. on Computers</i>, February 2009


  <li> <a
  href="http://ic.ese.upenn.edu/abstracts/scrub_ndcs2008.html">The Case for Reconfigurable Components with Logic Scrubbing: 
Regular Hygiene Keeps Logic FIT (low)</a>, in <a
href="http://NDCS08.arces.unibo.it/">1st IEEE International Workshop on
Design and Test of Nano Devices, Circuits and Systems (NDCS)</a>,
Sept. 2008
  <li> <a
  href="http://ic.ese.upenn.edu/abstracts/fine_grained_rb_iop_nanotechnology2008.html">Fault-Tolerant
  Sub-lithographic Design with Rollback Recovery</a>, in IOP
  <i>Nanotechnology</i>, March 2008 
-->

<!--(full text available <a -->
<!--href="http://www.iop.org/EJ/abstract/0957-4484/19/11/115708">free from -->
<!--IOP site</a> through March 18, 2008)
-->
  <li> <a
  href="http://www.elsevier.com/wps/find/bookdescription.cws_home/713225/description">Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation</a>, edited book from Elsevier (available from <a href="http://www.amazon.com/Reconfigurable-Computing-Practice-FPGA-Based-Computation/dp/0123705223/ref=pd_bbs_sr_1?ie=UTF8&s=books&qid=1196267343&sr=8-1">amazon.com</a>)
<!--
   <li><a href="http://ic.ese.upenn.edu/abstracts/ft_memory_dft2007.html">Fault Secure Encoder and Decoder for Memory Applications</a> in <a
   href="http://www.dfts.org/">IEEE Defect and Fault Tolerance
   Symposium</a>, Sept. 2007  
   <li><a href="http://ic.ese.upenn.edu/abstracts/ft_nano_mem_nanonets2007.html">Fault Tolerant Nano-Memory with Fault Secure Encoder and Decoder</a>
 in <a href="http://www.nanonets.org/">International Conference on
 Nano-Networks</a>, Sept. 2007 

  <li> <a
  href="http://ic.ese.upenn.edu/abstracts/fpaccum_arith2007.html">Optimistic Parallelization of Floating-Point Accumulation</a> in <i><a href="http://www.lirmm.fr/arith18/">Arith18</a></i>, June 2007 

<li><a
href="http://ic.ese.upenn.edu/abstracts/nanopla3d_nanonets2006.html">3D
Nanowire-Based Programmable Logic</a> in <i>Nanonets 2006</i> (<b>Best Paper</b>)

<li> <a href="http://ic.ese.upenn.edu/abstracts/radial_nwaddr_jetc2006.html">Radial Addressing
of Nanowires</a> in <i>ACM Journal on Emerging Technologies in Computing
Systems (JETC)</i>, April 2006.

<li><a href="http://ic.ese.upenn.edu/abstracts/score_jmm2006.html">
Stream Computations Organized for Reconfigurable Execution</a> in 
<i>Journal of Microprocessors and Microsystems</i>, September 2006.

<li> <a href="http://ic.ese.upenn.edu/abstracts/fastroute_jmm2006.html">Stochastic Spatial Routing for Reconfigurable Networks</a>
in
<i>Journal of Microprocessors and Microsystems</i>, September 2006.


<li> <a href="http://ic.ese.upenn.edu/abstracts/graphstep_fccm2006.html">GraphStep: A System Architecture for Sparse-Graph Algorithms</a> in <i><a
href="http://www.fccm.org/">FCCM 2006</a></i>

<li><a href="http://ic.ese.upenn.edu/abstracts/ps_tm_networks_fccm2006.html">Packet-Switched vs. Time-Multiplexed FPGA Overlay Networks</a> in <i><a
href="http://www.fccm.org/">FCCM 2006</a></i>
  <li><a
  href="http://ic.ese.upenn.edu/abstracts/satpart_aspdac2006.html">SAT-Based
  Optimal Hypergraph Partitioning with Replication</a> in <i>ASPDAC
  2006</i>
  <li><a
  href="http://ic.ese.upenn.edu/abstracts/sataccum_fpt2005.html">Pipelining Saturated Accumulation</a> in <i>ICFPT 2005</i>
  <li> <a
href="http://ic.ese.upenn.edu/abstracts/acorrect_tnano2005.html">Deterministic
Addressing of Nanoscale Devices Assembled at Sublithographic Pitches</a> in
<i>IEEE Tr. Nanotechnology</i>, Nov. 2005
  <li> <a
href="http://ic.ese.upenn.edu/abstracts/nanowirebased_jetc2005.html">Nanowire-Based
Programmable Architectures</a> in <i>ACM Journal on
  Emerging Technologies in Computing Systems</i>, July 2005

  <li> <a
href="http://ic.ese.upenn.edu/abstracts/seven_strategies_ieeedt2005.html">Seven
Strategies for Tolerating Highly Defective Fabrication</a> in <i>IEEE Design
and Test of Computers</i>, July-August 2005. 
  <li><a
href="http://ic.ese.upenn.edu/abstracts/nanomem_tnano2005.html">
Non-Photolithographic Nanoscale Memory Density Prospects</a> in <i>IEEE
Tr. Nanotechnology</i>, March 2005

  <li><a
  href="http://ic.ese.upenn.edu/abstracts/smvm_fpga2005.html">
Floating-Point Sparse Matrix-Vector Multiply for FPGAs
</a> in <i>FPGA 2005</i>
  <li><a
  href="http://ic.ese.upenn.edu/abstracts/llnsd_nanobook2004.html">Law of Large Numbers System Design</a> in <i>Nano, Quantum and Molecular
  Computing: Implications to High Level Design and Validation</i> (Kluwer,
  June 2004)


  <li><a
  href="http://ic.ese.upenn.edu/abstracts/xpoint_defect_fpt2004.html">A Greedy Algorithm for Tolerating Defective Crosspoints in NanoPLA Design 
</a> in <i>ICFPT 2004</i>
  <li><a
  href="http://ic.ese.upenn.edu/abstracts/mesh_vs_tree_trvlsi2004.html">Unifying Mesh- and Tree-Based Programmable Interconnect</a> in IEEE Tr. on VLSI Systems, October 2004.
  <li><a
  href="http://ic.ese.upenn.edu/abstracts/mot_trvlsi2004.html">Design of FPGA Interconnect for Multilevel Metalization</a> in IEEE Tr. on VLSI Systems, October 2004.
  <li> <a
  href="http://ic.ese.upenn.edu/abstracts/despat_fccm2004.html">Design Patterns for Reconfigurable Computing</a> in <i>FCCM 2004</i>
  <li><a
  href="http://ic.ese.upenn.edu/abstracts/nanopla_fpga2004.html">
    Nanowire-Based Sublithographic Programmable Logic Arrays
   </a> in <i>FPGA 2004</i>
  <li><a
href="http://ic.ese.upenn.edu/abstracts/nanodecode_tnano2003.html">Stochastic Assembly of Sublithographic Nanoscale Interfaces</a> in IEEE
Tr. Nanotechnology, September 2003
  <li><a
  href="http://ic.ese.upenn.edu/abstracts/sublitho_hotchips2003.html">Sub-lithographic
  Semiconductor Computing Systems</a> at <i>Hot Chips 2003</i>

  <li><a
href="http://ic.ese.upenn.edu/abstracts/nanoarray_tnano2003.html">Array-Based
Architecture for FET-Based, Nanoscale Electronics</a> in IEEE
Tr. Nanotechnology, March 2003



  <li>
   <a
  href="http://ic.ese.upenn.edu/abstracts/fastroute_fpga2003.html">Stochastic, Spatial Routing for  Hypergraphs, Trees, and Meshes</a> in <i>FPGA 2003</i>
  <li>
   <a
  href="http://ic.ese.upenn.edu/abstracts/hwassistsa_fpga2003.html">Hardware-Assisted Simulated Annealing with Application for Fast FPGA
Placement</a> in <i>FPGA 2003</i>
  <li>
   <a
  href="http://ic.ese.upenn.edu/abstracts/mot_fpga2003.html">Design of FPGA Interconnect for Multilevel Metalization</a> in <i>FPGA 2003</i>

  <li> <a
  href="http://ic.ese.upenn.edu/abstracts/tutorial_iccad2002.html">Molecular Electronics: Devices, Systems and Tools for Gigagate,
  Gigabit Chips</a> in <i>ICCAD 2002</i>


  <li><a href="http://brass.cs.berkeley.edu/documents/fpga02_sched.html">
Analysis of QuasiStatic Scheduling Techniques in a Virtualized Reconfigurable
Machine</a> in <i>FPGA 2002</i> 

  <li><a href="http://ic.ese.upenn.edu/abstracts/rentsw_slip01.html">
Rent's Rule Based Switching Requirements</a> in <i>SLIP 2001</i>
  <li> <a href="http://www.cs.berkeley.edu/projects/brass/documents/score_fpl2000.html">Stream Computations Organized for Reconfigurable Execution (SCORE): Extended Abstract</a>
in <i>FPL 2000</i>
  <li> <a href="http://ic.ese.upenn.edu/abstracts/fold_spaa2000.html">Compact, Multilayer Layout for Butterfly Fat-Tree</a>
in <i>SPAAA 2000</i>

  <li> <a href="http://www.computer.org/computer/co2000/r4041abs.htm">
The Density Advantage of Configurable Computing</a> in <i>IEEE Computer</i>
special issue on Configurable Computing

-->

<li> For earlier publications, <a href="papers.html"><b>see longer list</b></a>.


</ul>


<p>
<hr>
<h2>Courses</h2>




<b>Current</b>

<ul>

 <li> <a href="http://www.seas.upenn.edu/~ese535/">ESE535: Electronic Design
  Automation</a> 

  <li> <a href="http://www.seas.upenn.edu/~ese250/">ESE250: Digital Audio
  Basics</a>

</ul>



<b>Past</b>
<ul>
  <li> <a href="http://www.seas.upenn.edu/~ese370/">ESE370: Circuit-Level
  Modeling, Design, and Optimization for Digital Systems</a>, (Penn, Fall
  2010, 2011, 2012)
    <li>  <a href="http://www.seas.upenn.edu/~ese534/">ESE534: Computer
  Organization</a>, (Penn, Spring 2010, 2012)
  <li> <a href="http://www.seas.upenn.edu/~ese250/">ESE250: Digital Audio
  Basics</a>, (Penn, Fall 2009) 
 <li> <a href="http://www.seas.upenn.edu/~ese535/">ESE535: Electronic Design
  Automation</a> (Penn, Spring 2008, 2009, 2011)
  <li> see <a href="courses.html">longer list</a> for earlier courses
</ul>

<hr>
  
<h2>Writing</h2>

<ul>
<li> <a href="papers.html">Unified publication list</a>
<li> Selected Themes: 
<ul>
  <li>
<a
href="http://www.seas.upenn.edu/~andre/sublithographic.html">Molecular-scale/Sublithographic
Architecture</a>
  <li> 
<a
href="http://www.seas.upenn.edu/~andre/interconnect.html">Interconnect</a>
  <li> 
<a
href="http://www.seas.upenn.edu/~andre/compute_models.html">Compute Models
and Design Patterns</a>

<!--
  <li> 
<a 
 href="http://www.cs.berkeley.edu/~amd/reconfigurable_processors.html">Reconfigurable Processors</a>
-->

  <li>
<a
href="http://ic.ese.upenn.edu/transit/matrix_documents.html">MATRIX</a>
  <li> 
<a
href="http://ic.ese.upenn.edu/transit/dpga_prototype_documents.html">DPGA</a>
</ul>

<li> <a href="theses.html">Theses</a>
<li> <a href="general/index.html">Assorted advice, reflections, recommended
reading</a> 
</ul>
<p>
<hr>
<H2>Academic History</H2>
<UL>
  <li><a href="http://www.caltech.edu/">CALTECH</a> Assistant Professor of
  Computer Science 1999--2006
  <li><a href="http://www.berkeley.edu/">UCB</a> Postdoc 1996-1999
  <li> <a href="http://web.mit.edu">MIT</a> <a
  href="http://www.cs.caltech.edu/~andre/abstracts/dehon_sb.html">SB '90</a>, <a
  href="http://www.cs.caltech.edu/~andre/abstracts/dehon_sm.html">SM '93</a>, <a
  href="http://www.cs.caltech.edu/~andre/abstracts/dehon_phd.html">PhD
  '96</a> 
<!--[<a href="http://www.ai.mit.edu/people/andre/andre.html">MIT home page</a>]-->
  <li> <a href="http://www.lsmsa.edu">LSMSA</a> '86  
          <a href="http://www.lsmsaaa.org">[Alumni]</a>
</UL>



<p>  
<hr>

Andr&eacute DeHon &lt;andre@acm.org&gt; <br>
Electrical and Systems Engineering<br>
University of Pennsylvania<br>
200 S. 33rd Street<br>
Philadelphia, PA 19104<br>
<a href="andre_gpg_public_dec2009.asc">GPG Key</a>
<p>
<hr>
