# Sequential-Safety-Interlock
Gate-level Verilog implementation of an asynchronous sequential interlock enforcing a safety-critical two-step startup protocol.
