// Seed: 3735798978
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_1 = -1'h0;
  assign id_4 = 1;
  assign id_1 = (-1'b0);
endmodule
module module_1 (
    input wor id_0,
    id_8,
    input tri1 id_1,
    output supply0 id_2,
    input tri1 id_3,
    output tri id_4,
    input wand id_5,
    input wand id_6
);
  wire id_9 = id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9
  );
  wire id_10;
  assign id_2 = id_1#(.id_3(id_5 == id_6)) <-> id_5;
  assign id_2 = -1;
endmodule
