<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Introduction to DFT | DFT Blog</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <div class="header">
        <div class="header-content">
            <h1><a href="index.html">ğŸ”§ DFT Blog</a></h1>
            <div class="nav-links">
                <a href="index.html">Home</a>
                <a href="03_Verilog_for_DFT.html">â† Prev</a>
                <a href="05_Scan_Chains.html">Next â†’</a>
            </div>
        </div>
    </div>
    
    <div class="container">
        <div class="article-header">
            <span class="article-number">Part 4 of 11</span>
            <h1>Introduction to DFT</h1>
            <p class="subtitle">Why we need Design for Testability</p>
            <p class="author">By <strong>Praveen Kumar Vagala</strong></p>
        </div>

        <h2>The Problem</h2>
        <p>You've designed a chip with millions of flip-flops. How do you know each one works?</p>

<div class="diagram">â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                         â”‚
â”‚     â”Œâ”€â”€â”€â”     â”Œâ”€â”€â”€â”     â”Œâ”€â”€â”€â”          â”‚
â”‚     â”‚FF â”‚â”€â”€â”€â”€â–ºâ”‚FF â”‚â”€â”€â”€â”€â–ºâ”‚FF â”‚          â”‚
â”‚     â””â”€â”€â”€â”˜     â””â”€â”€â”€â”˜     â””â”€â”€â”€â”˜          â”‚
â”‚       â†‘  Logic  â†‘  Logic  â†‘            â”‚
â”‚       â”‚         â”‚         â”‚            â”‚
â”‚     Buried deep inside - can't access! â”‚
â”‚                                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜</div>

        <p><strong>Without DFT:</strong></p>
        <ul>
            <li>Can't directly set internal flip-flop values</li>
            <li>Can't directly observe internal flip-flop values</li>
            <li>Need complex functional patterns to test</li>
            <li>Low fault coverage</li>
            <li>Expensive testing</li>
        </ul>

        <h2>The Solution: DFT</h2>
        <p><strong>DFT = Design for Testability</strong></p>
        <p>Add special circuitry to make testing easy.</p>

<div class="diagram">â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                         â”‚
â”‚  SIâ”€â”€â–ºâ”Œâ”€â”€â”€â”â”€â”€â”€â”€â–ºâ”Œâ”€â”€â”€â”â”€â”€â”€â”€â–ºâ”Œâ”€â”€â”€â”â”€â”€â–ºSO   â”‚
â”‚       â”‚SFFâ”‚     â”‚SFFâ”‚     â”‚SFFâ”‚        â”‚
â”‚       â””â”€â”€â”€â”˜     â””â”€â”€â”€â”˜     â””â”€â”€â”€â”˜        â”‚
â”‚                                         â”‚
â”‚  All flip-flops connected in a chain!  â”‚
â”‚  Can shift in any pattern, observe any â”‚
â”‚  value.                                 â”‚
â”‚                                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜</div>

        <p><strong>With DFT:</strong></p>
        <ul>
            <li>Direct access to all flip-flops via scan chains</li>
            <li>Simple shift-capture-shift testing</li>
            <li>High fault coverage (>98%)</li>
            <li>Automated pattern generation (ATPG)</li>
        </ul>

        <h2>Key DFT Concepts</h2>

        <h3>Controllability</h3>
        <p><strong>How easy is it to set a node to 0 or 1?</strong></p>

<div class="diagram">Easy to control:
  Input Pin â”€â”€â–º Node     (directly connected)

Hard to control:
  A â”€â”€â”¬â”€â”€ANDâ”€â”€â”¬â”€â”€ANDâ”€â”€â”¬â”€â”€ANDâ”€â”€ Deep_Node
      â”‚       â”‚       â”‚
  B â”€â”€â”˜   C â”€â”€â”˜   D â”€â”€â”˜
  
  Need A=B=C=D=1 just to set Deep_Node=1!</div>

        <h3>Observability</h3>
        <p><strong>How easy is it to see a node's value at outputs?</strong></p>

<div class="diagram">Easy to observe:
  Node â”€â”€â–º Output Pin    (directly connected)

Hard to observe:
  Deep_Node â”€â”€ANDâ”€â”€ANDâ”€â”€ANDâ”€â”€ Output
             (many gates to propagate through)</div>

        <h3>Testability = Controllability + Observability</h3>
        <p>DFT improves both by adding scan chains and test points.</p>

        <h2>Types of DFT</h2>
        <table>
            <tr><th>Technique</th><th>What It Does</th></tr>
            <tr><td><strong>Scan</strong></td><td>Connects all FFs into shift registers</td></tr>
            <tr><td><strong>ATPG</strong></td><td>Auto-generates test patterns</td></tr>
            <tr><td><strong>BIST</strong></td><td>Chip tests itself</td></tr>
            <tr><td><strong>JTAG</strong></td><td>Standard debug/test interface</td></tr>
            <tr><td><strong>Compression</strong></td><td>Reduces test data volume</td></tr>
        </table>

        <h2>ASIC Design Flow with DFT</h2>

<div class="diagram">â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                          â”‚
â”‚  Specification                           â”‚
â”‚       â”‚                                  â”‚
â”‚       â–¼                                  â”‚
â”‚  RTL Design (Verilog)                    â”‚
â”‚       â”‚                                  â”‚
â”‚       â–¼                                  â”‚
â”‚  Synthesis â”€â”€â–º Gate-Level Netlist        â”‚
â”‚       â”‚                                  â”‚
â”‚       â–¼                                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                     â”‚
â”‚  â”‚  DFT Insertion  â”‚ â† Scan chains added â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜                     â”‚
â”‚           â”‚                              â”‚
â”‚           â–¼                              â”‚
â”‚  DFT Netlist + Scan Protocol             â”‚
â”‚       â”‚                                  â”‚
â”‚       â–¼                                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                     â”‚
â”‚  â”‚     ATPG        â”‚ â† Patterns created  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜                     â”‚
â”‚           â”‚                              â”‚
â”‚           â–¼                              â”‚
â”‚  Test Patterns (.stil)                   â”‚
â”‚       â”‚                                  â”‚
â”‚       â–¼                                  â”‚
â”‚  Place & Route                           â”‚
â”‚       â”‚                                  â”‚
â”‚       â–¼                                  â”‚
â”‚  Fabrication                             â”‚
â”‚       â”‚                                  â”‚
â”‚       â–¼                                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                     â”‚
â”‚  â”‚  ATE Testing    â”‚ â† Patterns applied  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                     â”‚
â”‚                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜</div>

        <h2>Cost of Testing</h2>
        <p>Testing is expensive! Typically 30-50% of chip manufacturing cost.</p>

        <table>
            <tr><th>Factor</th><th>Impact</th></tr>
            <tr><td>Test time</td><td>More patterns = more time = more cost</td></tr>
            <tr><td>ATE equipment</td><td>$1M-10M per tester</td></tr>
            <tr><td>Test escapes</td><td>Defective chip reaches customer = $$$$</td></tr>
        </table>

        <p><strong>DFT pays for itself</strong> by:</p>
        <ul>
            <li>Reducing test time (compression)</li>
            <li>Increasing coverage (fewer escapes)</li>
            <li>Enabling automated pattern generation</li>
        </ul>

        <div class="summary">
            <h3>Summary</h3>
            <ol>
                <li><strong>DFT</strong> makes chips testable by adding scan chains</li>
                <li><strong>Controllability</strong> = ability to set values</li>
                <li><strong>Observability</strong> = ability to see values</li>
                <li><strong>ATPG</strong> generates patterns automatically</li>
                <li><strong>Goal:</strong> >98% fault coverage</li>
            </ol>
        </div>

        <div class="nav-buttons">
            <a href="03_Verilog_for_DFT.html" class="nav-btn prev">Verilog for DFT</a>
            <a href="05_Scan_Chains.html" class="nav-btn next">Scan Chains</a>
        </div>
    </div>
    
    <div class="footer">
        <p>DFT Engineering Blog Series | Part 4 of 11</p>
    </div>
</body>
</html>
