
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Aperture/Git/iprepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 179088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1519.312 ; gain = 95.383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ResNet_0_5' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_ResNet_0_5/synth/design_1_ResNet_0_5.v:59]
INFO: [Synth 8-6157] synthesizing module 'ResNet' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:12]
	Parameter ap_ST_fsm_state1 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state13 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state14 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state17 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state18 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state24 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state25 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state26 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state27 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state28 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state29 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state30 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state31 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 124'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 124'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 124'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 124'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 124'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 124'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 124'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 124'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 124'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 124'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 124'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 124'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 124'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 124'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 124'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 124'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 124'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 124'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 124'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 124'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 124'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 124'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 124'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 124'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 124'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 124'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 124'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 124'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 124'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 124'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 124'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 124'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 124'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 124'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 124'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 124'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 124'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 124'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 124'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 124'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 124'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 124'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 124'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 124'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 124'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 124'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 124'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 124'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 124'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 124'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 124'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 124'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 124'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 124'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 124'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 124'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 124'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 124'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 124'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 124'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 124'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 124'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IMG_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IMG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IMG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IMG_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IMG_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IMG_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IMG_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IMG_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IMG_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_IMG_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_IMG_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS32_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS32_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS32_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS32_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS32_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS32_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS32_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS32_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS32_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS32_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS32_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_IMG_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_BUS32_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:397]
INFO: [Synth 8-6157] synthesizing module 'ResNet_conv1_weigwdI' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:248]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 864 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResNet_conv1_weigwdI_rom' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 864 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:63]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:64]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:65]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:66]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:67]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:68]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:69]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:70]
INFO: [Synth 8-3876] $readmem data file './ResNet_conv1_weigwdI_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:73]
INFO: [Synth 8-3876] $readmem data file './ResNet_conv1_weigwdI_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:74]
INFO: [Synth 8-3876] $readmem data file './ResNet_conv1_weigwdI_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:75]
INFO: [Synth 8-3876] $readmem data file './ResNet_conv1_weigwdI_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:76]
INFO: [Synth 8-3876] $readmem data file './ResNet_conv1_weigwdI_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:77]
INFO: [Synth 8-3876] $readmem data file './ResNet_conv1_weigwdI_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:78]
INFO: [Synth 8-3876] $readmem data file './ResNet_conv1_weigwdI_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:79]
INFO: [Synth 8-3876] $readmem data file './ResNet_conv1_weigwdI_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:80]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_conv1_weigwdI_rom' (1#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_conv1_weigwdI' (2#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v:248]
INFO: [Synth 8-6157] synthesizing module 'ResNet_fm_buf_V_0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_fm_buf_V_0.v:53]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResNet_fm_buf_V_0_ram' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_fm_buf_V_0.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_fm_buf_V_0.v:23]
INFO: [Synth 8-3876] $readmem data file './ResNet_fm_buf_V_0_ram.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_fm_buf_V_0.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_fm_buf_V_0_ram' (3#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_fm_buf_V_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_fm_buf_V_0' (4#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_fm_buf_V_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ResNet_fm_buf_V_16' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_fm_buf_V_16.v:49]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResNet_fm_buf_V_16_ram' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_fm_buf_V_16.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_fm_buf_V_16.v:21]
INFO: [Synth 8-3876] $readmem data file './ResNet_fm_buf_V_16_ram.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_fm_buf_V_16.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_fm_buf_V_16_ram' (5#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_fm_buf_V_16.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_fm_buf_V_16' (6#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_fm_buf_V_16.v:49]
INFO: [Synth 8-6157] synthesizing module 'ResNet_input_buf_xdS' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_input_buf_xdS.v:51]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResNet_input_buf_xdS_ram' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_input_buf_xdS.v:6]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_input_buf_xdS.v:22]
INFO: [Synth 8-3876] $readmem data file './ResNet_input_buf_xdS_ram.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_input_buf_xdS.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_input_buf_xdS_ram' (7#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_input_buf_xdS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_input_buf_xdS' (8#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_input_buf_xdS.v:51]
INFO: [Synth 8-6157] synthesizing module 'ResNet_out_buf0_V_0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_out_buf0_V_0.v:40]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResNet_out_buf0_V_0_ram' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_out_buf0_V_0.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_out_buf0_V_0.v:19]
INFO: [Synth 8-3876] $readmem data file './ResNet_out_buf0_V_0_ram.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_out_buf0_V_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_out_buf0_V_0_ram' (9#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_out_buf0_V_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_out_buf0_V_0' (10#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_out_buf0_V_0.v:40]
INFO: [Synth 8-6157] synthesizing module 'ResNet_AXILiteS_s_axi' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_IMAGE_THERMO_V_DATA_0 bound to: 5'b10000 
	Parameter ADDR_IMAGE_THERMO_V_CTRL bound to: 5'b10100 
	Parameter ADDR_RESULT_DATA_0 bound to: 5'b11000 
	Parameter ADDR_RESULT_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_AXILiteS_s_axi.v:198]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_AXILiteS_s_axi' (11#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'ResNet_IMG_m_axi' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResNet_IMG_m_axi_throttl' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_IMG_m_axi_throttl' (12#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'ResNet_IMG_m_axi_write' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'ResNet_IMG_m_axi_fifo' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_IMG_m_axi_fifo' (13#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'ResNet_IMG_m_axi_decoder' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_IMG_m_axi_decoder' (14#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'ResNet_IMG_m_axi_reg_slice' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_IMG_m_axi_reg_slice' (15#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'ResNet_IMG_m_axi_fifo__parameterized0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_IMG_m_axi_fifo__parameterized0' (15#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'ResNet_IMG_m_axi_buffer' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_IMG_m_axi_buffer' (16#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'ResNet_IMG_m_axi_fifo__parameterized1' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_IMG_m_axi_fifo__parameterized1' (16#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'ResNet_IMG_m_axi_fifo__parameterized2' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_IMG_m_axi_fifo__parameterized2' (16#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_IMG_m_axi_write' (17#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'ResNet_IMG_m_axi_read' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'ResNet_IMG_m_axi_buffer__parameterized0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_IMG_m_axi_buffer__parameterized0' (17#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'ResNet_IMG_m_axi_reg_slice__parameterized0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_IMG_m_axi_reg_slice__parameterized0' (17#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_IMG_m_axi_read' (18#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_IMG_m_axi' (19#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'ResNet_BUS32_m_axi' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResNet_BUS32_m_axi_throttl' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_BUS32_m_axi_throttl' (20#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'ResNet_BUS32_m_axi_write' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'ResNet_BUS32_m_axi_fifo' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_BUS32_m_axi_fifo' (21#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'ResNet_BUS32_m_axi_reg_slice' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_BUS32_m_axi_reg_slice' (22#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'ResNet_BUS32_m_axi_fifo__parameterized0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_BUS32_m_axi_fifo__parameterized0' (22#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'ResNet_BUS32_m_axi_buffer' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_BUS32_m_axi_buffer' (23#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'ResNet_BUS32_m_axi_fifo__parameterized1' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_BUS32_m_axi_fifo__parameterized1' (23#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'ResNet_BUS32_m_axi_fifo__parameterized2' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_BUS32_m_axi_fifo__parameterized2' (23#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_BUS32_m_axi_write' (24#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'ResNet_BUS32_m_axi_read' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'ResNet_BUS32_m_axi_buffer__parameterized0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_BUS32_m_axi_buffer__parameterized0' (24#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'ResNet_BUS32_m_axi_reg_slice__parameterized0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_BUS32_m_axi_reg_slice__parameterized0' (24#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_BUS32_m_axi_read' (25#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_BUS32_m_axi' (26#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'ResNet_image_buf_Ee0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_image_buf_Ee0.v:48]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResNet_image_buf_Ee0_ram' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_image_buf_Ee0.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_image_buf_Ee0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_image_buf_Ee0_ram' (27#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_image_buf_Ee0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_image_buf_Ee0' (28#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_image_buf_Ee0.v:48]
INFO: [Synth 8-6157] synthesizing module 'ResNet_conv1_out_0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_out_0.v:37]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResNet_conv1_out_0_ram' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_out_0.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_out_0.v:19]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_conv1_out_0_ram' (29#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_out_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_conv1_out_0' (30#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_out_0.v:37]
INFO: [Synth 8-6157] synthesizing module 'ResNet_conv1_out_4' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_out_4.v:46]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResNet_conv1_out_4_ram' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_out_4.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_out_4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_conv1_out_4_ram' (31#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_out_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_conv1_out_4' (32#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_out_4.v:46]
INFO: [Synth 8-6157] synthesizing module 'ResNet_conv1_weigKfY' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigKfY.v:48]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResNet_conv1_weigKfY_ram' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigKfY.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigKfY.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_conv1_weigKfY_ram' (33#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigKfY.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_conv1_weigKfY' (34#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigKfY.v:48]
INFO: [Synth 8-6157] synthesizing module 'pgconv64s2_32u_s' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state20 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:264]
INFO: [Synth 8-6157] synthesizing module 'compute_engine_64' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64.v:40]
INFO: [Synth 8-6157] synthesizing module 'compute_engine_64eOg' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:248]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compute_engine_64eOg_rom' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:6]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:63]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:64]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:65]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:66]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:67]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:68]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:69]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:70]
INFO: [Synth 8-3876] $readmem data file './compute_engine_64eOg_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:73]
INFO: [Synth 8-3876] $readmem data file './compute_engine_64eOg_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:74]
INFO: [Synth 8-3876] $readmem data file './compute_engine_64eOg_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:75]
INFO: [Synth 8-3876] $readmem data file './compute_engine_64eOg_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:76]
INFO: [Synth 8-3876] $readmem data file './compute_engine_64eOg_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:77]
INFO: [Synth 8-3876] $readmem data file './compute_engine_64eOg_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:78]
INFO: [Synth 8-3876] $readmem data file './compute_engine_64eOg_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:79]
INFO: [Synth 8-3876] $readmem data file './compute_engine_64eOg_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:80]
INFO: [Synth 8-6155] done synthesizing module 'compute_engine_64eOg_rom' (35#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'compute_engine_64eOg' (36#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v:248]
INFO: [Synth 8-6155] done synthesizing module 'compute_engine_64' (37#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/relu.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/relu.v:160]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/relu.v:162]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/relu.v:196]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/relu.v:212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/relu.v:214]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/relu.v:216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/relu.v:218]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/relu.v:220]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/relu.v:222]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/relu.v:224]
INFO: [Synth 8-6155] done synthesizing module 'relu' (38#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/relu.v:10]
INFO: [Synth 8-6157] synthesizing module 'sum_engine' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/sum_engine.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sum_engine' (39#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/sum_engine.v:10]
INFO: [Synth 8-6157] synthesizing module 'batch_norm' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/batch_norm.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/batch_norm.v:39]
INFO: [Synth 8-6155] done synthesizing module 'batch_norm' (40#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/batch_norm.v:10]
INFO: [Synth 8-6157] synthesizing module 'ResNet_mux_646_64fYi' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_646_64fYi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter din4_WIDTH bound to: 64 - type: integer 
	Parameter din5_WIDTH bound to: 64 - type: integer 
	Parameter din6_WIDTH bound to: 64 - type: integer 
	Parameter din7_WIDTH bound to: 64 - type: integer 
	Parameter din8_WIDTH bound to: 64 - type: integer 
	Parameter din9_WIDTH bound to: 64 - type: integer 
	Parameter din10_WIDTH bound to: 64 - type: integer 
	Parameter din11_WIDTH bound to: 64 - type: integer 
	Parameter din12_WIDTH bound to: 64 - type: integer 
	Parameter din13_WIDTH bound to: 64 - type: integer 
	Parameter din14_WIDTH bound to: 64 - type: integer 
	Parameter din15_WIDTH bound to: 64 - type: integer 
	Parameter din16_WIDTH bound to: 64 - type: integer 
	Parameter din17_WIDTH bound to: 64 - type: integer 
	Parameter din18_WIDTH bound to: 64 - type: integer 
	Parameter din19_WIDTH bound to: 64 - type: integer 
	Parameter din20_WIDTH bound to: 64 - type: integer 
	Parameter din21_WIDTH bound to: 64 - type: integer 
	Parameter din22_WIDTH bound to: 64 - type: integer 
	Parameter din23_WIDTH bound to: 64 - type: integer 
	Parameter din24_WIDTH bound to: 64 - type: integer 
	Parameter din25_WIDTH bound to: 64 - type: integer 
	Parameter din26_WIDTH bound to: 64 - type: integer 
	Parameter din27_WIDTH bound to: 64 - type: integer 
	Parameter din28_WIDTH bound to: 64 - type: integer 
	Parameter din29_WIDTH bound to: 64 - type: integer 
	Parameter din30_WIDTH bound to: 64 - type: integer 
	Parameter din31_WIDTH bound to: 64 - type: integer 
	Parameter din32_WIDTH bound to: 64 - type: integer 
	Parameter din33_WIDTH bound to: 64 - type: integer 
	Parameter din34_WIDTH bound to: 64 - type: integer 
	Parameter din35_WIDTH bound to: 64 - type: integer 
	Parameter din36_WIDTH bound to: 64 - type: integer 
	Parameter din37_WIDTH bound to: 64 - type: integer 
	Parameter din38_WIDTH bound to: 64 - type: integer 
	Parameter din39_WIDTH bound to: 64 - type: integer 
	Parameter din40_WIDTH bound to: 64 - type: integer 
	Parameter din41_WIDTH bound to: 64 - type: integer 
	Parameter din42_WIDTH bound to: 64 - type: integer 
	Parameter din43_WIDTH bound to: 64 - type: integer 
	Parameter din44_WIDTH bound to: 64 - type: integer 
	Parameter din45_WIDTH bound to: 64 - type: integer 
	Parameter din46_WIDTH bound to: 64 - type: integer 
	Parameter din47_WIDTH bound to: 64 - type: integer 
	Parameter din48_WIDTH bound to: 64 - type: integer 
	Parameter din49_WIDTH bound to: 64 - type: integer 
	Parameter din50_WIDTH bound to: 64 - type: integer 
	Parameter din51_WIDTH bound to: 64 - type: integer 
	Parameter din52_WIDTH bound to: 64 - type: integer 
	Parameter din53_WIDTH bound to: 64 - type: integer 
	Parameter din54_WIDTH bound to: 64 - type: integer 
	Parameter din55_WIDTH bound to: 64 - type: integer 
	Parameter din56_WIDTH bound to: 64 - type: integer 
	Parameter din57_WIDTH bound to: 64 - type: integer 
	Parameter din58_WIDTH bound to: 64 - type: integer 
	Parameter din59_WIDTH bound to: 64 - type: integer 
	Parameter din60_WIDTH bound to: 64 - type: integer 
	Parameter din61_WIDTH bound to: 64 - type: integer 
	Parameter din62_WIDTH bound to: 64 - type: integer 
	Parameter din63_WIDTH bound to: 64 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_mux_646_64fYi' (41#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_646_64fYi.v:8]
INFO: [Synth 8-6157] synthesizing module 'ResNet_mux_42_64_g8j' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_42_64_g8j.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_mux_42_64_g8j' (42#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_42_64_g8j.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9660]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9682]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9684]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9702]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9948]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9952]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9956]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9958]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9960]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9962]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9964]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9966]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9970]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9974]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9978]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9986]
INFO: [Synth 8-6155] done synthesizing module 'pgconv64s2_32u_s' (43#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'biconv16' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state15 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:616]
INFO: [Synth 8-6157] synthesizing module 'compute_engine_16' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_16.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_16.v:40]
INFO: [Synth 8-6157] synthesizing module 'compute_engine_16bkb' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_16bkb.v:80]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compute_engine_16bkb_rom' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_16bkb.v:6]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_16bkb.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_16bkb.v:28]
INFO: [Synth 8-3876] $readmem data file './compute_engine_16bkb_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_16bkb.v:31]
INFO: [Synth 8-3876] $readmem data file './compute_engine_16bkb_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_16bkb.v:32]
INFO: [Synth 8-6155] done synthesizing module 'compute_engine_16bkb_rom' (44#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_16bkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'compute_engine_16bkb' (45#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_16bkb.v:80]
INFO: [Synth 8-6155] done synthesizing module 'compute_engine_16' (46#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_16.v:10]
INFO: [Synth 8-6157] synthesizing module 'ResNet_mux_63_16_cud' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_63_16_cud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_mux_63_16_cud' (47#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_63_16_cud.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:6557]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:6559]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:6561]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:6563]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:6565]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:6567]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:6569]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:6571]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:6573]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:6575]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:6577]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:6579]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:6581]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:6583]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:6585]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:6587]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'biconv16' (48#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:10]
INFO: [Synth 8-6157] synthesizing module 'fill_fm_buf_bn_64u_s' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:1238]
INFO: [Synth 8-6157] synthesizing module 'ResNet_mux_42_11_hbi' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_42_11_hbi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_mux_42_11_hbi' (49#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_42_11_hbi.v:8]
INFO: [Synth 8-6157] synthesizing module 'ResNet_mux_646_11ibs' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_646_11ibs.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter din5_WIDTH bound to: 11 - type: integer 
	Parameter din6_WIDTH bound to: 11 - type: integer 
	Parameter din7_WIDTH bound to: 11 - type: integer 
	Parameter din8_WIDTH bound to: 11 - type: integer 
	Parameter din9_WIDTH bound to: 11 - type: integer 
	Parameter din10_WIDTH bound to: 11 - type: integer 
	Parameter din11_WIDTH bound to: 11 - type: integer 
	Parameter din12_WIDTH bound to: 11 - type: integer 
	Parameter din13_WIDTH bound to: 11 - type: integer 
	Parameter din14_WIDTH bound to: 11 - type: integer 
	Parameter din15_WIDTH bound to: 11 - type: integer 
	Parameter din16_WIDTH bound to: 11 - type: integer 
	Parameter din17_WIDTH bound to: 11 - type: integer 
	Parameter din18_WIDTH bound to: 11 - type: integer 
	Parameter din19_WIDTH bound to: 11 - type: integer 
	Parameter din20_WIDTH bound to: 11 - type: integer 
	Parameter din21_WIDTH bound to: 11 - type: integer 
	Parameter din22_WIDTH bound to: 11 - type: integer 
	Parameter din23_WIDTH bound to: 11 - type: integer 
	Parameter din24_WIDTH bound to: 11 - type: integer 
	Parameter din25_WIDTH bound to: 11 - type: integer 
	Parameter din26_WIDTH bound to: 11 - type: integer 
	Parameter din27_WIDTH bound to: 11 - type: integer 
	Parameter din28_WIDTH bound to: 11 - type: integer 
	Parameter din29_WIDTH bound to: 11 - type: integer 
	Parameter din30_WIDTH bound to: 11 - type: integer 
	Parameter din31_WIDTH bound to: 11 - type: integer 
	Parameter din32_WIDTH bound to: 11 - type: integer 
	Parameter din33_WIDTH bound to: 11 - type: integer 
	Parameter din34_WIDTH bound to: 11 - type: integer 
	Parameter din35_WIDTH bound to: 11 - type: integer 
	Parameter din36_WIDTH bound to: 11 - type: integer 
	Parameter din37_WIDTH bound to: 11 - type: integer 
	Parameter din38_WIDTH bound to: 11 - type: integer 
	Parameter din39_WIDTH bound to: 11 - type: integer 
	Parameter din40_WIDTH bound to: 11 - type: integer 
	Parameter din41_WIDTH bound to: 11 - type: integer 
	Parameter din42_WIDTH bound to: 11 - type: integer 
	Parameter din43_WIDTH bound to: 11 - type: integer 
	Parameter din44_WIDTH bound to: 11 - type: integer 
	Parameter din45_WIDTH bound to: 11 - type: integer 
	Parameter din46_WIDTH bound to: 11 - type: integer 
	Parameter din47_WIDTH bound to: 11 - type: integer 
	Parameter din48_WIDTH bound to: 11 - type: integer 
	Parameter din49_WIDTH bound to: 11 - type: integer 
	Parameter din50_WIDTH bound to: 11 - type: integer 
	Parameter din51_WIDTH bound to: 11 - type: integer 
	Parameter din52_WIDTH bound to: 11 - type: integer 
	Parameter din53_WIDTH bound to: 11 - type: integer 
	Parameter din54_WIDTH bound to: 11 - type: integer 
	Parameter din55_WIDTH bound to: 11 - type: integer 
	Parameter din56_WIDTH bound to: 11 - type: integer 
	Parameter din57_WIDTH bound to: 11 - type: integer 
	Parameter din58_WIDTH bound to: 11 - type: integer 
	Parameter din59_WIDTH bound to: 11 - type: integer 
	Parameter din60_WIDTH bound to: 11 - type: integer 
	Parameter din61_WIDTH bound to: 11 - type: integer 
	Parameter din62_WIDTH bound to: 11 - type: integer 
	Parameter din63_WIDTH bound to: 11 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_mux_646_11ibs' (50#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_646_11ibs.v:8]
INFO: [Synth 8-6157] synthesizing module 'ResNet_mac_muladdjbC' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mac_muladdjbC.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResNet_mac_muladdjbC_DSP48_0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mac_muladdjbC.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_mac_muladdjbC_DSP48_0' (51#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mac_muladdjbC.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ResNet_mac_muladdjbC' (52#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mac_muladdjbC.v:30]
INFO: [Synth 8-6155] done synthesizing module 'fill_fm_buf_bn_64u_s' (53#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fill_fm_buf_bn_32u_s' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_32u_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_32u_s.v:870]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln48_reg_7516_pp0_iter1_reg_reg was removed.  [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_32u_s.v:2465]
INFO: [Synth 8-6155] done synthesizing module 'fill_fm_buf_bn_32u_s' (54#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_32u_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fill_fm_buf_bn_16u_s' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_16u_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_16u_s.v:422]
INFO: [Synth 8-6155] done synthesizing module 'fill_fm_buf_bn_16u_s' (55#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_16u_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pgconv64_64u_s' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_64u_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state19 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_64u_s.v:216]
INFO: [Synth 8-6157] synthesizing module 'ResNet_mux_42_1_1_1' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_42_1_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_mux_42_1_1_1' (56#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_42_1_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pgconv64_64u_s' (57#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_64u_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'matmul' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/matmul.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state10 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state11 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state12 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state13 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state14 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/matmul.v:264]
INFO: [Synth 8-6157] synthesizing module 'matmul_linear_weikbM' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/matmul_linear_weikbM.v:39]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matmul_linear_weikbM_rom' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/matmul_linear_weikbM.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/matmul_linear_weikbM.v:18]
INFO: [Synth 8-3876] $readmem data file './matmul_linear_weikbM_rom.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/matmul_linear_weikbM.v:21]
INFO: [Synth 8-6155] done synthesizing module 'matmul_linear_weikbM_rom' (58#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/matmul_linear_weikbM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'matmul_linear_weikbM' (59#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/matmul_linear_weikbM.v:39]
INFO: [Synth 8-6157] synthesizing module 'ResNet_mux_646_12udo' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_646_12udo.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter din4_WIDTH bound to: 12 - type: integer 
	Parameter din5_WIDTH bound to: 12 - type: integer 
	Parameter din6_WIDTH bound to: 12 - type: integer 
	Parameter din7_WIDTH bound to: 12 - type: integer 
	Parameter din8_WIDTH bound to: 12 - type: integer 
	Parameter din9_WIDTH bound to: 12 - type: integer 
	Parameter din10_WIDTH bound to: 12 - type: integer 
	Parameter din11_WIDTH bound to: 12 - type: integer 
	Parameter din12_WIDTH bound to: 12 - type: integer 
	Parameter din13_WIDTH bound to: 12 - type: integer 
	Parameter din14_WIDTH bound to: 12 - type: integer 
	Parameter din15_WIDTH bound to: 12 - type: integer 
	Parameter din16_WIDTH bound to: 12 - type: integer 
	Parameter din17_WIDTH bound to: 12 - type: integer 
	Parameter din18_WIDTH bound to: 12 - type: integer 
	Parameter din19_WIDTH bound to: 12 - type: integer 
	Parameter din20_WIDTH bound to: 12 - type: integer 
	Parameter din21_WIDTH bound to: 12 - type: integer 
	Parameter din22_WIDTH bound to: 12 - type: integer 
	Parameter din23_WIDTH bound to: 12 - type: integer 
	Parameter din24_WIDTH bound to: 12 - type: integer 
	Parameter din25_WIDTH bound to: 12 - type: integer 
	Parameter din26_WIDTH bound to: 12 - type: integer 
	Parameter din27_WIDTH bound to: 12 - type: integer 
	Parameter din28_WIDTH bound to: 12 - type: integer 
	Parameter din29_WIDTH bound to: 12 - type: integer 
	Parameter din30_WIDTH bound to: 12 - type: integer 
	Parameter din31_WIDTH bound to: 12 - type: integer 
	Parameter din32_WIDTH bound to: 12 - type: integer 
	Parameter din33_WIDTH bound to: 12 - type: integer 
	Parameter din34_WIDTH bound to: 12 - type: integer 
	Parameter din35_WIDTH bound to: 12 - type: integer 
	Parameter din36_WIDTH bound to: 12 - type: integer 
	Parameter din37_WIDTH bound to: 12 - type: integer 
	Parameter din38_WIDTH bound to: 12 - type: integer 
	Parameter din39_WIDTH bound to: 12 - type: integer 
	Parameter din40_WIDTH bound to: 12 - type: integer 
	Parameter din41_WIDTH bound to: 12 - type: integer 
	Parameter din42_WIDTH bound to: 12 - type: integer 
	Parameter din43_WIDTH bound to: 12 - type: integer 
	Parameter din44_WIDTH bound to: 12 - type: integer 
	Parameter din45_WIDTH bound to: 12 - type: integer 
	Parameter din46_WIDTH bound to: 12 - type: integer 
	Parameter din47_WIDTH bound to: 12 - type: integer 
	Parameter din48_WIDTH bound to: 12 - type: integer 
	Parameter din49_WIDTH bound to: 12 - type: integer 
	Parameter din50_WIDTH bound to: 12 - type: integer 
	Parameter din51_WIDTH bound to: 12 - type: integer 
	Parameter din52_WIDTH bound to: 12 - type: integer 
	Parameter din53_WIDTH bound to: 12 - type: integer 
	Parameter din54_WIDTH bound to: 12 - type: integer 
	Parameter din55_WIDTH bound to: 12 - type: integer 
	Parameter din56_WIDTH bound to: 12 - type: integer 
	Parameter din57_WIDTH bound to: 12 - type: integer 
	Parameter din58_WIDTH bound to: 12 - type: integer 
	Parameter din59_WIDTH bound to: 12 - type: integer 
	Parameter din60_WIDTH bound to: 12 - type: integer 
	Parameter din61_WIDTH bound to: 12 - type: integer 
	Parameter din62_WIDTH bound to: 12 - type: integer 
	Parameter din63_WIDTH bound to: 12 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_mux_646_12udo' (60#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_646_12udo.v:8]
INFO: [Synth 8-6157] synthesizing module 'ResNet_mux_104_12vdy' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_104_12vdy.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter din4_WIDTH bound to: 12 - type: integer 
	Parameter din5_WIDTH bound to: 12 - type: integer 
	Parameter din6_WIDTH bound to: 12 - type: integer 
	Parameter din7_WIDTH bound to: 12 - type: integer 
	Parameter din8_WIDTH bound to: 12 - type: integer 
	Parameter din9_WIDTH bound to: 12 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResNet_mux_104_12vdy' (61#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_104_12vdy.v:8]
INFO: [Synth 8-6155] done synthesizing module 'matmul' (62#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/matmul.v:10]
INFO: [Synth 8-6157] synthesizing module 'pgconv64s2_16u_s' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_16u_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state16 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_16u_s.v:266]
INFO: [Synth 8-6155] done synthesizing module 'pgconv64s2_16u_s' (63#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_16u_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fill_fm_buf' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf.v:497]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf.v:1131]
INFO: [Synth 8-6157] synthesizing module 'fill_fm_buf_inputdEe' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_inputdEe.v:38]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_inputdEe.v:58]
INFO: [Synth 8-6157] synthesizing module 'fill_fm_buf_inputdEe_ram' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_inputdEe.v:6]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_inputdEe.v:18]
INFO: [Synth 8-3876] $readmem data file './fill_fm_buf_inputdEe_ram.dat' is read successfully [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_inputdEe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fill_fm_buf_inputdEe_ram' (64#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_inputdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fill_fm_buf_inputdEe' (65#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_inputdEe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'fill_fm_buf' (66#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf.v:10]
INFO: [Synth 8-6157] synthesizing module 'pgconv64_16u_s' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_16u_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state17 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_16u_s.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pgconv64_16u_s' (67#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_16u_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pgconv64_32u_s' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_32u_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state17 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_32u_s.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pgconv64_32u_s' (68#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_32u_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ResNet' (69#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ResNet_0_5' (70#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_ResNet_0_5/synth/design_1_ResNet_0_5.v:59]
WARNING: [Synth 8-7023] instance 'ResNet_0' of module 'design_1_ResNet_0_5' has 90 connections declared, but only 85 given [C:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/synth/design_1.v:206]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_3' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/synth/design_1_axi_smc_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_ae83' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/synth/bd_ae83.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_LRW56I' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/synth/bd_ae83.v:763]
INFO: [Synth 8-6157] synthesizing module 'bd_ae83_one_0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_0/synth/bd_ae83_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (71#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_ae83_one_0' (72#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_0/synth/bd_ae83_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_ae83_psr_aclk_0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_1/synth/bd_ae83_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_1/synth/bd_ae83_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78190' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78190]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (73#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78190]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (74#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (75#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (76#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (77#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (78#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_ae83_psr_aclk_0' (79#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_1/synth/bd_ae83_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_ae83_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/synth/bd_ae83.v:798]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_LRW56I does not have driver. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/synth/bd_ae83.v:779]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_LRW56I' (80#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/synth/bd_ae83.v:763]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1EQ9YW1' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/synth/bd_ae83.v:807]
INFO: [Synth 8-6157] synthesizing module 'bd_ae83_m00e_0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_12/synth/bd_ae83_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ae83_m00e_0' (89#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_12/synth/bd_ae83_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1EQ9YW1' (90#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/synth/bd_ae83.v:807]
INFO: [Synth 8-6157] synthesizing module 'bd_ae83_m00s2a_0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_11/synth/bd_ae83_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ae83_m00s2a_0' (92#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_11/synth/bd_ae83_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ae83_s00a2s_0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_5/synth/bd_ae83_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ae83_s00a2s_0' (94#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_5/synth/bd_ae83_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_EZ9AZM' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/synth/bd_ae83.v:1178]
INFO: [Synth 8-6157] synthesizing module 'bd_ae83_s00mmu_0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_2/synth/bd_ae83_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ae83_s00mmu_0' (97#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_2/synth/bd_ae83_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ae83_s00sic_0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_4/synth/bd_ae83_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ae83_s00sic_0' (100#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_4/synth/bd_ae83_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ae83_s00tr_0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_3/synth/bd_ae83_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ae83_s00tr_0' (103#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_3/synth/bd_ae83_s00tr_0.sv:58]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_ae83_s00tr_0' has 82 connections declared, but only 80 given [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/synth/bd_ae83.v:1706]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_EZ9AZM' (104#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/synth/bd_ae83.v:1178]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_8YD43C' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/synth/bd_ae83.v:1789]
INFO: [Synth 8-6157] synthesizing module 'bd_ae83_sarn_0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_6/synth/bd_ae83_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 156 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 156 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 156 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 156 - type: integer 
	Parameter rstb_loop_iter bound to: 156 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (109#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (110#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_ae83_sarn_0' (119#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_6/synth/bd_ae83_sarn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_ae83_sawn_0' (120#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_8/synth/bd_ae83_sawn_0.sv:58]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (120#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (120#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8322]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_ae83_sbn_0' (121#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_10/synth/bd_ae83_sbn_0.sv:58]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5312 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 166 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 166 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 166 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 166 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 166 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 166 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 166 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 166 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 166 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 168 - type: integer 
	Parameter rstb_loop_iter bound to: 168 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (122#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5696 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 178 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 178 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 178 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 178 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 178 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 178 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 178 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 178 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 178 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 180 - type: integer 
	Parameter rstb_loop_iter bound to: 180 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'bd_69f9_psr_aclk_0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_1/synth/bd_69f9_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_1/synth/bd_69f9_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_69f9_psr_aclk_0' (131#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_1/synth/bd_69f9_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_69f9_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_2/bd_0/synth/bd_69f9.v:798]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1FL3775 does not have driver. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_2/bd_0/synth/bd_69f9.v:779]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_69f9_s00tr_0' has 82 connections declared, but only 80 given [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_2/bd_0/synth/bd_69f9.v:1706]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 48'b000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1226]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 48'b000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:976]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 70 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 43 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_3' has 56 connections declared, but only 54 given [C:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/synth/design_1.v:1260]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_199M_0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_199M_0/synth/design_1_rst_ps8_0_199M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_199M_0/synth/design_1_rst_ps8_0_199M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78190' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (194#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (194#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps8_0_199M_0' (195#1) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_199M_0/synth/design_1_rst_ps8_0_199M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_199M' of module 'design_1_rst_ps8_0_199M_0' has 10 connections declared, but only 6 given [C:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/synth/design_1.v:491]
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SD0_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_SD1_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3/hdl/zynq_ultra_ps_e_v3_3_1.v:2226]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3/hdl/zynq_ultra_ps_e_v3_3_1.v:2227]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3/hdl/zynq_ultra_ps_e_v3_3_1.v:3746]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e does not have driver. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3/hdl/zynq_ultra_ps_e_v3_3_1.v:245]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e does not have driver. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3/hdl/zynq_ultra_ps_e_v3_3_1.v:1265]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e does not have driver. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3/hdl/zynq_ultra_ps_e_v3_3_1.v:1266]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e does not have driver. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3/hdl/zynq_ultra_ps_e_v3_3_1.v:1267]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e does not have driver. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3/hdl/zynq_ultra_ps_e_v3_3_1.v:1268]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3/synth/design_1_zynq_ultra_ps_e_0_3.v:478]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_3' has 122 connections declared, but only 116 given [C:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/synth/design_1.v:498]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port dp_audio_ref_clk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port irq_ipi_pl_0
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port irq_ipi_pl_1
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port irq_ipi_pl_2
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port irq_ipi_pl_3
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port saxihp0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port saxihp0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port saxihp1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port saxihp1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port saxihp2_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port saxihp2_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port saxihp3_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port saxihp3_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port saxi_lpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port saxi_lpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_clk[3]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_clk[2]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_clk[1]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_clk[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[31]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[30]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[29]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[28]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[27]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[26]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[25]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[24]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[23]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[22]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[21]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[20]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[19]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[18]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[17]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[16]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[5]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[4]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[3]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[2]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[1]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc_in[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[31]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[30]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[29]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[28]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[27]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[26]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[25]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[24]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[23]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[22]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[21]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[20]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[19]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[18]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[17]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[16]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e has unconnected port test_adc2_in[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2136.816 ; gain = 712.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2136.816 ; gain = 712.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2136.816 ; gain = 712.887
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2237.238 ; gain = 31.047
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3/design_1_zynq_ultra_ps_e_0_3.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3/design_1_zynq_ultra_ps_e_0_3.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_199M_0/design_1_rst_ps8_0_199M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_199M/U0'
Finished Parsing XDC File [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_199M_0/design_1_rst_ps8_0_199M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_199M/U0'
Parsing XDC File [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_199M_0/design_1_rst_ps8_0_199M_0.xdc] for cell 'design_1_i/rst_ps8_0_199M/U0'
Finished Parsing XDC File [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_199M_0/design_1_rst_ps8_0_199M_0.xdc] for cell 'design_1_i/rst_ps8_0_199M/U0'
Parsing XDC File [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_1/bd_ae83_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_1/bd_ae83_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_1/bd_ae83_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_1/bd_ae83_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_1/bd_69f9_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_1/bd_69f9_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_1/bd_69f9_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_1/bd_69f9_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/Users/Aperture/Git/ResNetVivado/ResNetVivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aperture/Git/ResNetVivado/ResNetVivado.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aperture/Git/ResNetVivado/ResNetVivado.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2694.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  FDR => FDRE: 36 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.436 . Memory (MB): peak = 2694.129 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 2694.129 ; gain = 1270.199
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ResNet_IMG_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ResNet_BUS32_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ResNet_BUS32_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram5". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram5". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram6". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram6". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram7". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram7". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'top_1_V_addr_reg_7900_reg[6:0]' into 'top_0_V_addr_reg_7895_reg[6:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7144]
INFO: [Synth 8-4471] merging register 'top_2_V_addr_reg_7905_reg[6:0]' into 'top_0_V_addr_reg_7895_reg[6:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7145]
INFO: [Synth 8-4471] merging register 'top_3_V_addr_reg_7910_reg[6:0]' into 'top_0_V_addr_reg_7895_reg[6:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7146]
INFO: [Synth 8-4471] merging register 'top_11_V_addr_reg_7970_reg[6:0]' into 'top_10_V_addr_reg_7965_reg[6:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7158]
INFO: [Synth 8-4471] merging register 'top_12_V_addr_reg_7975_reg[6:0]' into 'top_10_V_addr_reg_7965_reg[6:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7159]
INFO: [Synth 8-4471] merging register 'top_13_V_addr_reg_7980_reg[6:0]' into 'top_10_V_addr_reg_7965_reg[6:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7160]
INFO: [Synth 8-4471] merging register 'top_14_V_addr_reg_7985_reg[6:0]' into 'top_10_V_addr_reg_7965_reg[6:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7161]
INFO: [Synth 8-4471] merging register 'top_15_V_addr_reg_7990_reg[6:0]' into 'top_10_V_addr_reg_7965_reg[6:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7162]
INFO: [Synth 8-4471] merging register 'top_4_V_addr_reg_7935_reg[6:0]' into 'top_10_V_addr_reg_7965_reg[6:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7163]
INFO: [Synth 8-4471] merging register 'top_5_V_addr_reg_7940_reg[6:0]' into 'top_10_V_addr_reg_7965_reg[6:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7164]
INFO: [Synth 8-4471] merging register 'top_6_V_addr_reg_7945_reg[6:0]' into 'top_10_V_addr_reg_7965_reg[6:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7165]
INFO: [Synth 8-4471] merging register 'top_7_V_addr_reg_7950_reg[6:0]' into 'top_10_V_addr_reg_7965_reg[6:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7166]
INFO: [Synth 8-4471] merging register 'top_8_V_addr_reg_7955_reg[6:0]' into 'top_10_V_addr_reg_7965_reg[6:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7167]
INFO: [Synth 8-4471] merging register 'top_9_V_addr_reg_7960_reg[6:0]' into 'top_10_V_addr_reg_7965_reg[6:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7168]
INFO: [Synth 8-4471] merging register 'top_13_V_addr_reg_7980_pp0_iter3_reg_reg[6:0]' into 'top_12_V_addr_reg_7975_pp0_iter3_reg_reg[6:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7221]
INFO: [Synth 8-4471] merging register 'top_14_V_addr_reg_7985_pp0_iter3_reg_reg[6:0]' into 'top_12_V_addr_reg_7975_pp0_iter3_reg_reg[6:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7222]
INFO: [Synth 8-4471] merging register 'top_15_V_addr_reg_7990_pp0_iter3_reg_reg[6:0]' into 'top_12_V_addr_reg_7975_pp0_iter3_reg_reg[6:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7223]
INFO: [Synth 8-4471] merging register 'tmp_2_reg_6851_reg[3:0]' into 'shl_ln2_reg_6837_reg[3:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9606]
INFO: [Synth 8-4471] merging register 'zext_ln178_2_reg_6926_reg[7:4]' into 'shl_ln2_reg_6837_reg[3:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9174]
INFO: [Synth 8-4471] merging register 'zext_ln179_reg_6937_reg[7:4]' into 'shl_ln2_reg_6837_reg[3:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:9178]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7408]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7423]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln178_reg_6908_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:6866]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln176_2_reg_7879_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:7147]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln176_1_reg_7063_pp0_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:6886]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln176_1_reg_7063_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v:6880]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'top_10_V_addr_reg_7638_reg[9:0]' into 'top_0_V_addr_reg_7584_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:3105]
INFO: [Synth 8-4471] merging register 'top_11_V_addr_reg_7643_reg[9:0]' into 'top_0_V_addr_reg_7584_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:3106]
INFO: [Synth 8-4471] merging register 'top_12_V_addr_reg_7648_reg[9:0]' into 'top_0_V_addr_reg_7584_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:3107]
INFO: [Synth 8-4471] merging register 'top_13_V_addr_reg_7653_reg[9:0]' into 'top_0_V_addr_reg_7584_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:3108]
INFO: [Synth 8-4471] merging register 'top_14_V_addr_reg_7658_reg[9:0]' into 'top_0_V_addr_reg_7584_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:3109]
INFO: [Synth 8-4471] merging register 'top_15_V_addr_reg_7663_reg[9:0]' into 'top_0_V_addr_reg_7584_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:3110]
INFO: [Synth 8-4471] merging register 'top_1_V_addr_reg_7589_reg[9:0]' into 'top_0_V_addr_reg_7584_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:3111]
INFO: [Synth 8-4471] merging register 'top_2_V_addr_reg_7594_reg[9:0]' into 'top_0_V_addr_reg_7584_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:3112]
INFO: [Synth 8-4471] merging register 'top_3_V_addr_reg_7599_reg[9:0]' into 'top_0_V_addr_reg_7584_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:3113]
INFO: [Synth 8-4471] merging register 'top_4_V_addr_reg_7604_reg[9:0]' into 'top_0_V_addr_reg_7584_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:3114]
INFO: [Synth 8-4471] merging register 'top_5_V_addr_reg_7610_reg[9:0]' into 'top_0_V_addr_reg_7584_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:3115]
INFO: [Synth 8-4471] merging register 'top_6_V_addr_reg_7616_reg[9:0]' into 'top_0_V_addr_reg_7584_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:3116]
INFO: [Synth 8-4471] merging register 'top_7_V_addr_reg_7622_reg[9:0]' into 'top_0_V_addr_reg_7584_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:3117]
INFO: [Synth 8-4471] merging register 'top_8_V_addr_reg_7628_reg[9:0]' into 'top_0_V_addr_reg_7584_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:3118]
INFO: [Synth 8-4471] merging register 'top_9_V_addr_reg_7633_reg[9:0]' into 'top_0_V_addr_reg_7584_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:3119]
INFO: [Synth 8-4471] merging register 'top_11_V_addr_reg_7643_pp0_iter2_reg_reg[9:0]' into 'top_10_V_addr_reg_7638_pp0_iter2_reg_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:2789]
INFO: [Synth 8-4471] merging register 'top_12_V_addr_reg_7648_pp0_iter2_reg_reg[9:0]' into 'top_10_V_addr_reg_7638_pp0_iter2_reg_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:2790]
INFO: [Synth 8-4471] merging register 'top_13_V_addr_reg_7653_pp0_iter2_reg_reg[9:0]' into 'top_10_V_addr_reg_7638_pp0_iter2_reg_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:2791]
INFO: [Synth 8-4471] merging register 'top_14_V_addr_reg_7658_pp0_iter2_reg_reg[9:0]' into 'top_10_V_addr_reg_7638_pp0_iter2_reg_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:2792]
INFO: [Synth 8-4471] merging register 'top_15_V_addr_reg_7663_pp0_iter2_reg_reg[9:0]' into 'top_10_V_addr_reg_7638_pp0_iter2_reg_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:2793]
INFO: [Synth 8-4471] merging register 'top_8_V_addr_reg_7628_pp0_iter2_reg_reg[9:0]' into 'top_10_V_addr_reg_7638_pp0_iter2_reg_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:2794]
INFO: [Synth 8-4471] merging register 'top_9_V_addr_reg_7633_pp0_iter2_reg_reg[9:0]' into 'top_10_V_addr_reg_7638_pp0_iter2_reg_reg[9:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v:2795]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'fm_buf_V_1_addr_reg_8529_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3868]
INFO: [Synth 8-4471] merging register 'fm_buf_V_10_addr_reg_8535_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3858]
INFO: [Synth 8-4471] merging register 'fm_buf_V_11_addr_reg_8541_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3859]
INFO: [Synth 8-4471] merging register 'fm_buf_V_12_addr_reg_8547_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3860]
INFO: [Synth 8-4471] merging register 'fm_buf_V_13_addr_reg_8553_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3861]
INFO: [Synth 8-4471] merging register 'fm_buf_V_14_addr_reg_8559_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3862]
INFO: [Synth 8-4471] merging register 'fm_buf_V_15_addr_reg_8565_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3863]
INFO: [Synth 8-4471] merging register 'fm_buf_V_16_addr_reg_8571_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3864]
INFO: [Synth 8-4471] merging register 'fm_buf_V_17_addr_reg_8577_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3865]
INFO: [Synth 8-4471] merging register 'fm_buf_V_18_addr_reg_8583_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3866]
INFO: [Synth 8-4471] merging register 'fm_buf_V_19_addr_reg_8589_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3867]
INFO: [Synth 8-4471] merging register 'fm_buf_V_2_addr_reg_8595_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3879]
INFO: [Synth 8-4471] merging register 'fm_buf_V_20_addr_reg_8601_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3869]
INFO: [Synth 8-4471] merging register 'fm_buf_V_21_addr_reg_8607_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3870]
INFO: [Synth 8-4471] merging register 'fm_buf_V_22_addr_reg_8613_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3871]
INFO: [Synth 8-4471] merging register 'fm_buf_V_23_addr_reg_8619_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3872]
INFO: [Synth 8-4471] merging register 'fm_buf_V_24_addr_reg_8625_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3873]
INFO: [Synth 8-4471] merging register 'fm_buf_V_25_addr_reg_8631_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3874]
INFO: [Synth 8-4471] merging register 'fm_buf_V_26_addr_reg_8637_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3875]
INFO: [Synth 8-4471] merging register 'fm_buf_V_27_addr_reg_8643_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3876]
INFO: [Synth 8-4471] merging register 'fm_buf_V_28_addr_reg_8649_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3877]
INFO: [Synth 8-4471] merging register 'fm_buf_V_29_addr_reg_8655_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3878]
INFO: [Synth 8-4471] merging register 'fm_buf_V_3_addr_reg_8661_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3890]
INFO: [Synth 8-4471] merging register 'fm_buf_V_30_addr_reg_8667_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3880]
INFO: [Synth 8-4471] merging register 'fm_buf_V_31_addr_reg_8673_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3881]
INFO: [Synth 8-4471] merging register 'fm_buf_V_32_addr_reg_8679_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3882]
INFO: [Synth 8-4471] merging register 'fm_buf_V_33_addr_reg_8685_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3883]
INFO: [Synth 8-4471] merging register 'fm_buf_V_34_addr_reg_8691_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3884]
INFO: [Synth 8-4471] merging register 'fm_buf_V_35_addr_reg_8697_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3885]
INFO: [Synth 8-4471] merging register 'fm_buf_V_36_addr_reg_8703_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3886]
INFO: [Synth 8-4471] merging register 'fm_buf_V_37_addr_reg_8709_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3887]
INFO: [Synth 8-4471] merging register 'fm_buf_V_38_addr_reg_8715_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3888]
INFO: [Synth 8-4471] merging register 'fm_buf_V_39_addr_reg_8721_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3889]
INFO: [Synth 8-4471] merging register 'fm_buf_V_4_addr_reg_8727_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3901]
INFO: [Synth 8-4471] merging register 'fm_buf_V_40_addr_reg_8733_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3891]
INFO: [Synth 8-4471] merging register 'fm_buf_V_41_addr_reg_8739_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3892]
INFO: [Synth 8-4471] merging register 'fm_buf_V_42_addr_reg_8745_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3893]
INFO: [Synth 8-4471] merging register 'fm_buf_V_43_addr_reg_8751_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3894]
INFO: [Synth 8-4471] merging register 'fm_buf_V_44_addr_reg_8757_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3895]
INFO: [Synth 8-4471] merging register 'fm_buf_V_45_addr_reg_8763_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3896]
INFO: [Synth 8-4471] merging register 'fm_buf_V_46_addr_reg_8769_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3897]
INFO: [Synth 8-4471] merging register 'fm_buf_V_47_addr_reg_8775_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3898]
INFO: [Synth 8-4471] merging register 'fm_buf_V_48_addr_reg_8781_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3899]
INFO: [Synth 8-4471] merging register 'fm_buf_V_49_addr_reg_8787_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3900]
INFO: [Synth 8-4471] merging register 'fm_buf_V_5_addr_reg_8793_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3912]
INFO: [Synth 8-4471] merging register 'fm_buf_V_50_addr_reg_8799_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3902]
INFO: [Synth 8-4471] merging register 'fm_buf_V_51_addr_reg_8805_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3903]
INFO: [Synth 8-4471] merging register 'fm_buf_V_52_addr_reg_8811_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3904]
INFO: [Synth 8-4471] merging register 'fm_buf_V_53_addr_reg_8817_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3905]
INFO: [Synth 8-4471] merging register 'fm_buf_V_54_addr_reg_8823_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3906]
INFO: [Synth 8-4471] merging register 'fm_buf_V_55_addr_reg_8829_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3907]
INFO: [Synth 8-4471] merging register 'fm_buf_V_56_addr_reg_8835_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3908]
INFO: [Synth 8-4471] merging register 'fm_buf_V_57_addr_reg_8841_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3909]
INFO: [Synth 8-4471] merging register 'fm_buf_V_58_addr_reg_8847_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3910]
INFO: [Synth 8-4471] merging register 'fm_buf_V_59_addr_reg_8853_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3911]
INFO: [Synth 8-4471] merging register 'fm_buf_V_6_addr_reg_8859_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3917]
INFO: [Synth 8-4471] merging register 'fm_buf_V_60_addr_reg_8865_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3913]
INFO: [Synth 8-4471] merging register 'fm_buf_V_61_addr_reg_8871_reg[7:0]' into 'fm_buf_V_0_addr_reg_8523_reg[7:0]' [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v:3914]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln1265_12_reg_7544_pp0_iter3_reg_reg' and it is trimmed from '12' to '11' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_32u_s.v:2419]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln1265_12_reg_7544_pp0_iter2_reg_reg' and it is trimmed from '12' to '11' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_32u_s.v:2418]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln1265_12_reg_7544_reg' and it is trimmed from '12' to '11' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_32u_s.v:2458]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_64u_s.v:1344]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_64u_s.v:1342]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_64u_s.v:1359]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln115_2_reg_1388_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_64u_s.v:1124]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln117_reg_1428_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_64u_s.v:1126]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln116_reg_1418_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_64u_s.v:1125]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln113_reg_1393_pp0_iter2_reg_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_64u_s.v:1269]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln113_reg_1393_pp0_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_64u_s.v:1268]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln113_reg_1393_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_64u_s.v:1127]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln112_reg_1361_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_64u_s.v:1117]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln109_2_reg_1334_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_64u_s.v:1109]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_16u_s.v:1238]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_16u_s.v:1236]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_16u_s.v:1253]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_16u_s.v:1251]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln178_reg_3015_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_16u_s.v:954]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln186_reg_3097_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_16u_s.v:983]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln185_reg_3087_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_16u_s.v:982]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln184_2_reg_3077_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_16u_s.v:981]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln181_reg_3055_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_16u_s.v:974]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln176_2_reg_3102_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_16u_s.v:968]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln249_3_reg_5559_reg' and it is trimmed from '11' to '10' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf.v:1172]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_1_reg_5892_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf.v:1179]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_reg_5564_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf.v:1173]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_16u_s.v:728]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_16u_s.v:726]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_16u_s.v:743]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln115_6_reg_847_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_16u_s.v:556]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln117_reg_887_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_16u_s.v:558]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln116_reg_877_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_16u_s.v:557]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln113_reg_852_pp0_iter2_reg_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_16u_s.v:653]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln113_reg_852_pp0_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_16u_s.v:652]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln113_reg_852_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_16u_s.v:559]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln112_reg_820_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_16u_s.v:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln109_6_reg_793_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_16u_s.v:541]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_32u_s.v:728]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_32u_s.v:726]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_32u_s.v:743]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln115_4_reg_847_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_32u_s.v:556]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln117_reg_887_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_32u_s.v:558]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln116_reg_877_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_32u_s.v:557]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln113_reg_852_pp0_iter2_reg_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_32u_s.v:653]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln113_reg_852_pp0_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_32u_s.v:652]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln113_reg_852_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_32u_s.v:559]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln112_reg_820_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_32u_s.v:549]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln109_4_reg_793_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_32u_s.v:541]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln321_11_reg_21801_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:12010]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln321_10_reg_21796_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:12009]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln321_9_reg_21791_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:12019]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln321_8_reg_21779_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:12018]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln321_7_reg_21774_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:12017]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln321_6_reg_21769_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:12016]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln321_5_reg_21757_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:12015]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln321_4_reg_21752_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:12014]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln321_3_reg_21747_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:12013]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln321_2_reg_21735_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:12012]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln321_1_reg_21730_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:12011]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln321_reg_21725_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:12020]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln321_reg_21694_reg' and it is trimmed from '12' to '10' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:11334]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln89_1_reg_21667_pp0_iter8_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:11769]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln89_1_reg_21667_pp0_iter7_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:11768]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln89_1_reg_21667_pp0_iter6_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:11767]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln89_1_reg_21667_pp0_iter5_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:11766]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln89_1_reg_21667_pp0_iter4_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:11765]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln89_1_reg_21667_pp0_iter3_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:11764]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln89_1_reg_21667_pp0_iter2_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:11763]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln129_2_reg_21953_reg' and it is trimmed from '6' to '5' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v:11348]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet_fm_buf_V_0_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet_fm_buf_V_0_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet_fm_buf_V_0_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet_fm_buf_V_16_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet_fm_buf_V_16_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet_input_buf_xdS_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "ResNet_input_buf_xdS_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "ResNet_input_buf_xdS_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet_out_buf0_V_0_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet_out_buf0_V_0_ram:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'ResNet_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'ResNet_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ResNet_IMG_m_axi_reg_slice'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet_IMG_m_axi_buffer:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "ResNet_IMG_m_axi_buffer:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ResNet_IMG_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ResNet_BUS32_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ResNet_BUS32_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet_image_buf_Ee0_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "ResNet_image_buf_Ee0_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet_conv1_out_0_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet_conv1_out_0_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet_conv1_out_4_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet_conv1_out_4_ram:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:47 ; elapsed = 00:01:50 . Memory (MB): peak = 2694.129 ; gain = 1270.199
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_646_64fYi_U283' (ResNet_mux_646_64fYi) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_646_64fYi_U311'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_646_64fYi_U283' (ResNet_mux_646_64fYi) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_646_64fYi_U312'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_646_64fYi_U283' (ResNet_mux_646_64fYi) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_646_64fYi_U313'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_646_64fYi_U283' (ResNet_mux_646_64fYi) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_646_64fYi_U314'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_646_64fYi_U283' (ResNet_mux_646_64fYi) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_646_64fYi_U315'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_646_64fYi_U283' (ResNet_mux_646_64fYi) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_646_64fYi_U316'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_646_64fYi_U283' (ResNet_mux_646_64fYi) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_646_64fYi_U317'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_646_64fYi_U283' (ResNet_mux_646_64fYi) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_646_64fYi_U318'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_646_64fYi_U283' (ResNet_mux_646_64fYi) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_646_64fYi_U319'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U285'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U286'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U287'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U288'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U289'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U290'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U291'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U292'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U293'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U294'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U295'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U296'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U297'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U298'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U299'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U300'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U301'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U302'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U303'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U304'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U305'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U306'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U307'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U308'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U309'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U310'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U320'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U321'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U322'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U323'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U324'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U325'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U326'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U327'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U328'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U329'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U330'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U331'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U332'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U333'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U334'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U335'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U336'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U337'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U338'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U339'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U340'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U341'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U342'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U343'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U344'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U345'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U346'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U347'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U348'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U349'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U350'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U351'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U352'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U353'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U354'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U355'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U356'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U357'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U358'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U359'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U360'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U361'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U362'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U363'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U364'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U365'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U366'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U367'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U368'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U369'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U370'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U371'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U372'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U373'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U374'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U375'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U376'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U377'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U378'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U379'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U380'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U381'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U382'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U383'
INFO: [Synth 8-223] decloning instance 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U284' (ResNet_mux_42_64_g8j) to 'design_1_i/ResNet_0/inst/grp_pgconv64s2_32u_s_fu_3758/ResNet_mux_42_64_g8j_U384'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ResNet__GB0   |           1|     25061|
|2     |ResNet__GB1   |           1|      7869|
|3     |ResNet__GB2   |           1|     28533|
|4     |ResNet__GB3   |           1|     31908|
|5     |ResNet__GB4   |           1|     20649|
|6     |ResNet__GB5   |           1|     26939|
|7     |design_1__GC0 |           1|     34493|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 18    
	   4 Input     24 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 65    
	   3 Input     23 Bit       Adders := 40    
	   2 Input     23 Bit       Adders := 18    
	   3 Input     22 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 33    
	   2 Input     20 Bit       Adders := 39    
	   3 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 7     
	   2 Input     18 Bit       Adders := 16    
	   2 Input     13 Bit       Adders := 154   
	   2 Input     12 Bit       Adders := 272   
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 19    
	   2 Input     10 Bit       Adders := 19    
	   3 Input     10 Bit       Adders := 17    
	   4 Input     10 Bit       Adders := 16    
	   2 Input      9 Bit       Adders := 7     
	   3 Input      8 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 114   
	   2 Input      7 Bit       Adders := 31    
	   3 Input      7 Bit       Adders := 22    
	   4 Input      7 Bit       Adders := 12    
	   2 Input      6 Bit       Adders := 166   
	   3 Input      6 Bit       Adders := 41    
	   2 Input      5 Bit       Adders := 219   
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 461   
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 39    
	   2 Input      2 Bit       Adders := 100   
	   3 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   3 Input     64 Bit         XORs := 41    
	   2 Input     16 Bit         XORs := 29    
	   2 Input      2 Bit         XORs := 29    
	   2 Input      1 Bit         XORs := 1061  
+---Registers : 
	              178 Bit    Registers := 2     
	              166 Bit    Registers := 2     
	              156 Bit    Registers := 4     
	               70 Bit    Registers := 4     
	               64 Bit    Registers := 22    
	               63 Bit    Registers := 2     
	               47 Bit    Registers := 2     
	               40 Bit    Registers := 8     
	               36 Bit    Registers := 5     
	               35 Bit    Registers := 6     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 42    
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 4     
	               23 Bit    Registers := 10    
	               22 Bit    Registers := 10    
	               20 Bit    Registers := 22    
	               18 Bit    Registers := 7     
	               16 Bit    Registers := 27    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 465   
	               11 Bit    Registers := 49    
	               10 Bit    Registers := 19    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 168   
	                7 Bit    Registers := 64    
	                6 Bit    Registers := 368   
	                5 Bit    Registers := 332   
	                4 Bit    Registers := 157   
	                3 Bit    Registers := 861   
	                2 Bit    Registers := 165   
	                1 Bit    Registers := 1244  
+---RAMs : 
	              18K Bit         RAMs := 64    
	              16K Bit         RAMs := 6     
	              12K Bit         RAMs := 16    
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 2     
	               6K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
	               1K Bit         RAMs := 16    
+---Muxes : 
	   2 Input    124 Bit        Muxes := 1     
	   3 Input    123 Bit        Muxes := 1     
	   2 Input    122 Bit        Muxes := 1     
	   2 Input    121 Bit        Muxes := 2     
	   2 Input    120 Bit        Muxes := 1     
	   2 Input    118 Bit        Muxes := 1     
	   2 Input    117 Bit        Muxes := 1     
	   2 Input    116 Bit        Muxes := 2     
	   2 Input    115 Bit        Muxes := 1     
	   2 Input    113 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input    111 Bit        Muxes := 2     
	   2 Input    110 Bit        Muxes := 1     
	   2 Input    108 Bit        Muxes := 1     
	   2 Input    107 Bit        Muxes := 1     
	   2 Input    106 Bit        Muxes := 2     
	   2 Input    105 Bit        Muxes := 1     
	   2 Input    103 Bit        Muxes := 1     
	   2 Input    102 Bit        Muxes := 1     
	   2 Input    101 Bit        Muxes := 2     
	   2 Input    100 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     97 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 2     
	   2 Input     95 Bit        Muxes := 1     
	   2 Input     94 Bit        Muxes := 1     
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     92 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 2     
	   2 Input     87 Bit        Muxes := 1     
	   2 Input     86 Bit        Muxes := 1     
	   2 Input     85 Bit        Muxes := 1     
	   2 Input     84 Bit        Muxes := 1     
	   2 Input     83 Bit        Muxes := 2     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     79 Bit        Muxes := 1     
	   2 Input     77 Bit        Muxes := 1     
	   2 Input     76 Bit        Muxes := 2     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     71 Bit        Muxes := 2     
	   2 Input     70 Bit        Muxes := 5     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 131   
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 3     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   8 Input     40 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 12    
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 4     
	   2 Input     35 Bit        Muxes := 3     
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 28    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 611   
	   4 Input     12 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 251   
	   2 Input     10 Bit        Muxes := 40    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 151   
	   3 Input      8 Bit        Muxes := 65    
	   4 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 91    
	   3 Input      7 Bit        Muxes := 12    
	   8 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 254   
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 49    
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 92    
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 46    
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 225   
	   3 Input      2 Bit        Muxes := 19    
	   5 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1299  
	   3 Input      1 Bit        Muxes := 21    
	   6 Input      1 Bit        Muxes := 30    
	  12 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 59    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ResNet_fm_buf_V_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_16_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_fm_buf_V_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module ResNet_mux_42_11_hbi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
Module ResNet_mux_646_11ibs 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 63    
Module fill_fm_buf_bn_64u_s 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     24 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 16    
	   2 Input     12 Bit       Adders := 32    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 128   
+---Registers : 
	               12 Bit    Registers := 33    
	               11 Bit    Registers := 30    
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 106   
+---Muxes : 
	   2 Input     12 Bit        Muxes := 95    
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 88    
Module fill_fm_buf_bn_32u_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 32    
	   2 Input     21 Bit       Adders := 16    
	   2 Input     13 Bit       Adders := 16    
	   2 Input     12 Bit       Adders := 32    
	   3 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 128   
+---Registers : 
	               12 Bit    Registers := 33    
	               11 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 106   
+---Muxes : 
	   2 Input     12 Bit        Muxes := 65    
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 85    
Module fill_fm_buf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 64    
+---Registers : 
	               63 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
Module fill_fm_buf_bn_16u_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 32    
	   2 Input     21 Bit       Adders := 16    
	   2 Input     13 Bit       Adders := 16    
	   2 Input     12 Bit       Adders := 32    
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 128   
+---Registers : 
	               63 Bit    Registers := 1     
	               12 Bit    Registers := 32    
	               11 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 106   
+---Muxes : 
	   2 Input     12 Bit        Muxes := 48    
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 85    
Module compute_engine_64eOg_rom__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module relu__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module sum_engine__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
Module batch_norm__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module pgconv64_32u_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 12    
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module compute_engine_64eOg_rom__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module relu__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module sum_engine__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
Module batch_norm__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module pgconv64_16u_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 12    
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module compute_engine_64eOg_rom__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module sum_engine__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
Module pgconv64s2_16u_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   3 Input     19 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 17    
	   2 Input     12 Bit       Adders := 19    
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 57    
+---Registers : 
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 57    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 14    
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module compute_engine_64eOg_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module relu__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module sum_engine__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
Module batch_norm__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ResNet_mux_42_1_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module pgconv64_64u_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 35    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 12    
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module ResNet_out_buf0_V_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ResNet_out_buf0_V_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ResNet_out_buf0_V_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ResNet_out_buf0_V_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ResNet_out_buf0_V_0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ResNet_out_buf0_V_0_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ResNet_out_buf0_V_0_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ResNet_out_buf0_V_0_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ResNet_out_buf0_V_0_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ResNet_out_buf0_V_0_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ResNet_out_buf0_V_0_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ResNet_out_buf0_V_0_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ResNet_out_buf0_V_0_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ResNet_out_buf0_V_0_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ResNet_out_buf0_V_0_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ResNet_out_buf0_V_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ResNet_input_buf_xdS_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module compute_engine_64eOg_rom__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module compute_engine_64eOg_rom 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
Module compute_engine_64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   3 Input     64 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module relu__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module relu__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module relu__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module relu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module sum_engine__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
Module sum_engine__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
Module sum_engine__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
Module sum_engine__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
Module batch_norm__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module batch_norm__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module batch_norm__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module batch_norm 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ResNet_mux_646_64fYi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 63    
Module ResNet_mux_42_64_g8j 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module pgconv64s2_32u_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 16    
	   2 Input     12 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 7     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 48    
+---Registers : 
	               64 Bit    Registers := 8     
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 24    
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 184   
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 47    
	   2 Input     12 Bit        Muxes := 48    
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 14    
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 108   
	   2 Input      5 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module sum_engine__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
Module sum_engine__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
Module sum_engine__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
Module sum_engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
Module compute_engine_16bkb_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module compute_engine_16bkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 4     
Module compute_engine_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module ResNet_mux_63_16_cud__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
Module ResNet_mux_63_16_cud 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
Module biconv16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
	   2 Input     12 Bit       Adders := 16    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 48    
+---Registers : 
	               16 Bit    Registers := 8     
	               12 Bit    Registers := 28    
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 191   
	                4 Bit    Registers := 16    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   2 Input     12 Bit        Muxes := 12    
	   2 Input     10 Bit        Muxes := 8     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 108   
	   2 Input      5 Bit        Muxes := 6     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 35    
Module ResNet_conv1_weigKfY_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ResNet_conv1_weigKfY_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ResNet_conv1_weigKfY_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ResNet_conv1_weigKfY_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ResNet_conv1_weigKfY_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ResNet_conv1_weigKfY_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ResNet_conv1_weigKfY_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ResNet_conv1_weigKfY_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ResNet_conv1_weigKfY_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ResNet_conv1_weigKfY_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ResNet_conv1_weigKfY_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ResNet_conv1_weigKfY_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ResNet_conv1_weigKfY_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ResNet_conv1_weigKfY_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ResNet_conv1_weigKfY_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ResNet_conv1_weigKfY_ram 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ResNet_conv1_out_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module ResNet_conv1_out_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module ResNet_conv1_out_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module ResNet_conv1_out_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module ResNet_conv1_out_0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module ResNet_conv1_out_0_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module ResNet_conv1_out_0_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module ResNet_conv1_out_0_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module ResNet_conv1_out_4_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module ResNet_conv1_out_4_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module ResNet_conv1_out_4_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module ResNet_conv1_out_4_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module ResNet_conv1_out_0_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module ResNet_conv1_out_0_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module ResNet_conv1_out_0_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module ResNet_conv1_out_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module ResNet_image_buf_Ee0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module ResNet_image_buf_Ee0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module ResNet_image_buf_Ee0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module ResNet_image_buf_Ee0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module ResNet_image_buf_Ee0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module ResNet_image_buf_Ee0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module matmul_linear_weikbM_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResNet_mux_646_12udo 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 63    
Module ResNet_mux_104_12vdy 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 9     
Module matmul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     23 Bit       Adders := 10    
	   3 Input     22 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 10    
	   2 Input     12 Bit       Adders := 11    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 51    
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	               22 Bit    Registers := 10    
	               20 Bit    Registers := 10    
	               12 Bit    Registers := 77    
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 41    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
	   3 Input      1 Bit        Muxes := 10    
Module ResNet_BUS32_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ResNet_BUS32_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_BUS32_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_BUS32_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_BUS32_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_BUS32_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_BUS32_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_BUS32_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module ResNet_BUS32_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_BUS32_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_BUS32_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_BUS32_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_BUS32_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_BUS32_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module ResNet_IMG_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ResNet_IMG_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_IMG_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_IMG_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_IMG_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_IMG_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_IMG_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_IMG_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module ResNet_IMG_m_axi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_IMG_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_IMG_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_IMG_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_IMG_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_IMG_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ResNet_IMG_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module ResNet_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ResNet_conv1_weigwdI_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
Module ResNet 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 32    
	   2 Input     20 Bit       Adders := 16    
	   2 Input     13 Bit       Adders := 66    
	   2 Input     12 Bit       Adders := 80    
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 15    
	   3 Input     10 Bit       Adders := 17    
	   4 Input     10 Bit       Adders := 16    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 65    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 21    
	   2 Input      2 Bit       Adders := 28    
+---XORs : 
	   2 Input      1 Bit         XORs := 278   
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 96    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 65    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 33    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 30    
	                3 Bit    Registers := 51    
	                2 Bit    Registers := 62    
	                1 Bit    Registers := 147   
+---Muxes : 
	   2 Input    124 Bit        Muxes := 1     
	   3 Input    123 Bit        Muxes := 1     
	   2 Input    122 Bit        Muxes := 1     
	   2 Input    121 Bit        Muxes := 2     
	   2 Input    120 Bit        Muxes := 1     
	   2 Input    118 Bit        Muxes := 1     
	   2 Input    117 Bit        Muxes := 1     
	   2 Input    116 Bit        Muxes := 2     
	   2 Input    115 Bit        Muxes := 1     
	   2 Input    113 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input    111 Bit        Muxes := 2     
	   2 Input    110 Bit        Muxes := 1     
	   2 Input    108 Bit        Muxes := 1     
	   2 Input    107 Bit        Muxes := 1     
	   2 Input    106 Bit        Muxes := 2     
	   2 Input    105 Bit        Muxes := 1     
	   2 Input    103 Bit        Muxes := 1     
	   2 Input    102 Bit        Muxes := 1     
	   2 Input    101 Bit        Muxes := 2     
	   2 Input    100 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     97 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 2     
	   2 Input     95 Bit        Muxes := 1     
	   2 Input     94 Bit        Muxes := 1     
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     92 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 2     
	   2 Input     87 Bit        Muxes := 1     
	   2 Input     86 Bit        Muxes := 1     
	   2 Input     85 Bit        Muxes := 1     
	   2 Input     84 Bit        Muxes := 1     
	   2 Input     83 Bit        Muxes := 2     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     79 Bit        Muxes := 1     
	   2 Input     77 Bit        Muxes := 1     
	   2 Input     76 Bit        Muxes := 2     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     71 Bit        Muxes := 2     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 102   
	   2 Input     11 Bit        Muxes := 178   
	   2 Input     10 Bit        Muxes := 23    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 66    
	   3 Input      8 Bit        Muxes := 65    
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 28    
	   2 Input      3 Bit        Muxes := 16    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 420   
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_9_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_9_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_9_splitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_9_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__6 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              166 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_node_v1_0_10_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
	   4 Input      1 Bit        Muxes := 26    
Module sc_node_v1_0_10_fi_regulator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              178 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_9_exit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_9_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_8_top__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_9_splitter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_9_top__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
Module sc_transaction_regulator_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__5 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__4 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	              166 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_node_v1_0_10_upsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
	   4 Input      1 Bit        Muxes := 26    
Module sc_node_v1_0_10_fi_regulator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	              178 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_dwidth_converter_v2_1_20_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module rd_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_20_a_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module axi_dwidth_converter_v2_1_20_w_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module xpm_cdc_async_rst__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module memory__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module rd_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   8 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_20_r_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_20_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/tmp_571_reg_7684_reg[0]' (FDE) to 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/add_ln415_54_reg_7672_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/tmp_563_reg_7644_reg[0]' (FDE) to 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/add_ln415_53_reg_7632_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/tmp_555_reg_7604_reg[0]' (FDE) to 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/add_ln415_52_reg_7592_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/tmp_547_reg_7564_reg[0]' (FDE) to 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/add_ln415_51_reg_7552_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/tmp_539_reg_7524_reg[0]' (FDE) to 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/add_ln415_50_reg_7512_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/tmp_531_reg_7484_reg[0]' (FDE) to 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/add_ln415_49_reg_7472_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/tmp_523_reg_7444_reg[0]' (FDE) to 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/add_ln415_48_reg_7432_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/tmp_515_reg_7404_reg[0]' (FDE) to 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/add_ln415_47_reg_7392_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/tmp_507_reg_7364_reg[0]' (FDE) to 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/add_ln415_46_reg_7352_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/tmp_499_reg_7324_reg[0]' (FDE) to 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/add_ln415_45_reg_7312_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/tmp_491_reg_7284_reg[0]' (FDE) to 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/add_ln415_44_reg_7272_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/tmp_483_reg_7244_reg[0]' (FDE) to 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/add_ln415_43_reg_7232_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/tmp_475_reg_7204_reg[0]' (FDE) to 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/add_ln415_42_reg_7192_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/tmp_467_reg_7164_reg[0]' (FDE) to 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/add_ln415_41_reg_7152_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/tmp_459_reg_7124_reg[0]' (FDE) to 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/add_ln415_40_reg_7112_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/tmp_451_reg_7084_reg[0]' (FDE) to 'design_1_i/ResNet_0/insti_1_1/grp_fill_fm_buf_bn_16u_s_fu_4179/add_ln415_reg_7072_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ResNet_0/insti_1_1/\grp_fill_fm_buf_bn_16u_s_fu_4179/add_ln1265_7_reg_6761_reg[0] )
DSP Report: Generating DSP ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: register ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/m is absorbed into DSP ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: Generating DSP ResNet_mac_muladdjbC_U509/ResNet_mac_muladdjbC_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register ResNet_mac_muladdjbC_U509/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U509/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: register ResNet_mac_muladdjbC_U509/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U509/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U509/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U509/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U509/ResNet_mac_muladdjbC_DSP48_0_U/m is absorbed into DSP ResNet_mac_muladdjbC_U509/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: Generating DSP ResNet_mac_muladdjbC_U510/ResNet_mac_muladdjbC_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register ResNet_mac_muladdjbC_U510/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U510/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: register ResNet_mac_muladdjbC_U510/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U510/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U510/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U510/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U510/ResNet_mac_muladdjbC_DSP48_0_U/m is absorbed into DSP ResNet_mac_muladdjbC_U510/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: Generating DSP ResNet_mac_muladdjbC_U511/ResNet_mac_muladdjbC_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register ResNet_mac_muladdjbC_U511/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U511/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: register ResNet_mac_muladdjbC_U511/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U511/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U511/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U511/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U511/ResNet_mac_muladdjbC_DSP48_0_U/m is absorbed into DSP ResNet_mac_muladdjbC_U511/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: Generating DSP ResNet_mac_muladdjbC_U512/ResNet_mac_muladdjbC_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register ResNet_mac_muladdjbC_U512/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U512/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: register ResNet_mac_muladdjbC_U512/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U512/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U512/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U512/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U512/ResNet_mac_muladdjbC_DSP48_0_U/m is absorbed into DSP ResNet_mac_muladdjbC_U512/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: Generating DSP ResNet_mac_muladdjbC_U513/ResNet_mac_muladdjbC_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register ResNet_mac_muladdjbC_U513/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U513/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: register ResNet_mac_muladdjbC_U513/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U513/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U513/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U513/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U513/ResNet_mac_muladdjbC_DSP48_0_U/m is absorbed into DSP ResNet_mac_muladdjbC_U513/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: Generating DSP ResNet_mac_muladdjbC_U514/ResNet_mac_muladdjbC_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register ResNet_mac_muladdjbC_U514/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U514/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: register ResNet_mac_muladdjbC_U514/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U514/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U514/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U514/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U514/ResNet_mac_muladdjbC_DSP48_0_U/m is absorbed into DSP ResNet_mac_muladdjbC_U514/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: Generating DSP ResNet_mac_muladdjbC_U515/ResNet_mac_muladdjbC_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register ResNet_mac_muladdjbC_U515/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U515/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: register ResNet_mac_muladdjbC_U515/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U515/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U515/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U515/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U515/ResNet_mac_muladdjbC_DSP48_0_U/m is absorbed into DSP ResNet_mac_muladdjbC_U515/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: Generating DSP ResNet_mac_muladdjbC_U516/ResNet_mac_muladdjbC_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register ResNet_mac_muladdjbC_U516/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U516/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: register ResNet_mac_muladdjbC_U516/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U516/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U516/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U516/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U516/ResNet_mac_muladdjbC_DSP48_0_U/m is absorbed into DSP ResNet_mac_muladdjbC_U516/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: Generating DSP ResNet_mac_muladdjbC_U517/ResNet_mac_muladdjbC_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register ResNet_mac_muladdjbC_U517/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U517/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: register ResNet_mac_muladdjbC_U517/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U517/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U517/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U517/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U517/ResNet_mac_muladdjbC_DSP48_0_U/m is absorbed into DSP ResNet_mac_muladdjbC_U517/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: Generating DSP ResNet_mac_muladdjbC_U518/ResNet_mac_muladdjbC_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register ResNet_mac_muladdjbC_U518/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U518/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: register ResNet_mac_muladdjbC_U518/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U518/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U518/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U518/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U518/ResNet_mac_muladdjbC_DSP48_0_U/m is absorbed into DSP ResNet_mac_muladdjbC_U518/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: Generating DSP ResNet_mac_muladdjbC_U519/ResNet_mac_muladdjbC_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register ResNet_mac_muladdjbC_U519/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U519/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: register ResNet_mac_muladdjbC_U519/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U519/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U519/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U519/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U519/ResNet_mac_muladdjbC_DSP48_0_U/m is absorbed into DSP ResNet_mac_muladdjbC_U519/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: Generating DSP ResNet_mac_muladdjbC_U520/ResNet_mac_muladdjbC_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register ResNet_mac_muladdjbC_U520/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U520/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: register ResNet_mac_muladdjbC_U520/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U520/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U520/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U520/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U520/ResNet_mac_muladdjbC_DSP48_0_U/m is absorbed into DSP ResNet_mac_muladdjbC_U520/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: Generating DSP ResNet_mac_muladdjbC_U521/ResNet_mac_muladdjbC_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register ResNet_mac_muladdjbC_U521/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U521/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: register ResNet_mac_muladdjbC_U521/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U521/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U521/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U521/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U521/ResNet_mac_muladdjbC_DSP48_0_U/m is absorbed into DSP ResNet_mac_muladdjbC_U521/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: Generating DSP ResNet_mac_muladdjbC_U522/ResNet_mac_muladdjbC_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register ResNet_mac_muladdjbC_U522/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U522/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: register ResNet_mac_muladdjbC_U522/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U522/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U522/ResNet_mac_muladdjbC_DSP48_0_U/p is absorbed into DSP ResNet_mac_muladdjbC_U522/ResNet_mac_muladdjbC_DSP48_0_U/p.
DSP Report: operator ResNet_mac_muladdjbC_U522/ResNet_mac_muladdjbC_DSP48_0_U/m is absorbed into DSP ResNet_mac_muladdjbC_U522/ResNet_mac_muladdjbC_DSP48_0_U/p.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_0_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_0_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_0_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_1_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_1_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_1_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_2_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_2_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_2_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_3_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_3_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_3_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_4_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_4_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_4_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_5_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_5_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_5_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_6_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_6_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_6_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_7_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_7_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_7_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_8_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_8_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_8_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_9_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_9_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_9_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_10_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_10_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_10_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_11_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_11_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_11_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_12_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_12_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_12_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_13_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_13_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_13_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_14_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_14_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_14_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_15_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_15_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_15_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_16_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_16_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_17_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_17_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_18_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_18_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_19_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_19_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_20_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_20_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_21_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_21_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_22_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_22_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_23_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_23_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_24_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_24_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_25_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_25_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_26_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_26_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_27_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_27_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_28_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_28_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_29_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_29_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_30_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_30_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_31_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_31_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_32_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_32_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_33_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_33_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_34_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_34_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_35_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_35_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_36_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_36_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_37_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_37_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_38_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_38_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_39_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_39_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_40_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_40_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_41_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_41_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_42_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_42_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_43_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_43_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_44_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_44_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_45_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_45_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_46_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_46_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_47_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_47_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_48_U/ResNet_fm_buf_V_16_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_48_U/ResNet_fm_buf_V_16_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_49_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_49_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_49_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_50_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_50_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_50_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_51_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_51_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_51_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_52_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_52_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_52_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_53_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_53_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_53_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_54_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_54_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_54_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_55_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_55_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_55_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_56_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_56_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_56_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_57_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_57_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_57_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_58_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_58_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_58_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_59_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_59_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_59_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_60_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_60_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_60_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_61_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_61_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_61_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_62_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_62_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_62_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB0/fm_buf_V_63_U/ResNet_fm_buf_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB0/fm_buf_V_63_U/ResNet_fm_buf_V_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "ResNet__GB0/fm_buf_V_63_U/ResNet_fm_buf_V_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Common 17-14] Message 'Synth 8-5542' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-5542' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-5587' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5587' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB2/out_buf0_V_15_U/ResNet_out_buf0_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB2/out_buf0_V_15_U/ResNet_out_buf0_V_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB2/out_buf0_V_14_U/ResNet_out_buf0_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB2/out_buf0_V_14_U/ResNet_out_buf0_V_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB2/out_buf0_V_13_U/ResNet_out_buf0_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB2/out_buf0_V_13_U/ResNet_out_buf0_V_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB2/out_buf0_V_12_U/ResNet_out_buf0_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB2/out_buf0_V_12_U/ResNet_out_buf0_V_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB2/out_buf0_V_11_U/ResNet_out_buf0_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB2/out_buf0_V_11_U/ResNet_out_buf0_V_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB2/out_buf0_V_10_U/ResNet_out_buf0_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB2/out_buf0_V_10_U/ResNet_out_buf0_V_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB2/out_buf0_V_9_U/ResNet_out_buf0_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB2/out_buf0_V_9_U/ResNet_out_buf0_V_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB2/out_buf0_V_8_U/ResNet_out_buf0_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB2/out_buf0_V_8_U/ResNet_out_buf0_V_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB2/out_buf0_V_7_U/ResNet_out_buf0_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB2/out_buf0_V_7_U/ResNet_out_buf0_V_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB2/out_buf0_V_6_U/ResNet_out_buf0_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB2/out_buf0_V_6_U/ResNet_out_buf0_V_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB2/out_buf0_V_5_U/ResNet_out_buf0_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB2/out_buf0_V_5_U/ResNet_out_buf0_V_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB2/out_buf0_V_4_U/ResNet_out_buf0_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB2/out_buf0_V_4_U/ResNet_out_buf0_V_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB2/out_buf0_V_3_U/ResNet_out_buf0_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB2/out_buf0_V_3_U/ResNet_out_buf0_V_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB2/out_buf0_V_2_U/ResNet_out_buf0_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB2/out_buf0_V_2_U/ResNet_out_buf0_V_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB2/out_buf0_V_1_U/ResNet_out_buf0_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB2/out_buf0_V_1_U/ResNet_out_buf0_V_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB2/out_buf0_V_0_U/ResNet_out_buf0_V_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB2/out_buf0_V_0_U/ResNet_out_buf0_V_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB2/input_buf_V_1_U/ResNet_input_buf_xdS_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "ResNet__GB2/input_buf_V_1_U/ResNet_input_buf_xdS_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "ResNet__GB2/input_buf_V_1_U/ResNet_input_buf_xdS_ram_U/ram_reg"
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_64u_s_fu_4255/grp_compute_engine_64_fu_486/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_64u_s_fu_4255/grp_compute_engine_64_fu_467/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_64u_s_fu_4255/grp_compute_engine_64_fu_449/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_64u_s_fu_4255/grp_compute_engine_64_fu_476/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_64u_s_fu_4255/grp_compute_engine_64_fu_458/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_64u_s_fu_4255/grp_compute_engine_64_fu_440/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_16u_s_fu_4585/\grp_compute_engine_64_fu_426/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_32u_s_fu_4625/\grp_compute_engine_64_fu_426/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_16u_s_fu_4392/\grp_compute_engine_64_fu_576/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_16u_s_fu_4392/\tmp_s_reg_2958_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64_64u_s_fu_4255/\zext_ln109_2_reg_1339_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_16u_s_fu_4392/\tmp_s_reg_2958_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64_16u_s_fu_4585/\zext_ln109_8_reg_798_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64_32u_s_fu_4625/\zext_ln109_5_reg_798_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_64u_s_fu_4255/\reg_544_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64_64u_s_fu_4255/\reg_544_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_16u_s_fu_4585/\norm_V_reg_968_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64_16u_s_fu_4585/\norm_V_reg_968_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_32u_s_fu_4625/\norm_V_reg_968_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64_32u_s_fu_4625/\norm_V_reg_968_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_16u_s_fu_4392/\p_Val2_14_reg_3379_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_16u_s_fu_4392/\p_Val2_14_reg_3379_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_16u_s_fu_4392/\tmp_s_reg_2958_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_64u_s_fu_4255/grp_relu_fu_503/\r_V_2_reg_504_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64_64u_s_fu_4255/grp_relu_fu_503/\r_V_2_reg_504_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_16u_s_fu_4585/\grp_relu_fu_448/r_V_2_reg_504_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64_16u_s_fu_4585/\grp_relu_fu_448/r_V_2_reg_504_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_32u_s_fu_4625/\grp_relu_fu_448/r_V_2_reg_504_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64_32u_s_fu_4625/\grp_relu_fu_448/r_V_2_reg_504_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_64u_s_fu_4255/grp_relu_fu_503/\ap_return_int_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_16u_s_fu_4585/\grp_relu_fu_448/ap_return_int_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_32u_s_fu_4625/\grp_relu_fu_448/ap_return_int_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64_64u_s_fu_4255/grp_relu_fu_503/\ap_return_int_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64_16u_s_fu_4585/\grp_relu_fu_448/ap_return_int_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64_32u_s_fu_4625/\grp_relu_fu_448/ap_return_int_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_64u_s_fu_4255/\reg_549_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_16u_s_fu_4585/\op_V_assign_reg_973_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64_32u_s_fu_4625/\op_V_assign_reg_973_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64_64u_s_fu_4255/\reg_549_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64_16u_s_fu_4585/\op_V_assign_reg_973_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64_32u_s_fu_4625/\op_V_assign_reg_973_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-5542' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5587' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pgconv64s2_32u_s_fu_3758/\ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[60] )
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[0]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[1]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[3]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[2]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[6]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[7]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[5]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[4]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[10]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[11]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[9]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[8]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[14]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[15]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[13]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[12]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[18]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[19]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[17]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[16]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[22]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[23]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[21]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[20]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[26]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[27]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[25]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[24]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[30]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[31]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[29]' (FDSE) to 'grp_pgconv64s2_32u_s_fu_3758/ap_phi_reg_pp0_iter0_phi_ln178_reg_529_reg[28]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_757/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_613/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_748/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_604/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_685/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_676/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_802/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_739/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_730/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_667/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_595/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_793/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_721/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_649/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_577/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_784/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_712/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_640/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_568/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_658/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_586/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_775/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_703/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_631/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_559/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_pgconv64s2_32u_s_fu_3758/grp_compute_engine_64_fu_766/\ap_CS_fsm_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1645_reg[6]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1649_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1645_reg[7]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1649_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1645_reg[5]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1649_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1645_reg[4]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1649_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1645_reg[3]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1649_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1637_reg[6]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1641_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1637_reg[7]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1641_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1637_reg[5]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1641_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1637_reg[4]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1641_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1637_reg[3]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1641_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1629_reg[6]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1633_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1629_reg[7]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1633_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1629_reg[5]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1633_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1629_reg[4]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1633_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1629_reg[3]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1633_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1621_reg[6]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1625_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1621_reg[7]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1625_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1621_reg[5]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1625_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1621_reg[4]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1625_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/reg_1621_reg[3]' (FDE) to 'grp_pgconv64s2_32u_s_fu_3758/reg_1625_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln1192_reg_509_reg[7]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/r_V_2_reg_504_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_849/trunc_ln1192_reg_509_reg[7]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_849/r_V_2_reg_504_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_844/trunc_ln1192_reg_509_reg[7]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_844/r_V_2_reg_504_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_839/trunc_ln1192_reg_509_reg[7]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_839/r_V_2_reg_504_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln703_reg_499_reg[0]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/p_Val2_2_reg_493_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln703_reg_499_reg[1]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/p_Val2_2_reg_493_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln703_reg_499_reg[2]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/p_Val2_2_reg_493_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln703_reg_499_reg[3]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/p_Val2_2_reg_493_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln703_reg_499_reg[4]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/p_Val2_2_reg_493_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln703_reg_499_reg[5]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/p_Val2_2_reg_493_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln703_reg_499_reg[6]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/p_Val2_2_reg_493_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln703_reg_499_reg[7]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/p_Val2_2_reg_493_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln703_reg_499_reg[8]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/p_Val2_2_reg_493_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln703_reg_499_reg[9]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/p_Val2_2_reg_493_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln703_reg_499_reg[10]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/p_Val2_2_reg_493_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln1192_reg_509_reg[8]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/r_V_2_reg_504_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln1192_reg_509_reg[9]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/r_V_2_reg_504_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln1192_reg_509_reg[10]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/r_V_2_reg_504_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln1192_reg_509_reg[11]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/r_V_2_reg_504_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln1192_reg_509_reg[12]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/r_V_2_reg_504_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln1192_reg_509_reg[13]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/r_V_2_reg_504_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln1192_reg_509_reg[14]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/r_V_2_reg_504_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln1192_reg_509_reg[15]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/r_V_2_reg_504_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln1192_reg_509_reg[16]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/r_V_2_reg_504_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln1192_reg_509_reg[17]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/r_V_2_reg_504_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln1192_reg_509_reg[18]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/r_V_2_reg_504_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln1192_reg_509_reg[19]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/r_V_2_reg_504_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/trunc_ln1192_reg_509_reg[6]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_854/r_V_2_reg_504_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_849/trunc_ln703_reg_499_reg[0]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_849/p_Val2_2_reg_493_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_849/trunc_ln703_reg_499_reg[1]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_849/p_Val2_2_reg_493_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_849/trunc_ln703_reg_499_reg[2]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_849/p_Val2_2_reg_493_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_849/trunc_ln703_reg_499_reg[3]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_849/p_Val2_2_reg_493_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_849/trunc_ln703_reg_499_reg[4]' (FD) to 'grp_pgconv64s2_32u_s_fu_3758/grp_relu_fu_849/p_Val2_2_reg_493_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB4/conv1_out_15_U/ResNet_conv1_out_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB4/conv1_out_15_U/ResNet_conv1_out_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB4/conv1_out_14_U/ResNet_conv1_out_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB4/conv1_out_14_U/ResNet_conv1_out_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB4/conv1_out_13_U/ResNet_conv1_out_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB4/conv1_out_13_U/ResNet_conv1_out_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB4/conv1_out_12_U/ResNet_conv1_out_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB4/conv1_out_12_U/ResNet_conv1_out_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB4/conv1_out_11_U/ResNet_conv1_out_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB4/conv1_out_11_U/ResNet_conv1_out_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB4/conv1_out_10_U/ResNet_conv1_out_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB4/conv1_out_10_U/ResNet_conv1_out_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB4/conv1_out_9_U/ResNet_conv1_out_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB4/conv1_out_9_U/ResNet_conv1_out_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB4/conv1_out_8_U/ResNet_conv1_out_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB4/conv1_out_8_U/ResNet_conv1_out_0_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB4/conv1_out_7_U/ResNet_conv1_out_4_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "ResNet__GB4/conv1_out_7_U/ResNet_conv1_out_4_ram_U/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB4/conv1_out_6_U/ResNet_conv1_out_4_ram_U/ram_reg"'.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ResNet__GB4/conv1_out_5_U/ResNet_conv1_out_4_ram_U/ram_reg"'.
INFO: [Common 17-14] Message 'Synth 8-5779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "data1011" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module ResNet_BUS32_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module ResNet_BUS32_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module ResNet_IMG_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module ResNet_IMG_m_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module ResNet_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module ResNet_AXILiteS_s_axi.
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg' and it is trimmed from '47' to '16' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/sc_util_v1_0_vl_rfs.sv:3457]
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg_reg' and it is trimmed from '33' to '2' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/sc_util_v1_0_vl_rfs.sv:3457]
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg' and it is trimmed from '47' to '16' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/sc_util_v1_0_vl_rfs.sv:3457]
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg_reg' and it is trimmed from '33' to '2' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/sc_util_v1_0_vl_rfs.sv:3457]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module design_1_axi_smc_3.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module design_1_axi_smc_3.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module design_1_axi_smc_3.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module design_1_axi_smc_3.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module design_1_axi_smc_3.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module design_1_axi_smc_3.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module design_1_axi_smc_3.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module design_1_axi_smc_3.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module design_1_axi_smc_3.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module design_1_axi_smc_3.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module design_1_axi_smc_3.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module design_1_axi_smc_3.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module design_1_axi_smc_1_2.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module design_1_axi_smc_1_2.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module design_1_axi_smc_1_2.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module design_1_axi_smc_1_2.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module design_1_axi_smc_1_2.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module design_1_axi_smc_1_2.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module design_1_axi_smc_1_2.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module design_1_axi_smc_1_2.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module design_1_axi_smc_1_2.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module design_1_axi_smc_1_2.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module design_1_axi_smc_1_2.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module design_1_axi_smc_1_2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:03:01 . Memory (MB): peak = 2694.129 ; gain = 1270.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|ResNet_conv1_weigwdI_rom | p_0_out    | 1024x1        | LUT            | 
|ResNet_conv1_weigwdI_rom | p_0_out    | 1024x1        | LUT            | 
|ResNet_conv1_weigwdI_rom | p_0_out    | 1024x1        | LUT            | 
|ResNet_conv1_weigwdI_rom | p_0_out    | 1024x1        | LUT            | 
|ResNet_conv1_weigwdI_rom | p_0_out    | 1024x1        | LUT            | 
|ResNet_conv1_weigwdI_rom | p_0_out    | 1024x1        | LUT            | 
|ResNet_conv1_weigwdI_rom | p_0_out    | 1024x1        | LUT            | 
|ResNet_conv1_weigwdI_rom | p_0_out    | 1024x1        | LUT            | 
|ResNet_conv1_weigwdI_rom | p_0_out    | 1024x1        | LUT            | 
|ResNet_conv1_weigwdI_rom | p_0_out    | 1024x1        | LUT            | 
|ResNet_conv1_weigwdI_rom | p_0_out    | 1024x1        | LUT            | 
|ResNet_conv1_weigwdI_rom | p_0_out    | 1024x1        | LUT            | 
|ResNet_conv1_weigwdI_rom | p_0_out    | 1024x1        | LUT            | 
|ResNet_conv1_weigwdI_rom | p_0_out    | 1024x1        | LUT            | 
|ResNet_conv1_weigwdI_rom | p_0_out    | 1024x1        | LUT            | 
|ResNet_conv1_weigwdI_rom | p_0_out    | 1024x1        | LUT            | 
|compute_engine_64eOg_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_64eOg_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_64eOg_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_64eOg_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_64eOg_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_64eOg_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_64eOg_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_64eOg_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_64eOg_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_64eOg_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_64eOg_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_64eOg_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_64eOg_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_64eOg_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_64eOg_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_64eOg_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_16bkb_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_16bkb_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_16bkb_rom | p_0_out    | 16x3          | LUT            | 
|compute_engine_16bkb_rom | p_0_out    | 16x3          | LUT            | 
|matmul_linear_weikbM_rom | p_0_out    | 64x1          | LUT            | 
+-------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+---------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name          | RTL Object                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ResNet__GB0          | fm_buf_V_0_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_1_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_2_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_3_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_4_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_5_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_6_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_7_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_8_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_9_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_10_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_11_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_12_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_13_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_14_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_15_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_16_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_17_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_18_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_19_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_20_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_21_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_22_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_23_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_24_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_25_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_26_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_27_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_28_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_29_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_30_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_31_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_32_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_33_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_34_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_35_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_36_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_37_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_38_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_39_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_40_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_41_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_42_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_43_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_44_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_45_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_46_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_47_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_48_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_49_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_50_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_51_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_52_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_53_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_54_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_55_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_56_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_57_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_58_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_59_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_60_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_61_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_62_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_63_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB2          | out_buf0_V_15_U/ResNet_out_buf0_V_0_ram_U/ram_reg  | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_14_U/ResNet_out_buf0_V_0_ram_U/ram_reg  | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_13_U/ResNet_out_buf0_V_0_ram_U/ram_reg  | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_12_U/ResNet_out_buf0_V_0_ram_U/ram_reg  | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_11_U/ResNet_out_buf0_V_0_ram_U/ram_reg  | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_10_U/ResNet_out_buf0_V_0_ram_U/ram_reg  | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_9_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_8_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_7_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_6_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_5_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_4_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_3_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_2_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_1_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_0_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | input_buf_V_1_U/ResNet_input_buf_xdS_ram_U/ram_reg | 128 x 64(READ_FIRST)   | W | R | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|ResNet__GB4          | conv1_out_15_U/ResNet_conv1_out_0_ram_U/ram_reg    | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_14_U/ResNet_conv1_out_0_ram_U/ram_reg    | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_13_U/ResNet_conv1_out_0_ram_U/ram_reg    | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_12_U/ResNet_conv1_out_0_ram_U/ram_reg    | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_11_U/ResNet_conv1_out_0_ram_U/ram_reg    | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_10_U/ResNet_conv1_out_0_ram_U/ram_reg    | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_9_U/ResNet_conv1_out_0_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_8_U/ResNet_conv1_out_0_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_7_U/ResNet_conv1_out_4_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W |   | 1 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_6_U/ResNet_conv1_out_4_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W |   | 1 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_5_U/ResNet_conv1_out_4_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W |   | 1 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_4_U/ResNet_conv1_out_4_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W |   | 1 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_3_U/ResNet_conv1_out_0_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_2_U/ResNet_conv1_out_0_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_1_U/ResNet_conv1_out_0_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_0_U/ResNet_conv1_out_0_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | image_buf_5_V_U/ResNet_image_buf_Ee0_ram_U/ram_reg | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet__GB4          | image_buf_4_V_U/ResNet_image_buf_Ee0_ram_U/ram_reg | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet__GB4          | image_buf_3_V_U/ResNet_image_buf_Ee0_ram_U/ram_reg | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet__GB4          | image_buf_2_V_U/ResNet_image_buf_Ee0_ram_U/ram_reg | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet__GB4          | image_buf_1_V_U/ResNet_image_buf_Ee0_ram_U/ram_reg | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet__GB4          | image_buf_0_V_U/ResNet_image_buf_Ee0_ram_U/ram_reg | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet_BUS32_m_axi_U | bus_write/buff_wdata/mem_reg                       | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|ResNet_IMG_m_axi_U   | bus_read/buff_rdata/mem_reg                        | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+---------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                          | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|ResNet__GB4                                                                                                                                                                          | conv1_weight_buf_15_U/ResNet_conv1_weigKfY_ram_U/ram_reg                      | User Attribute | 16 x 2               | RAM16X1D x 2	  | 
|ResNet__GB4                                                                                                                                                                          | conv1_weight_buf_14_U/ResNet_conv1_weigKfY_ram_U/ram_reg                      | User Attribute | 16 x 2               | RAM16X1D x 2	  | 
|ResNet__GB4                                                                                                                                                                          | conv1_weight_buf_13_U/ResNet_conv1_weigKfY_ram_U/ram_reg                      | User Attribute | 16 x 2               | RAM16X1D x 2	  | 
|ResNet__GB4                                                                                                                                                                          | conv1_weight_buf_12_U/ResNet_conv1_weigKfY_ram_U/ram_reg                      | User Attribute | 16 x 2               | RAM16X1D x 2	  | 
|ResNet__GB4                                                                                                                                                                          | conv1_weight_buf_11_U/ResNet_conv1_weigKfY_ram_U/ram_reg                      | User Attribute | 16 x 2               | RAM16X1D x 2	  | 
|ResNet__GB4                                                                                                                                                                          | conv1_weight_buf_10_U/ResNet_conv1_weigKfY_ram_U/ram_reg                      | User Attribute | 16 x 2               | RAM16X1D x 2	  | 
|ResNet__GB4                                                                                                                                                                          | conv1_weight_buf_9_s_U/ResNet_conv1_weigKfY_ram_U/ram_reg                     | User Attribute | 16 x 2               | RAM16X1D x 2	  | 
|ResNet__GB4                                                                                                                                                                          | conv1_weight_buf_8_s_U/ResNet_conv1_weigKfY_ram_U/ram_reg                     | User Attribute | 16 x 2               | RAM16X1D x 2	  | 
|ResNet__GB4                                                                                                                                                                          | conv1_weight_buf_7_s_U/ResNet_conv1_weigKfY_ram_U/ram_reg                     | User Attribute | 16 x 2               | RAM16X1D x 2	  | 
|ResNet__GB4                                                                                                                                                                          | conv1_weight_buf_6_s_U/ResNet_conv1_weigKfY_ram_U/ram_reg                     | User Attribute | 16 x 2               | RAM16X1D x 2	  | 
|ResNet__GB4                                                                                                                                                                          | conv1_weight_buf_5_s_U/ResNet_conv1_weigKfY_ram_U/ram_reg                     | User Attribute | 16 x 2               | RAM16X1D x 2	  | 
|ResNet__GB4                                                                                                                                                                          | conv1_weight_buf_4_s_U/ResNet_conv1_weigKfY_ram_U/ram_reg                     | User Attribute | 16 x 2               | RAM16X1D x 2	  | 
|ResNet__GB4                                                                                                                                                                          | conv1_weight_buf_3_s_U/ResNet_conv1_weigKfY_ram_U/ram_reg                     | User Attribute | 16 x 2               | RAM16X1D x 2	  | 
|ResNet__GB4                                                                                                                                                                          | conv1_weight_buf_2_s_U/ResNet_conv1_weigKfY_ram_U/ram_reg                     | User Attribute | 16 x 2               | RAM16X1D x 2	  | 
|ResNet__GB4                                                                                                                                                                          | conv1_weight_buf_1_s_U/ResNet_conv1_weigKfY_ram_U/ram_reg                     | User Attribute | 16 x 2               | RAM16X1D x 2	  | 
|ResNet__GB4                                                                                                                                                                          | conv1_weight_buf_0_s_U/ResNet_conv1_weigKfY_ram_U/ram_reg                     | User Attribute | 16 x 2               | RAM16X1D x 2	  | 
|axi_smc/\inst/s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 156             | RAM32M16 x 12	 | 
|axi_smc/\inst/s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 156             | RAM32M16 x 12	 | 
|axi_smc/\inst/s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 23              | RAM32M16 x 2	  | 
|axi_smc/\inst/s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 166             | RAM32M16 x 12	 | 
|axi_smc/\inst/s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 178             | RAM32M16 x 13	 | 
|axi_smc_1/\inst/s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 156             | RAM32M16 x 12	 | 
|axi_smc_1/\inst/s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 156             | RAM32M16 x 12	 | 
|axi_smc_1/\inst/s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 23              | RAM32M16 x 2	  | 
|axi_smc_1/\inst/s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 166             | RAM32M16 x 12	 | 
|axi_smc_1/\inst/s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 178             | RAM32M16 x 13	 | 
|ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst           | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1	  | 
|ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                           | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3	  | 
|ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                             | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3	  | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fill_fm_buf_bn_64u_s | C'+A*B2     | 12     | 12     | 20     | -      | 24     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|fill_fm_buf_bn_64u_s | C'+A*B2     | 12     | 12     | 20     | -      | 24     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|fill_fm_buf_bn_64u_s | C'+A*B2     | 12     | 12     | 20     | -      | 24     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|fill_fm_buf_bn_64u_s | C'+A*B2     | 12     | 12     | 20     | -      | 24     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|fill_fm_buf_bn_64u_s | C'+A*B2     | 12     | 12     | 20     | -      | 24     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|fill_fm_buf_bn_64u_s | C'+A*B2     | 12     | 12     | 20     | -      | 24     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|fill_fm_buf_bn_64u_s | C'+A*B2     | 12     | 12     | 20     | -      | 24     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|fill_fm_buf_bn_64u_s | C'+A*B2     | 12     | 12     | 20     | -      | 24     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|fill_fm_buf_bn_64u_s | C'+A*B2     | 12     | 12     | 20     | -      | 24     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|fill_fm_buf_bn_64u_s | C'+A*B2     | 12     | 12     | 20     | -      | 24     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|fill_fm_buf_bn_64u_s | C'+A*B2     | 12     | 12     | 20     | -      | 24     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|fill_fm_buf_bn_64u_s | C'+A*B2     | 12     | 12     | 20     | -      | 24     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|fill_fm_buf_bn_64u_s | C'+A*B2     | 12     | 12     | 20     | -      | 24     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|fill_fm_buf_bn_64u_s | C'+A*B2     | 12     | 12     | 20     | -      | 24     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|fill_fm_buf_bn_64u_s | C'+A*B2     | 12     | 12     | 20     | -      | 24     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ResNet__GB0   |           1|     12000|
|2     |ResNet__GB1   |           1|      3841|
|3     |ResNet__GB2   |           1|     10910|
|4     |ResNet__GB3   |           1|      1859|
|5     |ResNet__GB4   |           1|     15934|
|6     |ResNet__GB5   |           1|     11620|
|7     |design_1__GC0 |           1|     11902|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:01 ; elapsed = 00:03:17 . Memory (MB): peak = 3526.465 ; gain = 2102.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:17 ; elapsed = 00:04:33 . Memory (MB): peak = 3834.488 ; gain = 2410.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name          | RTL Object                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ResNet__GB2          | out_buf0_V_15_U/ResNet_out_buf0_V_0_ram_U/ram_reg  | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_14_U/ResNet_out_buf0_V_0_ram_U/ram_reg  | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_13_U/ResNet_out_buf0_V_0_ram_U/ram_reg  | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_12_U/ResNet_out_buf0_V_0_ram_U/ram_reg  | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_11_U/ResNet_out_buf0_V_0_ram_U/ram_reg  | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_10_U/ResNet_out_buf0_V_0_ram_U/ram_reg  | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_9_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_8_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_7_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_6_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_5_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_4_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_3_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_2_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_1_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | out_buf0_V_0_U/ResNet_out_buf0_V_0_ram_U/ram_reg   | 128 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB2          | input_buf_V_1_U/ResNet_input_buf_xdS_ram_U/ram_reg | 128 x 64(READ_FIRST)   | W | R | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|ResNet__GB0          | fm_buf_V_0_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_1_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_2_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_3_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_4_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_5_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_6_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_7_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_8_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_9_U/ResNet_fm_buf_V_0_ram_U/ram_reg       | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_10_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_11_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_12_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_13_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_14_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_15_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_16_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_17_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_18_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_19_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_20_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_21_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_22_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_23_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_24_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_25_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_26_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_27_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_28_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_29_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_30_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_31_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_32_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_33_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_34_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_35_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_36_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_37_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_38_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_39_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_40_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_41_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_42_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_43_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_44_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_45_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_46_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_47_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_48_U/ResNet_fm_buf_V_16_ram_U/ram_reg     | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_49_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_50_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_51_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_52_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_53_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_54_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_55_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_56_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_57_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_58_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_59_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_60_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_61_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_62_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB0          | fm_buf_V_63_U/ResNet_fm_buf_V_0_ram_U/ram_reg      | 2 K x 12(NO_CHANGE)    | W |   | 2 K x 12(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|ResNet__GB4          | conv1_out_15_U/ResNet_conv1_out_0_ram_U/ram_reg    | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_14_U/ResNet_conv1_out_0_ram_U/ram_reg    | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_13_U/ResNet_conv1_out_0_ram_U/ram_reg    | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_12_U/ResNet_conv1_out_0_ram_U/ram_reg    | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_11_U/ResNet_conv1_out_0_ram_U/ram_reg    | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_10_U/ResNet_conv1_out_0_ram_U/ram_reg    | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_9_U/ResNet_conv1_out_0_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_8_U/ResNet_conv1_out_0_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_7_U/ResNet_conv1_out_4_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W |   | 1 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_6_U/ResNet_conv1_out_4_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W |   | 1 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_5_U/ResNet_conv1_out_4_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W |   | 1 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_4_U/ResNet_conv1_out_4_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W |   | 1 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_3_U/ResNet_conv1_out_0_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_2_U/ResNet_conv1_out_0_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_1_U/ResNet_conv1_out_0_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | conv1_out_0_U/ResNet_conv1_out_0_ram_U/ram_reg     | 1 K x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|ResNet__GB4          | image_buf_5_V_U/ResNet_image_buf_Ee0_ram_U/ram_reg | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet__GB4          | image_buf_4_V_U/ResNet_image_buf_Ee0_ram_U/ram_reg | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet__GB4          | image_buf_3_V_U/ResNet_image_buf_Ee0_ram_U/ram_reg | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet__GB4          | image_buf_2_V_U/ResNet_image_buf_Ee0_ram_U/ram_reg | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet__GB4          | image_buf_1_V_U/ResNet_image_buf_Ee0_ram_U/ram_reg | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet__GB4          | image_buf_0_V_U/ResNet_image_buf_Ee0_ram_U/ram_reg | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|ResNet_BUS32_m_axi_U | bus_write/buff_wdata/mem_reg                       | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|ResNet_IMG_m_axi_U   | bus_read/buff_rdata/mem_reg                        | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+---------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                          | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|axi_smc/\inst/s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 156             | RAM32M16 x 12	 | 
|axi_smc/\inst/s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 156             | RAM32M16 x 12	 | 
|axi_smc/\inst/s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 23              | RAM32M16 x 2	  | 
|axi_smc/\inst/s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 166             | RAM32M16 x 12	 | 
|axi_smc/\inst/s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst    | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 178             | RAM32M16 x 13	 | 
|axi_smc_1/\inst/s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 156             | RAM32M16 x 12	 | 
|axi_smc_1/\inst/s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 156             | RAM32M16 x 12	 | 
|axi_smc_1/\inst/s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 23              | RAM32M16 x 2	  | 
|axi_smc_1/\inst/s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 166             | RAM32M16 x 12	 | 
|axi_smc_1/\inst/s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 178             | RAM32M16 x 13	 | 
|ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst           | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1	  | 
|ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                           | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3	  | 
|ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                             | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3	  | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |ResNet__GB1             |           1|      3841|
|2     |ResNet__GB2             |           1|      7993|
|3     |ResNet__GB3             |           1|      1859|
|4     |design_1__GC0           |           1|     11902|
|5     |design_1_ResNet_0_5_GT0 |           1|     38859|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_1_2/out_buf0_V_15_U/ResNet_out_buf0_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_1_2/out_buf0_V_14_U/ResNet_out_buf0_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_1_2/out_buf0_V_13_U/ResNet_out_buf0_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_1_2/out_buf0_V_12_U/ResNet_out_buf0_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_1_2/out_buf0_V_11_U/ResNet_out_buf0_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_1_2/out_buf0_V_10_U/ResNet_out_buf0_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_1_2/out_buf0_V_9_U/ResNet_out_buf0_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_1_2/out_buf0_V_8_U/ResNet_out_buf0_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_1_2/out_buf0_V_7_U/ResNet_out_buf0_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_1_2/out_buf0_V_6_U/ResNet_out_buf0_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_1_2/out_buf0_V_5_U/ResNet_out_buf0_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_1_2/out_buf0_V_4_U/ResNet_out_buf0_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_1_2/out_buf0_V_3_U/ResNet_out_buf0_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_1_2/out_buf0_V_2_U/ResNet_out_buf0_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_1_2/out_buf0_V_1_U/ResNet_out_buf0_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_1_2/out_buf0_V_0_U/ResNet_out_buf0_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_0_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_1_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_2_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_3_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_4_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_5_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_6_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_7_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_8_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_9_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_10_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_11_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_12_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_13_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_14_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_15_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_16_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_17_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_18_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_19_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_20_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_21_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_22_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_23_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_24_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_25_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_26_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_27_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_28_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_29_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_30_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_31_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_32_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_33_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_34_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_35_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_36_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_37_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_38_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_39_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_40_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_41_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_42_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_43_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_44_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_45_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_46_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_47_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_48_U/ResNet_fm_buf_V_16_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_49_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_50_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_51_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_52_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_53_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_54_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_55_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_56_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_57_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_58_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_59_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_60_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_61_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_62_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/fm_buf_V_63_U/ResNet_fm_buf_V_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/conv1_out_15_U/ResNet_conv1_out_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/conv1_out_14_U/ResNet_conv1_out_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/conv1_out_13_U/ResNet_conv1_out_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/conv1_out_12_U/ResNet_conv1_out_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/conv1_out_11_U/ResNet_conv1_out_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/conv1_out_10_U/ResNet_conv1_out_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/conv1_out_9_U/ResNet_conv1_out_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/conv1_out_8_U/ResNet_conv1_out_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/conv1_out_7_U/ResNet_conv1_out_4_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/conv1_out_6_U/ResNet_conv1_out_4_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/conv1_out_5_U/ResNet_conv1_out_4_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/conv1_out_4_U/ResNet_conv1_out_4_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/conv1_out_3_U/ResNet_conv1_out_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/conv1_out_2_U/ResNet_conv1_out_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/conv1_out_1_U/ResNet_conv1_out_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/conv1_out_0_U/ResNet_conv1_out_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/image_buf_5_V_U/ResNet_image_buf_Ee0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/image_buf_5_V_U/ResNet_image_buf_Ee0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/image_buf_4_V_U/ResNet_image_buf_Ee0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/ResNet_0/insti_0/inst/image_buf_4_V_U/ResNet_image_buf_Ee0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:31 ; elapsed = 00:05:10 . Memory (MB): peak = 3842.031 ; gain = 2418.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |ResNet__GB1             |           1|      2333|
|2     |ResNet__GB2             |           1|      1931|
|3     |ResNet__GB3             |           1|      1267|
|4     |design_1__GC0           |           1|      6416|
|5     |design_1_ResNet_0_5_GT0 |           1|     21151|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \inst/fm_buf_V_49_we0  is driving 60 big block pins (URAM, BRAM and DSP loads). Created 15 replicas of its driver. 
INFO: [Synth 8-6064] Net n_1_11989 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 16 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/fm_buf_V_52_ce1  is driving 60 big block pins (URAM, BRAM and DSP loads). Created 15 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/fm_buf_V_16_ce1  is driving 60 big block pins (URAM, BRAM and DSP loads). Created 15 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/fm_buf_V_0_ce1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 16 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/fm_buf_V_0_we0  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 16 replicas of its driver. 
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1894]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1894]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Aperture/Git/ResNetVivado/ResNetVivado.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:42 ; elapsed = 00:05:21 . Memory (MB): peak = 3842.031 ; gain = 2418.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:43 ; elapsed = 00:05:21 . Memory (MB): peak = 3842.031 ; gain = 2418.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:50 ; elapsed = 00:05:29 . Memory (MB): peak = 3842.031 ; gain = 2418.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:50 ; elapsed = 00:05:29 . Memory (MB): peak = 3842.031 ; gain = 2418.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:50 ; elapsed = 00:05:29 . Memory (MB): peak = 3842.031 ; gain = 2418.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:51 ; elapsed = 00:05:30 . Memory (MB): peak = 3842.031 ; gain = 2418.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_ResNet_0_5 | inst/icmp_ln89_reg_21645_pp0_iter8_reg_reg[0]     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_ResNet_0_5 | inst/select_ln93_1_reg_21677_pp0_iter8_reg_reg[5] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_ResNet_0_5 | inst/select_ln93_1_reg_21677_pp0_iter8_reg_reg[4] | 7      | 5     | NO           | NO                 | NO                | 5      | 0       | 
|design_1_ResNet_0_5 | inst/select_ln89_1_reg_21667_pp0_iter8_reg_reg[4] | 7      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|design_1_ResNet_0_5 | inst/select_ln93_reg_21673_pp0_iter9_reg_reg[2]   | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
+--------------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]     | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]     | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]     | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | shift_reg_reg  | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__9     | memory_reg[3]  | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__10    | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__12    | memory_reg[31] | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG_PS         |     1|
|2     |CARRY8          |   916|
|3     |DSP_ALU         |    15|
|4     |DSP_A_B_DATA    |    15|
|5     |DSP_C_DATA      |    15|
|6     |DSP_MULTIPLIER  |    15|
|7     |DSP_M_DATA      |    15|
|8     |DSP_OUTPUT      |    15|
|9     |DSP_PREADD      |    15|
|10    |DSP_PREADD_DATA |    15|
|11    |LUT1            |  2432|
|12    |LUT2            |  3817|
|13    |LUT3            |  3330|
|14    |LUT4            |  2615|
|15    |LUT5            |  2488|
|16    |LUT6            |  4312|
|17    |MUXF7           |    32|
|18    |MUXF8           |     8|
|19    |PS8             |     1|
|20    |RAM16X1D        |    16|
|21    |RAM32M16        |   109|
|22    |RAMB18E2        |    28|
|23    |RAMB18E2_1      |    10|
|24    |RAMB18E2_2      |     2|
|25    |RAMB36E2        |    31|
|26    |RAMB36E2_1      |    33|
|27    |SRL16           |     3|
|28    |SRL16E          |   161|
|29    |SRLC32E         |    35|
|30    |FDCE            |    69|
|31    |FDPE            |    33|
|32    |FDR             |    16|
|33    |FDRE            | 10541|
|34    |FDSE            |  1600|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------+
|      |Instance                                                                                            |Module                                                                  |Cells |
+------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------+
|1     |top                                                                                                 |                                                                        | 32759|
|2     |  design_1_i                                                                                        |design_1                                                                | 32759|
|3     |    ResNet_0                                                                                        |design_1_ResNet_0_5                                                     | 26058|
|4     |      inst                                                                                          |ResNet                                                                  | 26058|
|5     |        ResNet_AXILiteS_s_axi_U                                                                     |ResNet_AXILiteS_s_axi                                                   |   242|
|6     |        ResNet_BUS32_m_axi_U                                                                        |ResNet_BUS32_m_axi                                                      |   929|
|7     |          bus_read                                                                                  |ResNet_BUS32_m_axi_read                                                 |    35|
|8     |            buff_rdata                                                                              |ResNet_BUS32_m_axi_buffer__parameterized0                               |    29|
|9     |            rs_rdata                                                                                |ResNet_BUS32_m_axi_reg_slice__parameterized0                            |     5|
|10    |          bus_write                                                                                 |ResNet_BUS32_m_axi_write                                                |   875|
|11    |            buff_wdata                                                                              |ResNet_BUS32_m_axi_buffer                                               |   177|
|12    |            \bus_equal_gen.fifo_burst                                                               |ResNet_BUS32_m_axi_fifo                                                 |    34|
|13    |            fifo_resp                                                                               |ResNet_BUS32_m_axi_fifo__parameterized1                                 |    55|
|14    |            fifo_resp_to_user                                                                       |ResNet_BUS32_m_axi_fifo__parameterized2                                 |    14|
|15    |            fifo_wreq                                                                               |ResNet_BUS32_m_axi_fifo__parameterized0                                 |    92|
|16    |            rs_wreq                                                                                 |ResNet_BUS32_m_axi_reg_slice                                            |   101|
|17    |          wreq_throttl                                                                              |ResNet_BUS32_m_axi_throttl                                              |    19|
|18    |        ResNet_IMG_m_axi_U                                                                          |ResNet_IMG_m_axi                                                        |   962|
|19    |          bus_read                                                                                  |ResNet_IMG_m_axi_read                                                   |   962|
|20    |            buff_rdata                                                                              |ResNet_IMG_m_axi_buffer__parameterized0                                 |   173|
|21    |            \bus_wide_gen.fifo_burst                                                                |ResNet_IMG_m_axi_fifo                                                   |    75|
|22    |            fifo_rctl                                                                               |ResNet_IMG_m_axi_fifo__parameterized1                                   |    20|
|23    |            fifo_rreq                                                                               |ResNet_IMG_m_axi_fifo__parameterized0                                   |   111|
|24    |            rs_rdata                                                                                |ResNet_IMG_m_axi_reg_slice__parameterized0                              |    64|
|25    |            rs_rreq                                                                                 |ResNet_IMG_m_axi_reg_slice                                              |   122|
|26    |        conv1_out_0_U                                                                               |ResNet_conv1_out_0                                                      |     1|
|27    |          ResNet_conv1_out_0_ram_U                                                                  |ResNet_conv1_out_0_ram_473                                              |     1|
|28    |        conv1_out_10_U                                                                              |ResNet_conv1_out_0_139                                                  |     1|
|29    |          ResNet_conv1_out_0_ram_U                                                                  |ResNet_conv1_out_0_ram_472                                              |     1|
|30    |        conv1_out_11_U                                                                              |ResNet_conv1_out_0_140                                                  |     1|
|31    |          ResNet_conv1_out_0_ram_U                                                                  |ResNet_conv1_out_0_ram_471                                              |     1|
|32    |        conv1_out_12_U                                                                              |ResNet_conv1_out_0_141                                                  |     7|
|33    |          ResNet_conv1_out_0_ram_U                                                                  |ResNet_conv1_out_0_ram_470                                              |     7|
|34    |        conv1_out_13_U                                                                              |ResNet_conv1_out_0_142                                                  |     6|
|35    |          ResNet_conv1_out_0_ram_U                                                                  |ResNet_conv1_out_0_ram_469                                              |     6|
|36    |        conv1_out_14_U                                                                              |ResNet_conv1_out_0_143                                                  |     6|
|37    |          ResNet_conv1_out_0_ram_U                                                                  |ResNet_conv1_out_0_ram_468                                              |     6|
|38    |        conv1_out_15_U                                                                              |ResNet_conv1_out_0_144                                                  |     6|
|39    |          ResNet_conv1_out_0_ram_U                                                                  |ResNet_conv1_out_0_ram_467                                              |     6|
|40    |        conv1_out_1_U                                                                               |ResNet_conv1_out_0_145                                                  |     1|
|41    |          ResNet_conv1_out_0_ram_U                                                                  |ResNet_conv1_out_0_ram_466                                              |     1|
|42    |        conv1_out_2_U                                                                               |ResNet_conv1_out_0_146                                                  |     1|
|43    |          ResNet_conv1_out_0_ram_U                                                                  |ResNet_conv1_out_0_ram_465                                              |     1|
|44    |        conv1_out_3_U                                                                               |ResNet_conv1_out_0_147                                                  |     1|
|45    |          ResNet_conv1_out_0_ram_U                                                                  |ResNet_conv1_out_0_ram_464                                              |     1|
|46    |        conv1_out_4_U                                                                               |ResNet_conv1_out_4                                                      |     9|
|47    |          ResNet_conv1_out_4_ram_U                                                                  |ResNet_conv1_out_4_ram_463                                              |     9|
|48    |        conv1_out_5_U                                                                               |ResNet_conv1_out_4_148                                                  |     1|
|49    |          ResNet_conv1_out_4_ram_U                                                                  |ResNet_conv1_out_4_ram_462                                              |     1|
|50    |        conv1_out_6_U                                                                               |ResNet_conv1_out_4_149                                                  |     1|
|51    |          ResNet_conv1_out_4_ram_U                                                                  |ResNet_conv1_out_4_ram_461                                              |     1|
|52    |        conv1_out_7_U                                                                               |ResNet_conv1_out_4_150                                                  |     1|
|53    |          ResNet_conv1_out_4_ram_U                                                                  |ResNet_conv1_out_4_ram                                                  |     1|
|54    |        conv1_out_8_U                                                                               |ResNet_conv1_out_0_151                                                  |     2|
|55    |          ResNet_conv1_out_0_ram_U                                                                  |ResNet_conv1_out_0_ram_460                                              |     2|
|56    |        conv1_out_9_U                                                                               |ResNet_conv1_out_0_152                                                  |     1|
|57    |          ResNet_conv1_out_0_ram_U                                                                  |ResNet_conv1_out_0_ram                                                  |     1|
|58    |        conv1_weight_V_U                                                                            |ResNet_conv1_weigwdI                                                    |   277|
|59    |          ResNet_conv1_weigwdI_rom_U                                                                |ResNet_conv1_weigwdI_rom                                                |   261|
|60    |        conv1_weight_buf_0_s_U                                                                      |ResNet_conv1_weigKfY                                                    |     7|
|61    |          ResNet_conv1_weigKfY_ram_U                                                                |ResNet_conv1_weigKfY_ram_459                                            |     7|
|62    |        conv1_weight_buf_10_U                                                                       |ResNet_conv1_weigKfY_153                                                |     4|
|63    |          ResNet_conv1_weigKfY_ram_U                                                                |ResNet_conv1_weigKfY_ram_458                                            |     4|
|64    |        conv1_weight_buf_11_U                                                                       |ResNet_conv1_weigKfY_154                                                |     4|
|65    |          ResNet_conv1_weigKfY_ram_U                                                                |ResNet_conv1_weigKfY_ram_457                                            |     4|
|66    |        conv1_weight_buf_12_U                                                                       |ResNet_conv1_weigKfY_155                                                |     4|
|67    |          ResNet_conv1_weigKfY_ram_U                                                                |ResNet_conv1_weigKfY_ram_456                                            |     4|
|68    |        conv1_weight_buf_13_U                                                                       |ResNet_conv1_weigKfY_156                                                |     4|
|69    |          ResNet_conv1_weigKfY_ram_U                                                                |ResNet_conv1_weigKfY_ram_455                                            |     4|
|70    |        conv1_weight_buf_14_U                                                                       |ResNet_conv1_weigKfY_157                                                |     4|
|71    |          ResNet_conv1_weigKfY_ram_U                                                                |ResNet_conv1_weigKfY_ram_454                                            |     4|
|72    |        conv1_weight_buf_15_U                                                                       |ResNet_conv1_weigKfY_158                                                |     4|
|73    |          ResNet_conv1_weigKfY_ram_U                                                                |ResNet_conv1_weigKfY_ram_453                                            |     4|
|74    |        conv1_weight_buf_1_s_U                                                                      |ResNet_conv1_weigKfY_159                                                |     4|
|75    |          ResNet_conv1_weigKfY_ram_U                                                                |ResNet_conv1_weigKfY_ram_452                                            |     4|
|76    |        conv1_weight_buf_2_s_U                                                                      |ResNet_conv1_weigKfY_160                                                |     4|
|77    |          ResNet_conv1_weigKfY_ram_U                                                                |ResNet_conv1_weigKfY_ram_451                                            |     4|
|78    |        conv1_weight_buf_3_s_U                                                                      |ResNet_conv1_weigKfY_161                                                |     4|
|79    |          ResNet_conv1_weigKfY_ram_U                                                                |ResNet_conv1_weigKfY_ram_450                                            |     4|
|80    |        conv1_weight_buf_4_s_U                                                                      |ResNet_conv1_weigKfY_162                                                |     4|
|81    |          ResNet_conv1_weigKfY_ram_U                                                                |ResNet_conv1_weigKfY_ram_449                                            |     4|
|82    |        conv1_weight_buf_5_s_U                                                                      |ResNet_conv1_weigKfY_163                                                |     4|
|83    |          ResNet_conv1_weigKfY_ram_U                                                                |ResNet_conv1_weigKfY_ram_448                                            |     4|
|84    |        conv1_weight_buf_6_s_U                                                                      |ResNet_conv1_weigKfY_164                                                |     4|
|85    |          ResNet_conv1_weigKfY_ram_U                                                                |ResNet_conv1_weigKfY_ram_447                                            |     4|
|86    |        conv1_weight_buf_7_s_U                                                                      |ResNet_conv1_weigKfY_165                                                |     4|
|87    |          ResNet_conv1_weigKfY_ram_U                                                                |ResNet_conv1_weigKfY_ram_446                                            |     4|
|88    |        conv1_weight_buf_8_s_U                                                                      |ResNet_conv1_weigKfY_166                                                |     4|
|89    |          ResNet_conv1_weigKfY_ram_U                                                                |ResNet_conv1_weigKfY_ram_445                                            |     4|
|90    |        conv1_weight_buf_9_s_U                                                                      |ResNet_conv1_weigKfY_167                                                |     4|
|91    |          ResNet_conv1_weigKfY_ram_U                                                                |ResNet_conv1_weigKfY_ram                                                |     4|
|92    |        fm_buf_V_0_U                                                                                |ResNet_fm_buf_V_0                                                       |    63|
|93    |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_444                                               |    63|
|94    |        fm_buf_V_10_U                                                                               |ResNet_fm_buf_V_0_168                                                   |    57|
|95    |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_443                                               |    57|
|96    |        fm_buf_V_11_U                                                                               |ResNet_fm_buf_V_0_169                                                   |    57|
|97    |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_442                                               |    57|
|98    |        fm_buf_V_12_U                                                                               |ResNet_fm_buf_V_0_170                                                   |    57|
|99    |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_441                                               |    57|
|100   |        fm_buf_V_13_U                                                                               |ResNet_fm_buf_V_0_171                                                   |    57|
|101   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_440                                               |    57|
|102   |        fm_buf_V_14_U                                                                               |ResNet_fm_buf_V_0_172                                                   |    57|
|103   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_439                                               |    57|
|104   |        fm_buf_V_15_U                                                                               |ResNet_fm_buf_V_0_173                                                   |    90|
|105   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_438                                               |    90|
|106   |        fm_buf_V_16_U                                                                               |ResNet_fm_buf_V_16                                                      |    29|
|107   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_437                                              |    29|
|108   |        fm_buf_V_17_U                                                                               |ResNet_fm_buf_V_16_174                                                  |    29|
|109   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_436                                              |    29|
|110   |        fm_buf_V_18_U                                                                               |ResNet_fm_buf_V_16_175                                                  |    29|
|111   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_435                                              |    29|
|112   |        fm_buf_V_19_U                                                                               |ResNet_fm_buf_V_16_176                                                  |    29|
|113   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_434                                              |    29|
|114   |        fm_buf_V_1_U                                                                                |ResNet_fm_buf_V_0_177                                                   |    59|
|115   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_433                                               |    59|
|116   |        fm_buf_V_20_U                                                                               |ResNet_fm_buf_V_16_178                                                  |    29|
|117   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_432                                              |    29|
|118   |        fm_buf_V_21_U                                                                               |ResNet_fm_buf_V_16_179                                                  |    29|
|119   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_431                                              |    29|
|120   |        fm_buf_V_22_U                                                                               |ResNet_fm_buf_V_16_180                                                  |    29|
|121   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_430                                              |    29|
|122   |        fm_buf_V_23_U                                                                               |ResNet_fm_buf_V_16_181                                                  |    29|
|123   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_429                                              |    29|
|124   |        fm_buf_V_24_U                                                                               |ResNet_fm_buf_V_16_182                                                  |    29|
|125   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_428                                              |    29|
|126   |        fm_buf_V_25_U                                                                               |ResNet_fm_buf_V_16_183                                                  |    29|
|127   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_427                                              |    29|
|128   |        fm_buf_V_26_U                                                                               |ResNet_fm_buf_V_16_184                                                  |    29|
|129   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_426                                              |    29|
|130   |        fm_buf_V_27_U                                                                               |ResNet_fm_buf_V_16_185                                                  |    29|
|131   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_425                                              |    29|
|132   |        fm_buf_V_28_U                                                                               |ResNet_fm_buf_V_16_186                                                  |    29|
|133   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_424                                              |    29|
|134   |        fm_buf_V_29_U                                                                               |ResNet_fm_buf_V_16_187                                                  |    29|
|135   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_423                                              |    29|
|136   |        fm_buf_V_2_U                                                                                |ResNet_fm_buf_V_0_188                                                   |    57|
|137   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_422                                               |    57|
|138   |        fm_buf_V_30_U                                                                               |ResNet_fm_buf_V_16_189                                                  |    29|
|139   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_421                                              |    29|
|140   |        fm_buf_V_31_U                                                                               |ResNet_fm_buf_V_16_190                                                  |    29|
|141   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_420                                              |    29|
|142   |        fm_buf_V_32_U                                                                               |ResNet_fm_buf_V_16_191                                                  |    45|
|143   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_419                                              |    45|
|144   |        fm_buf_V_33_U                                                                               |ResNet_fm_buf_V_16_192                                                  |    29|
|145   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_418                                              |    29|
|146   |        fm_buf_V_34_U                                                                               |ResNet_fm_buf_V_16_193                                                  |    29|
|147   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_417                                              |    29|
|148   |        fm_buf_V_35_U                                                                               |ResNet_fm_buf_V_16_194                                                  |    29|
|149   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_416                                              |    29|
|150   |        fm_buf_V_36_U                                                                               |ResNet_fm_buf_V_16_195                                                  |    29|
|151   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_415                                              |    29|
|152   |        fm_buf_V_37_U                                                                               |ResNet_fm_buf_V_16_196                                                  |    29|
|153   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_414                                              |    29|
|154   |        fm_buf_V_38_U                                                                               |ResNet_fm_buf_V_16_197                                                  |    29|
|155   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_413                                              |    29|
|156   |        fm_buf_V_39_U                                                                               |ResNet_fm_buf_V_16_198                                                  |    29|
|157   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_412                                              |    29|
|158   |        fm_buf_V_3_U                                                                                |ResNet_fm_buf_V_0_199                                                   |    57|
|159   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_411                                               |    57|
|160   |        fm_buf_V_40_U                                                                               |ResNet_fm_buf_V_16_200                                                  |    29|
|161   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_410                                              |    29|
|162   |        fm_buf_V_41_U                                                                               |ResNet_fm_buf_V_16_201                                                  |    29|
|163   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_409                                              |    29|
|164   |        fm_buf_V_42_U                                                                               |ResNet_fm_buf_V_16_202                                                  |    29|
|165   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_408                                              |    29|
|166   |        fm_buf_V_43_U                                                                               |ResNet_fm_buf_V_16_203                                                  |    29|
|167   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_407                                              |    29|
|168   |        fm_buf_V_44_U                                                                               |ResNet_fm_buf_V_16_204                                                  |    29|
|169   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_406                                              |    29|
|170   |        fm_buf_V_45_U                                                                               |ResNet_fm_buf_V_16_205                                                  |    29|
|171   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_405                                              |    29|
|172   |        fm_buf_V_46_U                                                                               |ResNet_fm_buf_V_16_206                                                  |    29|
|173   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_404                                              |    29|
|174   |        fm_buf_V_47_U                                                                               |ResNet_fm_buf_V_16_207                                                  |    29|
|175   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram_403                                              |    29|
|176   |        fm_buf_V_48_U                                                                               |ResNet_fm_buf_V_16_208                                                  |    47|
|177   |          ResNet_fm_buf_V_16_ram_U                                                                  |ResNet_fm_buf_V_16_ram                                                  |    47|
|178   |        fm_buf_V_49_U                                                                               |ResNet_fm_buf_V_0_209                                                   |    31|
|179   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_402                                               |    31|
|180   |        fm_buf_V_4_U                                                                                |ResNet_fm_buf_V_0_210                                                   |    57|
|181   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_401                                               |    57|
|182   |        fm_buf_V_50_U                                                                               |ResNet_fm_buf_V_0_211                                                   |    29|
|183   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_400                                               |    29|
|184   |        fm_buf_V_51_U                                                                               |ResNet_fm_buf_V_0_212                                                   |    29|
|185   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_399                                               |    29|
|186   |        fm_buf_V_52_U                                                                               |ResNet_fm_buf_V_0_213                                                   |    29|
|187   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_398                                               |    29|
|188   |        fm_buf_V_53_U                                                                               |ResNet_fm_buf_V_0_214                                                   |    29|
|189   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_397                                               |    29|
|190   |        fm_buf_V_54_U                                                                               |ResNet_fm_buf_V_0_215                                                   |    29|
|191   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_396                                               |    29|
|192   |        fm_buf_V_55_U                                                                               |ResNet_fm_buf_V_0_216                                                   |    29|
|193   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_395                                               |    29|
|194   |        fm_buf_V_56_U                                                                               |ResNet_fm_buf_V_0_217                                                   |    29|
|195   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_394                                               |    29|
|196   |        fm_buf_V_57_U                                                                               |ResNet_fm_buf_V_0_218                                                   |    29|
|197   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_393                                               |    29|
|198   |        fm_buf_V_58_U                                                                               |ResNet_fm_buf_V_0_219                                                   |    29|
|199   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_392                                               |    29|
|200   |        fm_buf_V_59_U                                                                               |ResNet_fm_buf_V_0_220                                                   |    29|
|201   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_391                                               |    29|
|202   |        fm_buf_V_5_U                                                                                |ResNet_fm_buf_V_0_221                                                   |    57|
|203   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_390                                               |    57|
|204   |        fm_buf_V_60_U                                                                               |ResNet_fm_buf_V_0_222                                                   |    29|
|205   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_389                                               |    29|
|206   |        fm_buf_V_61_U                                                                               |ResNet_fm_buf_V_0_223                                                   |    29|
|207   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_388                                               |    29|
|208   |        fm_buf_V_62_U                                                                               |ResNet_fm_buf_V_0_224                                                   |    29|
|209   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_387                                               |    29|
|210   |        fm_buf_V_63_U                                                                               |ResNet_fm_buf_V_0_225                                                   |    31|
|211   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_386                                               |    31|
|212   |        fm_buf_V_6_U                                                                                |ResNet_fm_buf_V_0_226                                                   |    57|
|213   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_385                                               |    57|
|214   |        fm_buf_V_7_U                                                                                |ResNet_fm_buf_V_0_227                                                   |    57|
|215   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_384                                               |    57|
|216   |        fm_buf_V_8_U                                                                                |ResNet_fm_buf_V_0_228                                                   |    57|
|217   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram_383                                               |    57|
|218   |        fm_buf_V_9_U                                                                                |ResNet_fm_buf_V_0_229                                                   |    57|
|219   |          ResNet_fm_buf_V_0_ram_U                                                                   |ResNet_fm_buf_V_0_ram                                                   |    57|
|220   |        grp_biconv16_fu_3804                                                                        |biconv16                                                                |  3947|
|221   |          ResNet_mux_63_16_cud_U13                                                                  |ResNet_mux_63_16_cud                                                    |    32|
|222   |          ResNet_mux_63_16_cud_U14                                                                  |ResNet_mux_63_16_cud_298                                                |    32|
|223   |          grp_compute_engine_16_fu_2265                                                             |compute_engine_16                                                       |    14|
|224   |            lut16_V_U                                                                               |compute_engine_16bkb_381                                                |    14|
|225   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_382                                            |    14|
|226   |          grp_compute_engine_16_fu_2274                                                             |compute_engine_16_299                                                   |    14|
|227   |            lut16_V_U                                                                               |compute_engine_16bkb_379                                                |    14|
|228   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_380                                            |    14|
|229   |          grp_compute_engine_16_fu_2283                                                             |compute_engine_16_300                                                   |    14|
|230   |            lut16_V_U                                                                               |compute_engine_16bkb_377                                                |    14|
|231   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_378                                            |    14|
|232   |          grp_compute_engine_16_fu_2292                                                             |compute_engine_16_301                                                   |    14|
|233   |            lut16_V_U                                                                               |compute_engine_16bkb_375                                                |    14|
|234   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_376                                            |    14|
|235   |          grp_compute_engine_16_fu_2301                                                             |compute_engine_16_302                                                   |    14|
|236   |            lut16_V_U                                                                               |compute_engine_16bkb_373                                                |    14|
|237   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_374                                            |    14|
|238   |          grp_compute_engine_16_fu_2310                                                             |compute_engine_16_303                                                   |    14|
|239   |            lut16_V_U                                                                               |compute_engine_16bkb_371                                                |    14|
|240   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_372                                            |    14|
|241   |          grp_compute_engine_16_fu_2319                                                             |compute_engine_16_304                                                   |    14|
|242   |            lut16_V_U                                                                               |compute_engine_16bkb_369                                                |    14|
|243   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_370                                            |    14|
|244   |          grp_compute_engine_16_fu_2328                                                             |compute_engine_16_305                                                   |    14|
|245   |            lut16_V_U                                                                               |compute_engine_16bkb_367                                                |    14|
|246   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_368                                            |    14|
|247   |          grp_compute_engine_16_fu_2337                                                             |compute_engine_16_306                                                   |    14|
|248   |            lut16_V_U                                                                               |compute_engine_16bkb_365                                                |    14|
|249   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_366                                            |    14|
|250   |          grp_compute_engine_16_fu_2346                                                             |compute_engine_16_307                                                   |    14|
|251   |            lut16_V_U                                                                               |compute_engine_16bkb_363                                                |    14|
|252   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_364                                            |    14|
|253   |          grp_compute_engine_16_fu_2355                                                             |compute_engine_16_308                                                   |    14|
|254   |            lut16_V_U                                                                               |compute_engine_16bkb_361                                                |    14|
|255   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_362                                            |    14|
|256   |          grp_compute_engine_16_fu_2364                                                             |compute_engine_16_309                                                   |    14|
|257   |            lut16_V_U                                                                               |compute_engine_16bkb_359                                                |    14|
|258   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_360                                            |    14|
|259   |          grp_compute_engine_16_fu_2373                                                             |compute_engine_16_310                                                   |    50|
|260   |            lut16_V_U                                                                               |compute_engine_16bkb_357                                                |    50|
|261   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_358                                            |    50|
|262   |          grp_compute_engine_16_fu_2382                                                             |compute_engine_16_311                                                   |    50|
|263   |            lut16_V_U                                                                               |compute_engine_16bkb_355                                                |    50|
|264   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_356                                            |    50|
|265   |          grp_compute_engine_16_fu_2391                                                             |compute_engine_16_312                                                   |    57|
|266   |            lut16_V_U                                                                               |compute_engine_16bkb_353                                                |    57|
|267   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_354                                            |    57|
|268   |          grp_compute_engine_16_fu_2400                                                             |compute_engine_16_313                                                   |    57|
|269   |            lut16_V_U                                                                               |compute_engine_16bkb_351                                                |    57|
|270   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_352                                            |    57|
|271   |          grp_compute_engine_16_fu_2409                                                             |compute_engine_16_314                                                   |    57|
|272   |            lut16_V_U                                                                               |compute_engine_16bkb_349                                                |    57|
|273   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_350                                            |    57|
|274   |          grp_compute_engine_16_fu_2418                                                             |compute_engine_16_315                                                   |    57|
|275   |            lut16_V_U                                                                               |compute_engine_16bkb_347                                                |    57|
|276   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_348                                            |    57|
|277   |          grp_compute_engine_16_fu_2427                                                             |compute_engine_16_316                                                   |    14|
|278   |            lut16_V_U                                                                               |compute_engine_16bkb_345                                                |    14|
|279   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_346                                            |    14|
|280   |          grp_compute_engine_16_fu_2436                                                             |compute_engine_16_317                                                   |    57|
|281   |            lut16_V_U                                                                               |compute_engine_16bkb_343                                                |    57|
|282   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_344                                            |    57|
|283   |          grp_compute_engine_16_fu_2445                                                             |compute_engine_16_318                                                   |    57|
|284   |            lut16_V_U                                                                               |compute_engine_16bkb_341                                                |    57|
|285   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_342                                            |    57|
|286   |          grp_compute_engine_16_fu_2454                                                             |compute_engine_16_319                                                   |    57|
|287   |            lut16_V_U                                                                               |compute_engine_16bkb_339                                                |    57|
|288   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_340                                            |    57|
|289   |          grp_compute_engine_16_fu_2463                                                             |compute_engine_16_320                                                   |    57|
|290   |            lut16_V_U                                                                               |compute_engine_16bkb_337                                                |    57|
|291   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_338                                            |    57|
|292   |          grp_compute_engine_16_fu_2472                                                             |compute_engine_16_321                                                   |    57|
|293   |            lut16_V_U                                                                               |compute_engine_16bkb_335                                                |    57|
|294   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_336                                            |    57|
|295   |          grp_compute_engine_16_fu_2481                                                             |compute_engine_16_322                                                   |    57|
|296   |            lut16_V_U                                                                               |compute_engine_16bkb_333                                                |    57|
|297   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_334                                            |    57|
|298   |          grp_compute_engine_16_fu_2490                                                             |compute_engine_16_323                                                   |    57|
|299   |            lut16_V_U                                                                               |compute_engine_16bkb_331                                                |    57|
|300   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_332                                            |    57|
|301   |          grp_compute_engine_16_fu_2499                                                             |compute_engine_16_324                                                   |    58|
|302   |            lut16_V_U                                                                               |compute_engine_16bkb_329                                                |    58|
|303   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_330                                            |    58|
|304   |          grp_compute_engine_16_fu_2508                                                             |compute_engine_16_325                                                   |    14|
|305   |            lut16_V_U                                                                               |compute_engine_16bkb_327                                                |    14|
|306   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom_328                                            |    14|
|307   |          grp_compute_engine_16_fu_2517                                                             |compute_engine_16_326                                                   |    71|
|308   |            lut16_V_U                                                                               |compute_engine_16bkb                                                    |    71|
|309   |              compute_engine_16bkb_rom_U                                                            |compute_engine_16bkb_rom                                                |    71|
|310   |        grp_fill_fm_buf_bn_16u_s_fu_4179                                                            |fill_fm_buf_bn_16u_s                                                    |  2183|
|311   |        grp_fill_fm_buf_bn_32u_s_fu_4028                                                            |fill_fm_buf_bn_32u_s                                                    |  2371|
|312   |        grp_fill_fm_buf_bn_64u_s_fu_3850                                                            |fill_fm_buf_bn_64u_s                                                    |  2098|
|313   |          ResNet_mac_muladdjbC_U508                                                                 |ResNet_mac_muladdjbC                                                    |    26|
|314   |            ResNet_mac_muladdjbC_DSP48_0_U                                                          |ResNet_mac_muladdjbC_DSP48_0_297                                        |    26|
|315   |              p                                                                                     |\ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p_funnel      |     8|
|316   |          ResNet_mac_muladdjbC_U509                                                                 |ResNet_mac_muladdjbC_270                                                |    26|
|317   |            ResNet_mac_muladdjbC_DSP48_0_U                                                          |ResNet_mac_muladdjbC_DSP48_0_296                                        |    26|
|318   |              p                                                                                     |\ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p_funnel__1   |     8|
|319   |          ResNet_mac_muladdjbC_U510                                                                 |ResNet_mac_muladdjbC_271                                                |    26|
|320   |            ResNet_mac_muladdjbC_DSP48_0_U                                                          |ResNet_mac_muladdjbC_DSP48_0_295                                        |    26|
|321   |              p                                                                                     |\ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p_funnel__2   |     8|
|322   |          ResNet_mac_muladdjbC_U511                                                                 |ResNet_mac_muladdjbC_272                                                |    26|
|323   |            ResNet_mac_muladdjbC_DSP48_0_U                                                          |ResNet_mac_muladdjbC_DSP48_0_294                                        |    26|
|324   |              p                                                                                     |\ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p_funnel__3   |     8|
|325   |          ResNet_mac_muladdjbC_U512                                                                 |ResNet_mac_muladdjbC_273                                                |    26|
|326   |            ResNet_mac_muladdjbC_DSP48_0_U                                                          |ResNet_mac_muladdjbC_DSP48_0_293                                        |    26|
|327   |              p                                                                                     |\ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p_funnel__4   |     8|
|328   |          ResNet_mac_muladdjbC_U513                                                                 |ResNet_mac_muladdjbC_274                                                |    26|
|329   |            ResNet_mac_muladdjbC_DSP48_0_U                                                          |ResNet_mac_muladdjbC_DSP48_0_292                                        |    26|
|330   |              p                                                                                     |\ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p_funnel__5   |     8|
|331   |          ResNet_mac_muladdjbC_U514                                                                 |ResNet_mac_muladdjbC_275                                                |    26|
|332   |            ResNet_mac_muladdjbC_DSP48_0_U                                                          |ResNet_mac_muladdjbC_DSP48_0_291                                        |    26|
|333   |              p                                                                                     |\ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p_funnel__6   |     8|
|334   |          ResNet_mac_muladdjbC_U515                                                                 |ResNet_mac_muladdjbC_276                                                |    26|
|335   |            ResNet_mac_muladdjbC_DSP48_0_U                                                          |ResNet_mac_muladdjbC_DSP48_0_290                                        |    26|
|336   |              p                                                                                     |\ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p_funnel__7   |     8|
|337   |          ResNet_mac_muladdjbC_U516                                                                 |ResNet_mac_muladdjbC_277                                                |    26|
|338   |            ResNet_mac_muladdjbC_DSP48_0_U                                                          |ResNet_mac_muladdjbC_DSP48_0_289                                        |    26|
|339   |              p                                                                                     |\ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p_funnel__8   |     8|
|340   |          ResNet_mac_muladdjbC_U517                                                                 |ResNet_mac_muladdjbC_278                                                |    26|
|341   |            ResNet_mac_muladdjbC_DSP48_0_U                                                          |ResNet_mac_muladdjbC_DSP48_0_288                                        |    26|
|342   |              p                                                                                     |\ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p_funnel__9   |     8|
|343   |          ResNet_mac_muladdjbC_U518                                                                 |ResNet_mac_muladdjbC_279                                                |    26|
|344   |            ResNet_mac_muladdjbC_DSP48_0_U                                                          |ResNet_mac_muladdjbC_DSP48_0_287                                        |    26|
|345   |              p                                                                                     |\ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p_funnel__10  |     8|
|346   |          ResNet_mac_muladdjbC_U519                                                                 |ResNet_mac_muladdjbC_280                                                |    26|
|347   |            ResNet_mac_muladdjbC_DSP48_0_U                                                          |ResNet_mac_muladdjbC_DSP48_0_286                                        |    26|
|348   |              p                                                                                     |\ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p_funnel__11  |     8|
|349   |          ResNet_mac_muladdjbC_U520                                                                 |ResNet_mac_muladdjbC_281                                                |    26|
|350   |            ResNet_mac_muladdjbC_DSP48_0_U                                                          |ResNet_mac_muladdjbC_DSP48_0_285                                        |    26|
|351   |              p                                                                                     |\ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p_funnel__12  |     8|
|352   |          ResNet_mac_muladdjbC_U521                                                                 |ResNet_mac_muladdjbC_282                                                |    26|
|353   |            ResNet_mac_muladdjbC_DSP48_0_U                                                          |ResNet_mac_muladdjbC_DSP48_0_284                                        |    26|
|354   |              p                                                                                     |\ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p_funnel__13  |     8|
|355   |          ResNet_mac_muladdjbC_U522                                                                 |ResNet_mac_muladdjbC_283                                                |    26|
|356   |            ResNet_mac_muladdjbC_DSP48_0_U                                                          |ResNet_mac_muladdjbC_DSP48_0                                            |    26|
|357   |              p                                                                                     |\ResNet_mac_muladdjbC_U508/ResNet_mac_muladdjbC_DSP48_0_U/p_funnel__14  |     8|
|358   |        grp_fill_fm_buf_fu_4436                                                                     |fill_fm_buf                                                             |   199|
|359   |        grp_matmul_fu_4301                                                                          |matmul                                                                  |  1555|
|360   |        grp_pgconv64_16u_s_fu_4585                                                                  |pgconv64_16u_s                                                          |   156|
|361   |        grp_pgconv64_32u_s_fu_4625                                                                  |pgconv64_32u_s                                                          |   166|
|362   |        grp_pgconv64_64u_s_fu_4255                                                                  |pgconv64_64u_s                                                          |   179|
|363   |        grp_pgconv64s2_16u_s_fu_4392                                                                |pgconv64s2_16u_s                                                        |   837|
|364   |        grp_pgconv64s2_32u_s_fu_3758                                                                |pgconv64s2_32u_s                                                        |   925|
|365   |        image_buf_0_V_U                                                                             |ResNet_image_buf_Ee0                                                    |     1|
|366   |          ResNet_image_buf_Ee0_ram_U                                                                |ResNet_image_buf_Ee0_ram_269                                            |     1|
|367   |        image_buf_1_V_U                                                                             |ResNet_image_buf_Ee0_230                                                |     1|
|368   |          ResNet_image_buf_Ee0_ram_U                                                                |ResNet_image_buf_Ee0_ram_268                                            |     1|
|369   |        image_buf_2_V_U                                                                             |ResNet_image_buf_Ee0_231                                                |     1|
|370   |          ResNet_image_buf_Ee0_ram_U                                                                |ResNet_image_buf_Ee0_ram_267                                            |     1|
|371   |        image_buf_3_V_U                                                                             |ResNet_image_buf_Ee0_232                                                |     1|
|372   |          ResNet_image_buf_Ee0_ram_U                                                                |ResNet_image_buf_Ee0_ram_266                                            |     1|
|373   |        image_buf_4_V_U                                                                             |ResNet_image_buf_Ee0_233                                                |     1|
|374   |          ResNet_image_buf_Ee0_ram_U                                                                |ResNet_image_buf_Ee0_ram_265                                            |     1|
|375   |        image_buf_5_V_U                                                                             |ResNet_image_buf_Ee0_234                                                |   145|
|376   |          ResNet_image_buf_Ee0_ram_U                                                                |ResNet_image_buf_Ee0_ram                                                |   145|
|377   |        out_buf0_V_0_U                                                                              |ResNet_out_buf0_V_0                                                     |    75|
|378   |          ResNet_out_buf0_V_0_ram_U                                                                 |ResNet_out_buf0_V_0_ram_264                                             |    75|
|379   |        out_buf0_V_10_U                                                                             |ResNet_out_buf0_V_0_235                                                 |    65|
|380   |          ResNet_out_buf0_V_0_ram_U                                                                 |ResNet_out_buf0_V_0_ram_263                                             |    65|
|381   |        out_buf0_V_11_U                                                                             |ResNet_out_buf0_V_0_236                                                 |    65|
|382   |          ResNet_out_buf0_V_0_ram_U                                                                 |ResNet_out_buf0_V_0_ram_262                                             |    65|
|383   |        out_buf0_V_12_U                                                                             |ResNet_out_buf0_V_0_237                                                 |    71|
|384   |          ResNet_out_buf0_V_0_ram_U                                                                 |ResNet_out_buf0_V_0_ram_261                                             |    71|
|385   |        out_buf0_V_13_U                                                                             |ResNet_out_buf0_V_0_238                                                 |    65|
|386   |          ResNet_out_buf0_V_0_ram_U                                                                 |ResNet_out_buf0_V_0_ram_260                                             |    65|
|387   |        out_buf0_V_14_U                                                                             |ResNet_out_buf0_V_0_239                                                 |    65|
|388   |          ResNet_out_buf0_V_0_ram_U                                                                 |ResNet_out_buf0_V_0_ram_259                                             |    65|
|389   |        out_buf0_V_15_U                                                                             |ResNet_out_buf0_V_0_240                                                 |    64|
|390   |          ResNet_out_buf0_V_0_ram_U                                                                 |ResNet_out_buf0_V_0_ram_258                                             |    64|
|391   |        out_buf0_V_1_U                                                                              |ResNet_out_buf0_V_0_241                                                 |    65|
|392   |          ResNet_out_buf0_V_0_ram_U                                                                 |ResNet_out_buf0_V_0_ram_257                                             |    65|
|393   |        out_buf0_V_2_U                                                                              |ResNet_out_buf0_V_0_242                                                 |    65|
|394   |          ResNet_out_buf0_V_0_ram_U                                                                 |ResNet_out_buf0_V_0_ram_256                                             |    65|
|395   |        out_buf0_V_3_U                                                                              |ResNet_out_buf0_V_0_243                                                 |    65|
|396   |          ResNet_out_buf0_V_0_ram_U                                                                 |ResNet_out_buf0_V_0_ram_255                                             |    65|
|397   |        out_buf0_V_4_U                                                                              |ResNet_out_buf0_V_0_244                                                 |    65|
|398   |          ResNet_out_buf0_V_0_ram_U                                                                 |ResNet_out_buf0_V_0_ram_254                                             |    65|
|399   |        out_buf0_V_5_U                                                                              |ResNet_out_buf0_V_0_245                                                 |    65|
|400   |          ResNet_out_buf0_V_0_ram_U                                                                 |ResNet_out_buf0_V_0_ram_253                                             |    65|
|401   |        out_buf0_V_6_U                                                                              |ResNet_out_buf0_V_0_246                                                 |    65|
|402   |          ResNet_out_buf0_V_0_ram_U                                                                 |ResNet_out_buf0_V_0_ram_252                                             |    65|
|403   |        out_buf0_V_7_U                                                                              |ResNet_out_buf0_V_0_247                                                 |    65|
|404   |          ResNet_out_buf0_V_0_ram_U                                                                 |ResNet_out_buf0_V_0_ram_251                                             |    65|
|405   |        out_buf0_V_8_U                                                                              |ResNet_out_buf0_V_0_248                                                 |    65|
|406   |          ResNet_out_buf0_V_0_ram_U                                                                 |ResNet_out_buf0_V_0_ram_250                                             |    65|
|407   |        out_buf0_V_9_U                                                                              |ResNet_out_buf0_V_0_249                                                 |    65|
|408   |          ResNet_out_buf0_V_0_ram_U                                                                 |ResNet_out_buf0_V_0_ram                                                 |    65|
|409   |    axi_smc                                                                                         |design_1_axi_smc_3                                                      |  1706|
|410   |      inst                                                                                          |bd_ae83                                                                 |  1706|
|411   |        clk_map                                                                                     |clk_map_imp_LRW56I                                                      |    41|
|412   |          psr_aclk                                                                                  |bd_ae83_psr_aclk_0                                                      |    41|
|413   |            U0                                                                                      |proc_sys_reset_134                                                      |    41|
|414   |              EXT_LPF                                                                               |lpf_135                                                                 |     9|
|415   |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_138                                                            |     5|
|416   |              SEQ                                                                                   |sequence_psr_136                                                        |    31|
|417   |                SEQ_COUNTER                                                                         |upcnt_n_137                                                             |    13|
|418   |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_1EQ9YW1                                           |   143|
|419   |          m00_exit                                                                                  |bd_ae83_m00e_0                                                          |   143|
|420   |            inst                                                                                    |sc_exit_v1_0_9_top                                                      |   143|
|421   |              exit_inst                                                                             |sc_exit_v1_0_9_exit                                                     |   124|
|422   |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo_116                                    |    89|
|423   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_119                                              |     2|
|424   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_120                                              |     2|
|425   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_121                                              |     2|
|426   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_122                                              |     2|
|427   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_123                                              |     2|
|428   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_124                                              |     3|
|429   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_125                                              |     2|
|430   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_126                                              |     2|
|431   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_127                                              |     2|
|432   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_128                                              |     2|
|433   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_129                                              |     2|
|434   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_130                                              |     2|
|435   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_131                                              |     2|
|436   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_132                                              |     2|
|437   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_133                                              |     2|
|438   |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_117                    |    33|
|439   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_118                                              |     2|
|440   |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_EZ9AZM                                           |   144|
|441   |          s00_mmu                                                                                   |bd_ae83_s00mmu_0                                                        |     6|
|442   |            inst                                                                                    |sc_mmu_v1_0_8_top                                                       |     6|
|443   |          s00_si_converter                                                                          |bd_ae83_s00sic_0                                                        |   138|
|444   |            inst                                                                                    |sc_si_converter_v1_0_9_top                                              |   138|
|445   |              \gen_normal.splitter_inst                                                             |sc_si_converter_v1_0_9_splitter_100                                     |   106|
|446   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1_101                    |   105|
|447   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_102                                              |     3|
|448   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_103                                              |     2|
|449   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_104                                              |     2|
|450   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_105                                              |     2|
|451   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_106                                              |     3|
|452   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_107                                              |     3|
|453   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_108                                              |     5|
|454   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_109                                              |     5|
|455   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_110                                              |     5|
|456   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_111                                              |     5|
|457   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_112                                              |     4|
|458   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_113                                              |     2|
|459   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_114                                              |     2|
|460   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_115                                              |     2|
|461   |        s00_nodes                                                                                   |s00_nodes_imp_8YD43C                                                    |  1378|
|462   |          s00_ar_node                                                                               |bd_ae83_sarn_0                                                          |   247|
|463   |            inst                                                                                    |sc_node_v1_0_10_top__xdcDup__1                                          |   247|
|464   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__xdcDup__1                                   |   239|
|465   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__xdcDup__1                                         |   237|
|466   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1                               |   237|
|467   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                                       |   169|
|468   |                      xpm_memory_base_inst                                                          |xpm_memory_base                                                         |   169|
|469   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_97                                               |    14|
|470   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_98                                               |    13|
|471   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_99                               |    29|
|472   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler_95                                           |     4|
|473   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_96                                              |     4|
|474   |          s00_aw_node                                                                               |bd_ae83_sawn_0                                                          |   247|
|475   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized0__xdcDup__1                          |   247|
|476   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0__xdcDup__1                   |   239|
|477   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__xdcDup__2                                         |   237|
|478   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2                               |   237|
|479   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__6                                                    |   169|
|480   |                      xpm_memory_base_inst                                                          |xpm_memory_base__6                                                      |   169|
|481   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_92                                               |    14|
|482   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_93                                               |    13|
|483   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_94                               |    29|
|484   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0_90                           |     4|
|485   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_91                                              |     4|
|486   |          s00_b_node                                                                                |bd_ae83_sbn_0                                                           |   101|
|487   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized1__xdcDup__1                          |   101|
|488   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1__xdcDup__1                   |    94|
|489   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0__xdcDup__1                         |    92|
|490   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1               |    92|
|491   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                                       |    26|
|492   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                                         |    26|
|493   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_87                                               |    14|
|494   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_88                                               |    13|
|495   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_89                               |    29|
|496   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1_85                           |     3|
|497   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_86                                              |     3|
|498   |          s00_r_node                                                                                |bd_ae83_srn_0                                                           |   307|
|499   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized2__xdcDup__1                          |   307|
|500   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2__xdcDup__1                   |   300|
|501   |                \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer_80                                            |     9|
|502   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized1__xdcDup__1                         |   288|
|503   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1               |   288|
|504   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                                       |   179|
|505   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                                         |   179|
|506   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_82                                               |    14|
|507   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_83                                               |    13|
|508   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_84                               |    31|
|509   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized2_81                              |     1|
|510   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2_78                           |     3|
|511   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_79                                              |     3|
|512   |          s00_w_node                                                                                |bd_ae83_swn_0                                                           |   476|
|513   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized3__xdcDup__1                          |   476|
|514   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3__xdcDup__1                   |   469|
|515   |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_72                                         |     3|
|516   |                \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer_73                                              |   196|
|517   |                  inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized5_77                              |     6|
|518   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2__xdcDup__1                         |   268|
|519   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__1               |   268|
|520   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                                       |   192|
|521   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                                         |   192|
|522   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_74                                               |    14|
|523   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_75                                               |    13|
|524   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_76                               |    35|
|525   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3_70                           |     3|
|526   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_71                                              |     3|
|527   |    axi_smc_1                                                                                       |design_1_axi_smc_1_2                                                    |  1706|
|528   |      inst                                                                                          |bd_69f9                                                                 |  1706|
|529   |        clk_map                                                                                     |clk_map_imp_1FL3775                                                     |    41|
|530   |          psr_aclk                                                                                  |bd_69f9_psr_aclk_0                                                      |    41|
|531   |            U0                                                                                      |proc_sys_reset                                                          |    41|
|532   |              EXT_LPF                                                                               |lpf                                                                     |     9|
|533   |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_69                                                             |     5|
|534   |              SEQ                                                                                   |sequence_psr_67                                                         |    31|
|535   |                SEQ_COUNTER                                                                         |upcnt_n_68                                                              |    13|
|536   |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_I3X59M                                            |   143|
|537   |          m00_exit                                                                                  |bd_69f9_m00e_0                                                          |   143|
|538   |            inst                                                                                    |sc_exit_v1_0_9_top__parameterized0                                      |   143|
|539   |              exit_inst                                                                             |sc_exit_v1_0_9_exit__parameterized0                                     |   124|
|540   |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo                                        |    89|
|541   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_52                                               |     2|
|542   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_53                                               |     2|
|543   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_54                                               |     2|
|544   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_55                                               |     2|
|545   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_56                                               |     2|
|546   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_57                                               |     3|
|547   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_58                                               |     2|
|548   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_59                                               |     2|
|549   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_60                                               |     2|
|550   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_61                                               |     2|
|551   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_62                                               |     2|
|552   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_63                                               |     2|
|553   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_64                                               |     2|
|554   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_65                                               |     2|
|555   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_66                                               |     2|
|556   |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0                        |    33|
|557   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_51                                               |     2|
|558   |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_1HY3L61                                          |   144|
|559   |          s00_mmu                                                                                   |bd_69f9_s00mmu_0                                                        |     6|
|560   |            inst                                                                                    |sc_mmu_v1_0_8_top__1                                                    |     6|
|561   |          s00_si_converter                                                                          |bd_69f9_s00sic_0                                                        |   138|
|562   |            inst                                                                                    |sc_si_converter_v1_0_9_top__1                                           |   138|
|563   |              \gen_normal.splitter_inst                                                             |sc_si_converter_v1_0_9_splitter                                         |   106|
|564   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1                        |   105|
|565   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl                                                  |     3|
|566   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_38                                               |     2|
|567   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_39                                               |     2|
|568   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_40                                               |     2|
|569   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_41                                               |     3|
|570   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_42                                               |     3|
|571   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_43                                               |     5|
|572   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_44                                               |     5|
|573   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_45                                               |     5|
|574   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_46                                               |     5|
|575   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_47                                               |     4|
|576   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_48                                               |     2|
|577   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_49                                               |     2|
|578   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_50                                               |     2|
|579   |        s00_nodes                                                                                   |s00_nodes_imp_1NVVG8J                                                   |  1378|
|580   |          s00_ar_node                                                                               |bd_69f9_sarn_0                                                          |   247|
|581   |            inst                                                                                    |sc_node_v1_0_10_top                                                     |   247|
|582   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler                                              |   239|
|583   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__xdcDup__3                                         |   237|
|584   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3                               |   237|
|585   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__5                                                    |   169|
|586   |                      xpm_memory_base_inst                                                          |xpm_memory_base__5                                                      |   169|
|587   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_35                                               |    14|
|588   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_36                                               |    13|
|589   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_37                               |    29|
|590   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler                                              |     4|
|591   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_34                                              |     4|
|592   |          s00_aw_node                                                                               |bd_69f9_sawn_0                                                          |   247|
|593   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized0                                     |   247|
|594   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0                              |   239|
|595   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo                                                    |   237|
|596   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo                                          |   237|
|597   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__4                                                    |   169|
|598   |                      xpm_memory_base_inst                                                          |xpm_memory_base__4                                                      |   169|
|599   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_31                                               |    14|
|600   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_32                                               |    13|
|601   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_33                               |    29|
|602   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0                              |     4|
|603   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_30                                              |     4|
|604   |          s00_b_node                                                                                |bd_69f9_sbn_0                                                           |   101|
|605   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized1                                     |   101|
|606   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1                              |    94|
|607   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0                                    |    92|
|608   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0                          |    92|
|609   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__2                                    |    26|
|610   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0__2                                      |    26|
|611   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_27                                               |    14|
|612   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_28                                               |    13|
|613   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_29                               |    29|
|614   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1                              |     3|
|615   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_26                                              |     3|
|616   |          s00_r_node                                                                                |bd_69f9_srn_0                                                           |   307|
|617   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized2                                     |   307|
|618   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2                              |   300|
|619   |                \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer                                               |     9|
|620   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized1                                    |   288|
|621   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1                          |   288|
|622   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1__2                                    |   179|
|623   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1__2                                      |   179|
|624   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter_23                                               |    14|
|625   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_24                                               |    13|
|626   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0_25                               |    31|
|627   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized2                                 |     1|
|628   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2                              |     3|
|629   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_22                                              |     3|
|630   |          s00_w_node                                                                                |bd_69f9_swn_0                                                           |   476|
|631   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized3                                     |   476|
|632   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3                              |   469|
|633   |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator                                            |     3|
|634   |                \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer                                                 |   196|
|635   |                  inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized5                                 |     6|
|636   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2                                    |   268|
|637   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2                          |   268|
|638   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2__2                                    |   192|
|639   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2__2                                      |   192|
|640   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter                                                  |    14|
|641   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter_21                                               |    13|
|642   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized0                                  |    35|
|643   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3                              |     3|
|644   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline                                                 |     3|
|645   |    ps8_0_axi_periph                                                                                |design_1_ps8_0_axi_periph_3                                             |  2920|
|646   |      s00_couplers                                                                                  |s00_couplers_imp_1A7ZMW4                                                |  2920|
|647   |        auto_ds                                                                                     |design_1_auto_ds_2                                                      |  1879|
|648   |          inst                                                                                      |axi_dwidth_converter_v2_1_20_top                                        |  1879|
|649   |            \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                  |axi_dwidth_converter_v2_1_20_axi_downsizer                              |  1879|
|650   |              \USE_READ.read_addr_inst                                                              |axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0                |   820|
|651   |                cmd_queue                                                                           |axi_data_fifo_v2_1_19_axic_fifo__parameterized0                         |   374|
|652   |                  inst                                                                              |axi_data_fifo_v2_1_19_fifo_gen__parameterized0                          |   374|
|653   |                    fifo_gen_inst                                                                   |fifo_generator_v13_2_5__parameterized0                                  |   136|
|654   |                      inst_fifo_gen                                                                 |fifo_generator_v13_2_5_synth__parameterized0                            |   136|
|655   |                        \gconvfifo.rf                                                               |fifo_generator_top__parameterized0                                      |   136|
|656   |                          \grf.rf                                                                   |fifo_generator_ramfifo__parameterized0                                  |   136|
|657   |                            \gntv_or_sync_fifo.gl0.rd                                               |rd_logic_12                                                             |    32|
|658   |                              \gr1.gr1_int.rfwft                                                    |rd_fwft_18                                                              |    15|
|659   |                              \grss.rsts                                                            |rd_status_flags_ss_19                                                   |     2|
|660   |                              rpntr                                                                 |rd_bin_cntr_20                                                          |    15|
|661   |                            \gntv_or_sync_fifo.gl0.wr                                               |wr_logic_13                                                             |    28|
|662   |                              \gwss.wsts                                                            |wr_status_flags_ss_16                                                   |     5|
|663   |                              wpntr                                                                 |wr_bin_cntr_17                                                          |    23|
|664   |                            \gntv_or_sync_fifo.mem                                                  |memory__parameterized0_14                                               |    61|
|665   |                              \gdm.dm_gen.dm                                                        |dmem__parameterized0_15                                                 |    32|
|666   |                            rstblk                                                                  |reset_blk_ramfifo                                                       |    15|
|667   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                  |xpm_cdc_async_rst__3                                                    |     2|
|668   |              \USE_READ.read_data_inst                                                              |axi_dwidth_converter_v2_1_20_r_downsizer                                |   168|
|669   |              \USE_WRITE.USE_SPLIT.write_resp_inst                                                  |axi_dwidth_converter_v2_1_20_b_downsizer                                |    34|
|670   |              \USE_WRITE.write_addr_inst                                                            |axi_dwidth_converter_v2_1_20_a_downsizer                                |   824|
|671   |                \USE_B_CHANNEL.cmd_b_queue                                                          |axi_data_fifo_v2_1_19_axic_fifo                                         |   107|
|672   |                  inst                                                                              |axi_data_fifo_v2_1_19_fifo_gen                                          |   107|
|673   |                    fifo_gen_inst                                                                   |fifo_generator_v13_2_5                                                  |    94|
|674   |                      inst_fifo_gen                                                                 |fifo_generator_v13_2_5_synth                                            |    94|
|675   |                        \gconvfifo.rf                                                               |fifo_generator_top                                                      |    94|
|676   |                          \grf.rf                                                                   |fifo_generator_ramfifo                                                  |    94|
|677   |                            \gntv_or_sync_fifo.gl0.rd                                               |rd_logic_5                                                              |    32|
|678   |                              \gr1.gr1_int.rfwft                                                    |rd_fwft_9                                                               |    15|
|679   |                              \grss.rsts                                                            |rd_status_flags_ss_10                                                   |     2|
|680   |                              rpntr                                                                 |rd_bin_cntr_11                                                          |    15|
|681   |                            \gntv_or_sync_fifo.gl0.wr                                               |wr_logic_6                                                              |    28|
|682   |                              \gwss.wsts                                                            |wr_status_flags_ss_7                                                    |     5|
|683   |                              wpntr                                                                 |wr_bin_cntr_8                                                           |    23|
|684   |                            \gntv_or_sync_fifo.mem                                                  |memory                                                                  |    19|
|685   |                              \gdm.dm_gen.dm                                                        |dmem                                                                    |    10|
|686   |                            rstblk                                                                  |reset_blk_ramfifo__xdcDup__1                                            |    15|
|687   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                  |xpm_cdc_async_rst                                                       |     2|
|688   |                cmd_queue                                                                           |axi_data_fifo_v2_1_19_axic_fifo__parameterized0__xdcDup__1              |   267|
|689   |                  inst                                                                              |axi_data_fifo_v2_1_19_fifo_gen__parameterized0__xdcDup__1               |   267|
|690   |                    fifo_gen_inst                                                                   |fifo_generator_v13_2_5__parameterized0__xdcDup__1                       |   134|
|691   |                      inst_fifo_gen                                                                 |fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1                 |   134|
|692   |                        \gconvfifo.rf                                                               |fifo_generator_top__parameterized0__xdcDup__1                           |   134|
|693   |                          \grf.rf                                                                   |fifo_generator_ramfifo__parameterized0__xdcDup__1                       |   134|
|694   |                            \gntv_or_sync_fifo.gl0.rd                                               |rd_logic                                                                |    32|
|695   |                              \gr1.gr1_int.rfwft                                                    |rd_fwft                                                                 |    15|
|696   |                              \grss.rsts                                                            |rd_status_flags_ss                                                      |     2|
|697   |                              rpntr                                                                 |rd_bin_cntr                                                             |    15|
|698   |                            \gntv_or_sync_fifo.gl0.wr                                               |wr_logic                                                                |    28|
|699   |                              \gwss.wsts                                                            |wr_status_flags_ss                                                      |     5|
|700   |                              wpntr                                                                 |wr_bin_cntr                                                             |    23|
|701   |                            \gntv_or_sync_fifo.mem                                                  |memory__parameterized0                                                  |    59|
|702   |                              \gdm.dm_gen.dm                                                        |dmem__parameterized0                                                    |    31|
|703   |                            rstblk                                                                  |reset_blk_ramfifo__xdcDup__2                                            |    15|
|704   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                  |xpm_cdc_async_rst__4                                                    |     2|
|705   |              \USE_WRITE.write_data_inst                                                            |axi_dwidth_converter_v2_1_20_w_downsizer                                |    33|
|706   |        auto_pc                                                                                     |design_1_auto_pc_3                                                      |  1041|
|707   |          inst                                                                                      |axi_protocol_converter_v2_1_20_axi_protocol_converter                   |  1041|
|708   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                   |axi_protocol_converter_v2_1_20_b2s                                      |  1041|
|709   |              \RD.ar_channel_0                                                                      |axi_protocol_converter_v2_1_20_b2s_ar_channel                           |   179|
|710   |                ar_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm                           |    29|
|711   |                cmd_translator_0                                                                    |axi_protocol_converter_v2_1_20_b2s_cmd_translator_2                     |   150|
|712   |                  incr_cmd_0                                                                        |axi_protocol_converter_v2_1_20_b2s_incr_cmd_3                           |    61|
|713   |                  wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_4                           |    84|
|714   |              \RD.r_channel_0                                                                       |axi_protocol_converter_v2_1_20_b2s_r_channel                            |    67|
|715   |                rd_data_fifo_0                                                                      |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1          |    50|
|716   |                transaction_fifo_0                                                                  |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2          |    15|
|717   |              SI_REG                                                                                |axi_register_slice_v2_1_20_axi_register_slice                           |   548|
|718   |                \ar.ar_pipe                                                                         |axi_register_slice_v2_1_20_axic_register_slice                          |   209|
|719   |                \aw.aw_pipe                                                                         |axi_register_slice_v2_1_20_axic_register_slice_1                        |   216|
|720   |                \b.b_pipe                                                                           |axi_register_slice_v2_1_20_axic_register_slice__parameterized1          |    12|
|721   |                \r.r_pipe                                                                           |axi_register_slice_v2_1_20_axic_register_slice__parameterized2          |   111|
|722   |              \WR.aw_channel_0                                                                      |axi_protocol_converter_v2_1_20_b2s_aw_channel                           |   193|
|723   |                aw_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm                           |    37|
|724   |                cmd_translator_0                                                                    |axi_protocol_converter_v2_1_20_b2s_cmd_translator                       |   148|
|725   |                  incr_cmd_0                                                                        |axi_protocol_converter_v2_1_20_b2s_incr_cmd                             |    63|
|726   |                  wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_20_b2s_wrap_cmd                             |    82|
|727   |              \WR.b_channel_0                                                                       |axi_protocol_converter_v2_1_20_b2s_b_channel                            |    53|
|728   |                bid_fifo_0                                                                          |axi_protocol_converter_v2_1_20_b2s_simple_fifo                          |    22|
|729   |                bresp_fifo_0                                                                        |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0          |     9|
|730   |    rst_ps8_0_199M                                                                                  |design_1_rst_ps8_0_199M_0                                               |    66|
|731   |      U0                                                                                            |proc_sys_reset__parameterized2                                          |    66|
|732   |        EXT_LPF                                                                                     |lpf__parameterized0                                                     |    23|
|733   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync                                                                |     6|
|734   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync_0                                                              |     6|
|735   |        SEQ                                                                                         |sequence_psr                                                            |    38|
|736   |          SEQ_COUNTER                                                                               |upcnt_n                                                                 |    13|
|737   |    zynq_ultra_ps_e_0                                                                               |design_1_zynq_ultra_ps_e_0_3                                            |   303|
|738   |      inst                                                                                          |zynq_ultra_ps_e_v3_3_1_zynq_ultra_ps_e                                  |   303|
+------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:51 ; elapsed = 00:05:30 . Memory (MB): peak = 3842.031 ; gain = 2418.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1230 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:32 ; elapsed = 00:04:50 . Memory (MB): peak = 3842.031 ; gain = 1860.789
Synthesis Optimization Complete : Time (s): cpu = 00:04:51 ; elapsed = 00:05:32 . Memory (MB): peak = 3842.031 ; gain = 2418.102
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3851.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3869.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 159 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 15 instances
  FDR => FDRE: 16 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 16 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 109 instances
  SRL16 => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
1511 Infos, 512 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:10 ; elapsed = 00:05:53 . Memory (MB): peak = 3869.094 ; gain = 3367.352
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3869.094 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aperture/Git/ResNetVivado/ResNetVivado.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3869.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep  6 14:48:51 2020...
