module scd_intr (clk, dataout, datain, addr, we, inclk, outclk);
input	  [31:0]	 datain;
input	  [31:0]	 addr ;
input	 	       clk, we, inclk, outclk;
output  [31:0]	 dataout;
wire            write_enable = we & ~clk;

lpm_ram_dp ram(
	.data(datain),
	.address (addr[6:2]),
	.we(write_enable),
	.inclock(inclk).
	.outclock(outclk),
	.q(dataout)
);
defparam  ram.lpm_width   = 32;
defparam  ram.lpm_widthad = 5;
defparam  ram.lpm_indata  = "registered";
defparam  ram.lpm_outdata = "registered";
defparam  ram.lpm_file    = "scd_intr.mif";
defparam  ram.lpm_address_control = "registered";
endmodule
