{
  "design": {
    "design_info": {
      "boundary_crc": "0x25642CBB83F16923",
      "device": "xcvu9p-flgb2104-2-e",
      "name": "axi_interconnect",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "auto_cc": ""
        },
        "s01_couplers": {
          "s01_regslice": "",
          "auto_cc": ""
        },
        "m00_couplers": {
          "m00_regslice": "",
          "auto_cc": ""
        },
        "m01_couplers": {
          "m01_regslice": "",
          "auto_cc": ""
        },
        "m02_couplers": {
          "m02_regslice": "",
          "auto_cc": ""
        },
        "m03_couplers": {
          "m03_regslice": "",
          "auto_cc": ""
        }
      }
    },
    "interface_ports": {
      "M00_AXI": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "CLK_DOMAIN": {
            "value": "axi_interconnect_M00_ACLK",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "1",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "ip_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          }
        },
        "memory_map_ref": "M00_AXI",
        "port_maps": {
          "AWADDR": {
            "physical_name": "M00_AXI_awaddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "M00_AXI_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "M00_AXI_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "M00_AXI_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "M00_AXI_awlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "M00_AXI_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "M00_AXI_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "M00_AXI_awregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "M00_AXI_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "M00_AXI_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "M00_AXI_awready",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "M00_AXI_wdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "M00_AXI_wstrb",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "M00_AXI_wlast",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "M00_AXI_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "M00_AXI_wready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "M00_AXI_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "M00_AXI_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "M00_AXI_bready",
            "direction": "O"
          },
          "ARADDR": {
            "physical_name": "M00_AXI_araddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "M00_AXI_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "M00_AXI_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "M00_AXI_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "M00_AXI_arlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "M00_AXI_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "M00_AXI_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARREGION": {
            "physical_name": "M00_AXI_arregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "M00_AXI_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "M00_AXI_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "M00_AXI_arready",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "M00_AXI_rdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "M00_AXI_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "M00_AXI_rlast",
            "direction": "I"
          },
          "RVALID": {
            "physical_name": "M00_AXI_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "M00_AXI_rready",
            "direction": "O"
          },
          "ARID": {
            "physical_name": "M00_AXI_arid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWID": {
            "physical_name": "M00_AXI_awid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "BID": {
            "physical_name": "M00_AXI_bid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RID": {
            "physical_name": "M00_AXI_rid",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M01_AXI": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "CLK_DOMAIN": {
            "value": "axi_interconnect_M01_ACLK",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "1",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "ip_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          }
        },
        "memory_map_ref": "M01_AXI",
        "port_maps": {
          "AWADDR": {
            "physical_name": "M01_AXI_awaddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "M01_AXI_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "M01_AXI_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "M01_AXI_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "M01_AXI_awlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "M01_AXI_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "M01_AXI_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "M01_AXI_awregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "M01_AXI_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "M01_AXI_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "M01_AXI_awready",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "M01_AXI_wdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "M01_AXI_wstrb",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "M01_AXI_wlast",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "M01_AXI_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "M01_AXI_wready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "M01_AXI_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "M01_AXI_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "M01_AXI_bready",
            "direction": "O"
          },
          "ARADDR": {
            "physical_name": "M01_AXI_araddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "M01_AXI_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "M01_AXI_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "M01_AXI_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "M01_AXI_arlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "M01_AXI_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "M01_AXI_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARREGION": {
            "physical_name": "M01_AXI_arregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "M01_AXI_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "M01_AXI_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "M01_AXI_arready",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "M01_AXI_rdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "M01_AXI_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "M01_AXI_rlast",
            "direction": "I"
          },
          "RVALID": {
            "physical_name": "M01_AXI_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "M01_AXI_rready",
            "direction": "O"
          },
          "ARID": {
            "physical_name": "M01_AXI_arid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWID": {
            "physical_name": "M01_AXI_awid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "BID": {
            "physical_name": "M01_AXI_bid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RID": {
            "physical_name": "M01_AXI_rid",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M02_AXI": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "CLK_DOMAIN": {
            "value": "axi_interconnect_M02_ACLK",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "ip_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          }
        },
        "memory_map_ref": "M02_AXI",
        "port_maps": {
          "ARADDR": {
            "physical_name": "M02_AXI_araddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "M02_AXI_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "M02_AXI_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "M02_AXI_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "M02_AXI_arlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "M02_AXI_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "M02_AXI_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "M02_AXI_arready",
            "direction": "I"
          },
          "ARREGION": {
            "physical_name": "M02_AXI_arregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "M02_AXI_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "M02_AXI_arvalid",
            "direction": "O"
          },
          "AWADDR": {
            "physical_name": "M02_AXI_awaddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "M02_AXI_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "M02_AXI_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "M02_AXI_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "M02_AXI_awlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "M02_AXI_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "M02_AXI_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "M02_AXI_awready",
            "direction": "I"
          },
          "AWREGION": {
            "physical_name": "M02_AXI_awregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "M02_AXI_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "M02_AXI_awvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "M02_AXI_bready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "M02_AXI_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "M02_AXI_bvalid",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "M02_AXI_rdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "M02_AXI_rlast",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "M02_AXI_rready",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "M02_AXI_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "M02_AXI_rvalid",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "M02_AXI_wdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "M02_AXI_wlast",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "M02_AXI_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "M02_AXI_wstrb",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "M02_AXI_wvalid",
            "direction": "O"
          },
          "ARID": {
            "physical_name": "M02_AXI_arid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWID": {
            "physical_name": "M02_AXI_awid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "BID": {
            "physical_name": "M02_AXI_bid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RID": {
            "physical_name": "M02_AXI_rid",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M03_AXI": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "CLK_DOMAIN": {
            "value": "axi_interconnect_M03_ACLK",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "ip_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          }
        },
        "memory_map_ref": "M03_AXI",
        "port_maps": {
          "ARADDR": {
            "physical_name": "M03_AXI_araddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "M03_AXI_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "M03_AXI_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "M03_AXI_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "M03_AXI_arlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "M03_AXI_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "M03_AXI_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "M03_AXI_arready",
            "direction": "I"
          },
          "ARREGION": {
            "physical_name": "M03_AXI_arregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "M03_AXI_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "M03_AXI_arvalid",
            "direction": "O"
          },
          "AWADDR": {
            "physical_name": "M03_AXI_awaddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "M03_AXI_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "M03_AXI_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "M03_AXI_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "M03_AXI_awlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "M03_AXI_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "M03_AXI_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "M03_AXI_awready",
            "direction": "I"
          },
          "AWREGION": {
            "physical_name": "M03_AXI_awregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "M03_AXI_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "M03_AXI_awvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "M03_AXI_bready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "M03_AXI_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "M03_AXI_bvalid",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "M03_AXI_rdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "M03_AXI_rlast",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "M03_AXI_rready",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "M03_AXI_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "M03_AXI_rvalid",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "M03_AXI_wdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "M03_AXI_wlast",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "M03_AXI_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "M03_AXI_wstrb",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "M03_AXI_wvalid",
            "direction": "O"
          },
          "ARID": {
            "physical_name": "M03_AXI_arid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWID": {
            "physical_name": "M03_AXI_awid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "BID": {
            "physical_name": "M03_AXI_bid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RID": {
            "physical_name": "M03_AXI_rid",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "S00_AXI": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "axi_interconnect_S00_ACLK",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S00_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFFFFFFFFFF",
          "width": "64"
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "S00_AXI_awaddr",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "S00_AXI_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "S00_AXI_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "S00_AXI_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "S00_AXI_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "S00_AXI_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "S00_AXI_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "S00_AXI_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "S00_AXI_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "S00_AXI_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S00_AXI_wdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "S00_AXI_wstrb",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "S00_AXI_wlast",
            "direction": "I"
          },
          "WVALID": {
            "physical_name": "S00_AXI_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "S00_AXI_wready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "S00_AXI_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S00_AXI_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "S00_AXI_bready",
            "direction": "I"
          },
          "ARADDR": {
            "physical_name": "S00_AXI_araddr",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "S00_AXI_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "S00_AXI_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "S00_AXI_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "S00_AXI_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "S00_AXI_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "S00_AXI_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "S00_AXI_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "S00_AXI_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "S00_AXI_arready",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S00_AXI_rdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "S00_AXI_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "S00_AXI_rlast",
            "direction": "O"
          },
          "RVALID": {
            "physical_name": "S00_AXI_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "S00_AXI_rready",
            "direction": "I"
          },
          "ARREGION": {
            "physical_name": "S00_AXI_arregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "S00_AXI_awregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      },
      "S01_AXI": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "axi_interconnect_S01_ACLK",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S01_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFFFFFFFFFF",
          "width": "64"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "S01_AXI_araddr",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "S01_AXI_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "S01_AXI_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "S01_AXI_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "S01_AXI_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "S01_AXI_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "S01_AXI_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "S01_AXI_arready",
            "direction": "O"
          },
          "ARREGION": {
            "physical_name": "S01_AXI_arregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "S01_AXI_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "S01_AXI_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "S01_AXI_awaddr",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "S01_AXI_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "S01_AXI_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "S01_AXI_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "S01_AXI_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "S01_AXI_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "S01_AXI_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "S01_AXI_awready",
            "direction": "O"
          },
          "AWREGION": {
            "physical_name": "S01_AXI_awregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "S01_AXI_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "S01_AXI_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "S01_AXI_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "S01_AXI_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S01_AXI_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S01_AXI_rdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "S01_AXI_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "S01_AXI_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "S01_AXI_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S01_AXI_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S01_AXI_wdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "S01_AXI_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "S01_AXI_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "S01_AXI_wstrb",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "S01_AXI_wvalid",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "ACLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "ARESETN",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "axi_interconnect_ACLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ARESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "M00_ACLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M00_AXI",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "axi_interconnect_M00_ACLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "M00_ARESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "M01_ACLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M01_AXI",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "axi_interconnect_M01_ACLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "M01_ARESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "M02_ACLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M02_AXI",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "axi_interconnect_M02_ACLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "M02_ARESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "M03_ACLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M03_AXI",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "axi_interconnect_M03_ACLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "M03_ARESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "S00_ACLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S00_AXI",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "axi_interconnect_S00_ACLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "S01_ACLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S01_AXI",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "axi_interconnect_S01_ACLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "S01_ARESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/axi_interconnect_axi_interconnect_0_0/axi_interconnect_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "axi_interconnect_axi_interconnect_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "2"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "S01_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "axi_interconnect_xbar_0",
            "xci_path": "ip/axi_interconnect_xbar_0/axi_interconnect_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "2"
              },
              "S00_ARB_PRIORITY": {
                "value": "0"
              },
              "S01_ARB_PRIORITY": {
                "value": "0"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "axi_interconnect_s00_regslice_0",
                "xci_path": "ip/axi_interconnect_s00_regslice_0/axi_interconnect_s00_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "axi_interconnect_auto_cc_4",
                "xci_path": "ip/axi_interconnect_auto_cc_4/axi_interconnect_auto_cc_4.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_auto_cc": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "axi_interconnect_s01_regslice_0",
                "xci_path": "ip/axi_interconnect_s01_regslice_0/axi_interconnect_s01_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_0/s01_couplers/s01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "axi_interconnect_auto_cc_5",
                "xci_path": "ip/axi_interconnect_auto_cc_5/axi_interconnect_auto_cc_5.xci",
                "inst_hier_path": "axi_interconnect_0/s01_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              },
              "s01_regslice_to_auto_cc": {
                "interface_ports": [
                  "s01_regslice/M_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "axi_interconnect_m00_regslice_0",
                "xci_path": "ip/axi_interconnect_m00_regslice_0/axi_interconnect_m00_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_0/m00_couplers/m00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "axi_interconnect_auto_cc_0",
                "xci_path": "ip/axi_interconnect_auto_cc_0/axi_interconnect_auto_cc_0.xci",
                "inst_hier_path": "axi_interconnect_0/m00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m00_regslice": {
                "interface_ports": [
                  "m00_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "axi_interconnect_m01_regslice_0",
                "xci_path": "ip/axi_interconnect_m01_regslice_0/axi_interconnect_m01_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/m01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "axi_interconnect_auto_cc_1",
                "xci_path": "ip/axi_interconnect_auto_cc_1/axi_interconnect_auto_cc_1.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m01_regslice": {
                "interface_ports": [
                  "m01_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m01_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "axi_interconnect_m02_regslice_0",
                "xci_path": "ip/axi_interconnect_m02_regslice_0/axi_interconnect_m02_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_0/m02_couplers/m02_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "axi_interconnect_auto_cc_2",
                "xci_path": "ip/axi_interconnect_auto_cc_2/axi_interconnect_auto_cc_2.xci",
                "inst_hier_path": "axi_interconnect_0/m02_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m02_regslice": {
                "interface_ports": [
                  "m02_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m02_regslice_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m02_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m02_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m02_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "axi_interconnect_m03_regslice_0",
                "xci_path": "ip/axi_interconnect_m03_regslice_0/axi_interconnect_m03_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_0/m03_couplers/m03_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "axi_interconnect_auto_cc_3",
                "xci_path": "ip/axi_interconnect_auto_cc_3/axi_interconnect_auto_cc_3.xci",
                "inst_hier_path": "axi_interconnect_0/m03_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m03_regslice": {
                "interface_ports": [
                  "m03_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m03_regslice_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m03_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m03_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m03_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "S00_AXI",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "S01_AXI_1": {
        "interface_ports": [
          "S01_AXI",
          "axi_interconnect_0/S01_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "M00_AXI",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "M01_AXI",
          "axi_interconnect_0/M01_AXI"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "M02_AXI",
          "axi_interconnect_0/M02_AXI"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "M03_AXI",
          "axi_interconnect_0/M03_AXI"
        ]
      }
    },
    "nets": {
      "ACLK_1": {
        "ports": [
          "ACLK",
          "axi_interconnect_0/ACLK"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "ARESETN",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN"
        ]
      },
      "M00_ACLK_1": {
        "ports": [
          "M00_ACLK",
          "axi_interconnect_0/M00_ACLK"
        ]
      },
      "M00_ARESETN_1": {
        "ports": [
          "M00_ARESETN",
          "axi_interconnect_0/M00_ARESETN"
        ]
      },
      "M01_ACLK_1": {
        "ports": [
          "M01_ACLK",
          "axi_interconnect_0/M01_ACLK"
        ]
      },
      "M01_ARESETN_1": {
        "ports": [
          "M01_ARESETN",
          "axi_interconnect_0/M01_ARESETN"
        ]
      },
      "M02_ACLK_1": {
        "ports": [
          "M02_ACLK",
          "axi_interconnect_0/M02_ACLK"
        ]
      },
      "M02_ARESETN_1": {
        "ports": [
          "M02_ARESETN",
          "axi_interconnect_0/M02_ARESETN"
        ]
      },
      "M03_ACLK_1": {
        "ports": [
          "M03_ACLK",
          "axi_interconnect_0/M03_ACLK"
        ]
      },
      "M03_ARESETN_1": {
        "ports": [
          "M03_ARESETN",
          "axi_interconnect_0/M03_ARESETN"
        ]
      },
      "S00_ACLK_1": {
        "ports": [
          "S00_ACLK",
          "axi_interconnect_0/S00_ACLK"
        ]
      },
      "S01_ACLK_1": {
        "ports": [
          "S01_ACLK",
          "axi_interconnect_0/S01_ACLK"
        ]
      },
      "S01_ARESETN_1": {
        "ports": [
          "S01_ARESETN",
          "axi_interconnect_0/S01_ARESETN"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S00_AXI": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_M00_AXI_Reg": {
                "address_block": "/M00_AXI/Reg",
                "offset": "0x0000000000000000",
                "range": "4G"
              },
              "SEG_M01_AXI_Reg": {
                "address_block": "/M01_AXI/Reg",
                "offset": "0x0000000100000000",
                "range": "4G"
              },
              "SEG_M02_AXI_Reg": {
                "address_block": "/M02_AXI/Reg",
                "offset": "0x0000000200000000",
                "range": "4G"
              },
              "SEG_M03_AXI_Reg": {
                "address_block": "/M03_AXI/Reg",
                "offset": "0x0000000300000000",
                "range": "4G"
              }
            }
          },
          "S01_AXI": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_M00_AXI_Reg": {
                "address_block": "/M00_AXI/Reg",
                "offset": "0x0000000000000000",
                "range": "4G"
              },
              "SEG_M01_AXI_Reg": {
                "address_block": "/M01_AXI/Reg",
                "offset": "0x0000000100000000",
                "range": "4G"
              },
              "SEG_M02_AXI_Reg": {
                "address_block": "/M02_AXI/Reg",
                "offset": "0x0000000200000000",
                "range": "4G"
              },
              "SEG_M03_AXI_Reg": {
                "address_block": "/M03_AXI/Reg",
                "offset": "0x0000000300000000",
                "range": "4G"
              }
            }
          }
        },
        "memory_maps": {
          "M00_AXI": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "M01_AXI": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "M02_AXI": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "M03_AXI": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      }
    }
  }
}