Analysis & Synthesis report for DE2_BaseProject
Sat Dec 07 22:10:14 2013
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Partition for Top-Level Resource Utilization by Entity
  9. State Machine - |DE2_TOP|final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 10. State Machine - |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|state
 11. State Machine - |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state
 12. State Machine - |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state
 13. State Machine - |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_next
 14. State Machine - |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state
 15. State Machine - |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next
 16. State Machine - |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state
 17. State Machine - |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck|DRsize
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated
 23. Source assignments for final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 24. Source assignments for final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 25. Source assignments for final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0
 26. Source assignments for final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated
 27. Source assignments for final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1
 28. Source assignments for final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 29. Source assignments for final_fpga:xfinal_fpga|final_fpga_cmd_xbar_demux:cmd_xbar_demux
 30. Source assignments for final_fpga:xfinal_fpga|final_fpga_cmd_xbar_demux_001:cmd_xbar_demux_001
 31. Source assignments for final_fpga:xfinal_fpga|final_fpga_cmd_xbar_demux_002:cmd_xbar_demux_002
 32. Source assignments for final_fpga:xfinal_fpga|final_fpga_cmd_xbar_demux_002:cmd_xbar_demux_003
 33. Source assignments for final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux
 34. Source assignments for final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_001
 35. Source assignments for final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_002
 36. Source assignments for final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_003
 37. Source assignments for final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_004
 38. Source assignments for final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux_005:rsp_xbar_demux_005
 39. Source assignments for final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_006
 40. Source assignments for linebuffer:xlinebuffer|altsyncram:altsyncram_component|altsyncram_4gq1:auto_generated
 41. Parameter Settings for Inferred Entity Instance: final_fpga:xfinal_fpga|dma_engine:dma_engine_0|lpm_mult:Mult0
 42. Parameter Settings for User Entity Instance: PLL:xpll|altpll:altpll_component
 43. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem
 44. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem|altsyncram:the_altsyncram
 45. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo
 46. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo
 47. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|grab_if:grab_if_0
 48. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1
 49. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1
 50. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1
 51. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1
 52. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|dma_engine:dma_engine_0
 54. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator
 55. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator
 56. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator
 57. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator
 58. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator
 59. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator|altera_merlin_master_translator:grab_if_0_avalon_master_translator
 60. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator
 61. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator
 62. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator
 63. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
 64. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator
 65. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator|altera_merlin_slave_translator:onchip_mem_s1_translator
 66. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator
 67. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 68. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator
 69. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator
 70. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator
 71. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator
 72. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator
 73. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
 74. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator
 75. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator
 76. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent
 77. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent
 78. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent
 79. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent
 80. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent
 81. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent
 82. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent
 83. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent
 84. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
 85. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
 86. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 87. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 88. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 89. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo
 90. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo
 91. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent
 92. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
 93. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 94. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 95. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
 97. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo
 98. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
 99. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
100. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
103. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
104. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo
105. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent
106. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
107. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
108. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
109. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
111. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo
112. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent
113. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
114. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
118. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo
119. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent
120. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent
121. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
124. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
125. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
126. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
127. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
128. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo
132. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo
133. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_addr_router:addr_router|final_fpga_addr_router_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_addr_router:addr_router_001|final_fpga_addr_router_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_addr_router_002:addr_router_002|final_fpga_addr_router_002_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_addr_router_002:addr_router_003|final_fpga_addr_router_002_default_decode:the_default_decode
137. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_id_router:id_router|final_fpga_id_router_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_id_router:id_router_001|final_fpga_id_router_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_id_router:id_router_002|final_fpga_id_router_default_decode:the_default_decode
140. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_id_router:id_router_003|final_fpga_id_router_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_id_router:id_router_004|final_fpga_id_router_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_id_router_005:id_router_005|final_fpga_id_router_005_default_decode:the_default_decode
143. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_id_router:id_router_006|final_fpga_id_router_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_traffic_limiter:limiter
145. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter
146. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
147. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
148. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
149. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
150. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
151. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
152. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
153. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
154. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
155. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
156. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
157. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
158. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
159. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
160. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
161. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
162. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_reset_controller:rst_controller
163. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
164. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
165. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
166. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
167. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
168. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
179. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
180. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
181. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
182. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter
183. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter
184. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001
185. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter
186. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002
187. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002
188. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor
189. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003
190. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002
191. Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor
192. Parameter Settings for User Entity Instance: linebuffer:xlinebuffer|altsyncram:altsyncram_component
193. Partition Dependent Files
194. Partition "sld_hub:auto_hub" Resource Utilization by Entity
195. Multiplexer Restructuring Statistics (Restructuring Performed)
196. Partition "sld_signaltap:auto_signaltap_0" Resource Utilization by Entity
197. Registers Removed During Synthesis
198. Multiplexer Restructuring Statistics (Restructuring Performed)
199. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
200. Port Connectivity Checks: "vga:xvga"
201. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003"
202. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor"
203. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002"
204. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002"
205. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001"
206. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter"
207. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter"
208. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
209. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
210. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
211. Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_reset_controller:rst_controller"
212. Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
213. Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
214. Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
215. Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
216. Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
217. Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
218. Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
219. Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
220. Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
221. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_id_router_005:id_router_005|final_fpga_id_router_005_default_decode:the_default_decode"
222. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_id_router:id_router|final_fpga_id_router_default_decode:the_default_decode"
223. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_addr_router_002:addr_router_002|final_fpga_addr_router_002_default_decode:the_default_decode"
224. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_addr_router:addr_router|final_fpga_addr_router_default_decode:the_default_decode"
225. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo"
226. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
227. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent"
228. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
229. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
230. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
231. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
232. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent"
233. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent"
234. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
235. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
236. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent"
237. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
238. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
239. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent"
240. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
241. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
242. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
243. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
244. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
245. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent"
246. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo"
247. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo"
248. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
249. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
250. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
251. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
252. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent"
253. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent"
254. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent"
255. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent"
256. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
257. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
258. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
259. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
260. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator"
261. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator"
262. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
263. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"
264. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator"
265. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"
266. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator"
267. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"
268. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
269. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"
270. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator|altera_merlin_slave_translator:onchip_mem_s1_translator"
271. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator"
272. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
273. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"
274. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator"
275. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator"
276. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator|altera_merlin_master_translator:grab_if_0_avalon_master_translator"
277. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator"
278. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator"
279. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator"
280. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator"
281. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator"
282. Port Connectivity Checks: "final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1"
283. Port Connectivity Checks: "final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1"
284. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module"
285. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic"
286. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart"
287. Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu:cpu"
288. Port Connectivity Checks: "final_fpga:xfinal_fpga"
289. SignalTap II Logic Analyzer Settings
290. Elapsed Time Per Partition
291. Analysis & Synthesis Messages
292. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 07 22:10:14 2013       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; DE2_BaseProject                             ;
; Top-level Entity Name              ; DE2_TOP                                     ;
; Family                             ; Cyclone II                                  ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2_TOP            ; DE2_BaseProject    ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                                                                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                  ; Library    ;
+--------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+
; final_fpga/synthesis/sdrampack.vhd                                                                                 ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/sdrampack.vhd                                                                                 ;            ;
; final_fpga/synthesis/vga/vga.vhd                                                                                   ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/vga/vga.vhd                                                                                   ;            ;
; final_fpga/synthesis/final_fpga.vhd                                                                                ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd                                                                                ; final_fpga ;
; final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd       ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd       ; final_fpga ;
; final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd     ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd     ; final_fpga ;
; final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd   ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd   ; final_fpga ;
; final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd ; final_fpga ;
; final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd                ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd                ; final_fpga ;
; final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd            ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd            ; final_fpga ;
; final_fpga/synthesis/final_fpga_width_adapter.vhd                                                                  ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_width_adapter.vhd                                                                  ; final_fpga ;
; final_fpga/synthesis/final_fpga_width_adapter_002.vhd                                                              ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_width_adapter_002.vhd                                                              ; final_fpga ;
; final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd                                                     ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd                                                     ; final_fpga ;
; final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd                                              ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd                                              ; final_fpga ;
; final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd                                             ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd                                             ; final_fpga ;
; final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd                                          ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd                                          ; final_fpga ;
; final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd                                               ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd                                               ; final_fpga ;
; final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd                                                       ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd                                                       ; final_fpga ;
; final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd                                         ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd                                         ; final_fpga ;
; final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd                                                    ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd                                                    ; final_fpga ;
; final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd                                                 ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd                                                 ; final_fpga ;
; final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd                                           ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd                                           ; final_fpga ;
; final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd                                      ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd                                      ; final_fpga ;
; final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd                     ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd                     ; final_fpga ;
; final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd             ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd             ; final_fpga ;
; final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd          ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd          ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_irq_mapper.sv                                                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_irq_mapper.sv                                                           ; final_fpga ;
; final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv                                                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv                                                     ; final_fpga ;
; final_fpga/synthesis/submodules/altera_merlin_address_alignment.sv                                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_address_alignment.sv                                                 ; final_fpga ;
; final_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                                ; final_fpga ;
; final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv                                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv                                                        ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_rsp_xbar_mux.sv                                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_rsp_xbar_mux.sv                                                         ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux_005.sv                                                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux_005.sv                                                   ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux.sv                                                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux.sv                                                       ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux_005.sv                                                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux_005.sv                                                     ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux.sv                                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux.sv                                                         ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_002.sv                                                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_002.sv                                                   ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_001.sv                                                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_001.sv                                                   ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux.sv                                                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux.sv                                                       ; final_fpga ;
; final_fpga/synthesis/submodules/altera_reset_controller.v                                                          ; yes             ; User Verilog HDL File        ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_reset_controller.v                                                          ; final_fpga ;
; final_fpga/synthesis/submodules/altera_reset_synchronizer.v                                                        ; yes             ; User Verilog HDL File        ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_reset_synchronizer.v                                                        ; final_fpga ;
; final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv                                                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv                                                     ; final_fpga ;
; final_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                   ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_id_router_005.sv                                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_id_router_005.sv                                                        ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_id_router.sv                                                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_id_router.sv                                                            ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_addr_router_002.sv                                                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_addr_router_002.sv                                                      ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_addr_router.sv                                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_addr_router.sv                                                          ; final_fpga ;
; final_fpga/synthesis/submodules/altera_avalon_sc_fifo.v                                                            ; yes             ; User Verilog HDL File        ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_avalon_sc_fifo.v                                                            ; final_fpga ;
; final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv                                                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv                                                       ; final_fpga ;
; final_fpga/synthesis/submodules/altera_merlin_master_agent.sv                                                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_master_agent.sv                                                      ; final_fpga ;
; final_fpga/synthesis/submodules/altera_merlin_slave_translator.sv                                                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_slave_translator.sv                                                  ; final_fpga ;
; final_fpga/synthesis/submodules/altera_merlin_master_translator.sv                                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_master_translator.sv                                                 ; final_fpga ;
; final_fpga/synthesis/submodules/dma_engine.vhd                                                                     ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/dma_engine.vhd                                                                     ; final_fpga ;
; final_fpga/synthesis/submodules/regfile_final.vhd                                                                  ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/regfile_final.vhd                                                                  ; final_fpga ;
; final_fpga/synthesis/submodules/grab_if.vhd                                                                        ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd                                                                        ; final_fpga ;
; final_fpga/synthesis/submodules/grab_wcontrol.vhd                                                                  ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_wcontrol.vhd                                                                  ; final_fpga ;
; final_fpga/synthesis/submodules/grab_addressing.vhd                                                                ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_addressing.vhd                                                                ; final_fpga ;
; final_fpga/synthesis/submodules/grab_avdetect.vhd                                                                  ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_avdetect.vhd                                                                  ; final_fpga ;
; final_fpga/synthesis/submodules/grab_buffer.vhd                                                                    ; yes             ; User Wizard-Generated File   ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_buffer.vhd                                                                    ; final_fpga ;
; final_fpga/synthesis/submodules/grab_rcontrol.vhd                                                                  ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_rcontrol.vhd                                                                  ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v                                                ; yes             ; User Verilog HDL File        ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v                                                ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_sysid.v                                                                 ; yes             ; User Verilog HDL File        ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_sysid.v                                                                 ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_sys_clk_timer.v                                                         ; yes             ; User Verilog HDL File        ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_sys_clk_timer.v                                                         ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_jtag_uart.v                                                             ; yes             ; User Verilog HDL File        ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_jtag_uart.v                                                             ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_cpu.v                                                                   ; yes             ; Encrypted Altera IP File     ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v                                                                   ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_sysclk.v                                          ; yes             ; User Verilog HDL File        ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_sysclk.v                                          ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_tck.v                                             ; yes             ; User Verilog HDL File        ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_tck.v                                             ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v                                         ; yes             ; User Verilog HDL File        ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v                                         ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v                                                         ; yes             ; User Verilog HDL File        ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v                                                         ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_cpu_oci_test_bench.v                                                    ; yes             ; User Verilog HDL File        ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_oci_test_bench.v                                                    ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_cpu_test_bench.v                                                        ; yes             ; User Verilog HDL File        ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_test_bench.v                                                        ; final_fpga ;
; final_fpga/synthesis/submodules/final_fpga_onchip_mem.v                                                            ; yes             ; User Verilog HDL File        ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_onchip_mem.v                                                            ; final_fpga ;
; final_fpga/synthesis/vga/linebuffer.vhd                                                                            ; yes             ; User Wizard-Generated File   ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/vga/linebuffer.vhd                                                                            ;            ;
; ../vhdl/DE2_TOP.vhd                                                                                                ; yes             ; User VHDL File               ; C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd                                                                                                        ;            ;
; final_fpga/synthesis/submodules/PLL.vhd                                                                            ; yes             ; User Wizard-Generated File   ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/PLL.vhd                                                                            ;            ;
; altpll.tdf                                                                                                         ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf                                                                                     ;            ;
; aglobal130.inc                                                                                                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                                                                                 ;            ;
; stratix_pll.inc                                                                                                    ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                                ;            ;
; stratixii_pll.inc                                                                                                  ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                              ;            ;
; cycloneii_pll.inc                                                                                                  ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                              ;            ;
; altsyncram.tdf                                                                                                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                 ;            ;
; stratix_ram_block.inc                                                                                              ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                          ;            ;
; lpm_mux.inc                                                                                                        ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                    ;            ;
; lpm_decode.inc                                                                                                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                 ;            ;
; a_rdenreg.inc                                                                                                      ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                  ;            ;
; altrom.inc                                                                                                         ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                                                                                     ;            ;
; altram.inc                                                                                                         ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                                                                                     ;            ;
; altdpram.inc                                                                                                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                                                                                   ;            ;
; db/altsyncram_vlc1.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/altsyncram_vlc1.tdf                                                                                             ;            ;
; db/decode_1oa.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/decode_1oa.tdf                                                                                                  ;            ;
; db/mux_ujb.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/mux_ujb.tdf                                                                                                     ;            ;
; db/altsyncram_c9d1.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/altsyncram_c9d1.tdf                                                                                             ;            ;
; db/altsyncram_01h1.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/altsyncram_01h1.tdf                                                                                             ;            ;
; db/altsyncram_9qg1.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/altsyncram_9qg1.tdf                                                                                             ;            ;
; db/altsyncram_aqg1.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/altsyncram_aqg1.tdf                                                                                             ;            ;
; altera_mult_add.tdf                                                                                                ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                            ;            ;
; db/altera_mult_add_mpt2.v                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v                                                                                          ;            ;
; altera_mult_add_rtl.v                                                                                              ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                          ;            ;
; db/altera_mult_add_opt2.v                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_opt2.v                                                                                          ;            ;
; altera_std_synchronizer.v                                                                                          ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                      ;            ;
; db/altsyncram_qm71.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/altsyncram_qm71.tdf                                                                                             ;            ;
; sld_virtual_jtag_basic.v                                                                                           ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                       ;            ;
; scfifo.tdf                                                                                                         ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                     ;            ;
; a_regfifo.inc                                                                                                      ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                  ;            ;
; a_dpfifo.inc                                                                                                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                   ;            ;
; a_i2fifo.inc                                                                                                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                   ;            ;
; a_fffifo.inc                                                                                                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                   ;            ;
; a_f2fifo.inc                                                                                                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                   ;            ;
; db/scfifo_1n21.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/scfifo_1n21.tdf                                                                                                 ;            ;
; db/a_dpfifo_8t21.tdf                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/a_dpfifo_8t21.tdf                                                                                               ;            ;
; db/a_fefifo_7cf.tdf                                                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/a_fefifo_7cf.tdf                                                                                                ;            ;
; db/cntr_rj7.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/cntr_rj7.tdf                                                                                                    ;            ;
; db/dpram_5h21.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/dpram_5h21.tdf                                                                                                  ;            ;
; db/altsyncram_9tl1.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/altsyncram_9tl1.tdf                                                                                             ;            ;
; db/cntr_fjb.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/cntr_fjb.tdf                                                                                                    ;            ;
; alt_jtag_atlantic.v                                                                                                ; yes             ; Encrypted Megafunction       ; c:/altera/13.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                            ;            ;
; db/altsyncram_hlp1.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/altsyncram_hlp1.tdf                                                                                             ;            ;
; db/altsyncram_k6l1.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/altsyncram_k6l1.tdf                                                                                             ;            ;
; db/altsyncram_4gq1.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/altsyncram_4gq1.tdf                                                                                             ;            ;
; sld_signaltap.vhd                                                                                                  ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                              ;            ;
; sld_signaltap_impl.vhd                                                                                             ; yes             ; Encrypted Megafunction       ; c:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                         ;            ;
; sld_ela_control.vhd                                                                                                ; yes             ; Encrypted Megafunction       ; c:/altera/13.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                            ;            ;
; lpm_shiftreg.tdf                                                                                                   ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                               ;            ;
; lpm_constant.inc                                                                                                   ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                               ;            ;
; dffeea.inc                                                                                                         ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/dffeea.inc                                                                                     ;            ;
; sld_mbpmg.vhd                                                                                                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                  ;            ;
; sld_ela_trigger_flow_mgr.vhd                                                                                       ; yes             ; Encrypted Megafunction       ; c:/altera/13.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                   ;            ;
; sld_buffer_manager.vhd                                                                                             ; yes             ; Encrypted Megafunction       ; c:/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                         ;            ;
; db/altsyncram_0t14.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/altsyncram_0t14.tdf                                                                                             ;            ;
; db/altsyncram_8hq1.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/altsyncram_8hq1.tdf                                                                                             ;            ;
; altdpram.tdf                                                                                                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                   ;            ;
; memmodes.inc                                                                                                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                 ;            ;
; a_hdffe.inc                                                                                                        ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                    ;            ;
; alt_le_rden_reg.inc                                                                                                ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                            ;            ;
; altsyncram.inc                                                                                                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                 ;            ;
; lpm_mux.tdf                                                                                                        ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                    ;            ;
; muxlut.inc                                                                                                         ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/muxlut.inc                                                                                     ;            ;
; bypassff.inc                                                                                                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc                                                                                   ;            ;
; altshift.inc                                                                                                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altshift.inc                                                                                   ;            ;
; db/mux_7oc.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/mux_7oc.tdf                                                                                                     ;            ;
; lpm_decode.tdf                                                                                                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                 ;            ;
; declut.inc                                                                                                         ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/declut.inc                                                                                     ;            ;
; lpm_compare.inc                                                                                                    ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                ;            ;
; db/decode_rqf.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/decode_rqf.tdf                                                                                                  ;            ;
; lpm_counter.tdf                                                                                                    ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                ;            ;
; lpm_add_sub.inc                                                                                                    ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                ;            ;
; cmpconst.inc                                                                                                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                   ;            ;
; lpm_counter.inc                                                                                                    ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                ;            ;
; alt_counter_stratix.inc                                                                                            ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                        ;            ;
; db/cntr_9ci.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/cntr_9ci.tdf                                                                                                    ;            ;
; db/cmpr_acc.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/cmpr_acc.tdf                                                                                                    ;            ;
; db/cntr_m4j.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/cntr_m4j.tdf                                                                                                    ;            ;
; db/cntr_qbi.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/cntr_qbi.tdf                                                                                                    ;            ;
; db/cmpr_9cc.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/cmpr_9cc.tdf                                                                                                    ;            ;
; db/cntr_gui.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/cntr_gui.tdf                                                                                                    ;            ;
; db/cmpr_5cc.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/pwhite8/vlsi/fpga/db/cmpr_5cc.tdf                                                                                                    ;            ;
; sld_rom_sr.vhd                                                                                                     ; yes             ; Encrypted Megafunction       ; c:/altera/13.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                 ;            ;
; sld_hub.vhd                                                                                                        ; yes             ; Encrypted Megafunction       ; c:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                    ;            ;
; sld_jtag_hub.vhd                                                                                                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                               ;            ;
+--------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                ; IP Include File                                                             ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Altera ; Qsys                               ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga                                                                                                                                                                                                                                                                                                ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_addr_router:addr_router                                                                                                                                                                                                                                                             ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_addr_router:addr_router|final_fpga_addr_router_default_decode:the_default_decode                                                                                                                                                                                                    ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_addr_router:addr_router_001                                                                                                                                                                                                                                                         ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_addr_router:addr_router_001|final_fpga_addr_router_default_decode:the_default_decode                                                                                                                                                                                                ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_addr_router_002:addr_router_002                                                                                                                                                                                                                                                     ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_addr_router_002:addr_router_002|final_fpga_addr_router_002_default_decode:the_default_decode                                                                                                                                                                                        ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_addr_router_002:addr_router_003                                                                                                                                                                                                                                                     ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_addr_router_002:addr_router_003|final_fpga_addr_router_002_default_decode:the_default_decode                                                                                                                                                                                        ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_burst_adapter        ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                                      ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                             ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                       ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                               ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_demux_002:cmd_xbar_demux_002                                                                                                                                                                                                                                               ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_demux_002:cmd_xbar_demux_003                                                                                                                                                                                                                                               ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_multiplexer          ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                           ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                              ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_multiplexer          ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                       ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_multiplexer          ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                                                                                                                                                                       ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_multiplexer          ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_003                                                                                                                                                                                                                                                       ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_multiplexer          ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_004                                                                                                                                                                                                                                                       ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_multiplexer          ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005                                                                                                                                                                                                                                                   ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                      ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_multiplexer          ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_006                                                                                                                                                                                                                                                       ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu                                                                                                                                                                                                                                                                             ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell                                                                                                                                                                                                                       ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper                                                                                                                                 ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_fifo:the_final_fpga_cpu_nios2_oci_fifo|final_fpga_cpu_oci_test_bench:the_final_fpga_cpu_oci_test_bench                                                                                       ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_test_bench:the_final_fpga_cpu_test_bench                                                                                                                                                                                                                     ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator                                                                                                                                                                                                                               ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_master_translator    ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                    ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                               ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_master_agent         ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                         ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                 ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_master_translator    ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                               ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                        ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_master_agent         ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                  ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                                   ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_slave_translator     ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                   ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                     ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_slave_agent          ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                           ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor             ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                               ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo                              ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                   ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                    ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0                                                                                                                                                                                                                                                                        ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator                                                                                                                                                                                                         ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_master_translator    ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator                                                                                                                                   ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent                                                                                                                                         ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_master_agent         ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent                                        ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0                                                                                                                                                                                                                                                                              ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; RAM: 2-PORT                        ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1                                                                                                                                                                                                                                                    ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator                                                                                                                                                                                                               ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_master_translator    ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator|altera_merlin_master_translator:grab_if_0_avalon_master_translator                                                                                                                                            ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent                                                                                                                                               ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_master_agent         ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent                                                 ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_id_router:id_router                                                                                                                                                                                                                                                                 ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_id_router:id_router|final_fpga_id_router_default_decode:the_default_decode                                                                                                                                                                                                          ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_id_router:id_router_001                                                                                                                                                                                                                                                             ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_id_router:id_router_001|final_fpga_id_router_default_decode:the_default_decode                                                                                                                                                                                                      ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_id_router:id_router_002                                                                                                                                                                                                                                                             ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_id_router:id_router_002|final_fpga_id_router_default_decode:the_default_decode                                                                                                                                                                                                      ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_id_router:id_router_003                                                                                                                                                                                                                                                             ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_id_router:id_router_003|final_fpga_id_router_default_decode:the_default_decode                                                                                                                                                                                                      ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_id_router:id_router_004                                                                                                                                                                                                                                                             ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_id_router:id_router_004|final_fpga_id_router_default_decode:the_default_decode                                                                                                                                                                                                      ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_id_router_005:id_router_005                                                                                                                                                                                                                                                         ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_id_router_005:id_router_005|final_fpga_id_router_005_default_decode:the_default_decode                                                                                                                                                                                              ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_router               ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_id_router:id_router_006                                                                                                                                                                                                                                                             ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_id_router:id_router_006|final_fpga_id_router_default_decode:the_default_decode                                                                                                                                                                                                      ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_irq_mapper                  ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_irq_mapper:irq_mapper                                                                                                                                                                                                                                                               ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_jtag_uart            ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                 ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r                                                                                                                                                                                                 ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w                                                                                                                                                                                                 ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                       ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_slave_translator     ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                 ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                                                                                               ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_slave_agent          ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                     ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor       ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                         ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo                        ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                             ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                              ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_traffic_limiter      ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                          ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_new_sdram_controller ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                       ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module                                                                                                                         ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator                                                                                                                                                                                                           ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_slave_translator     ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator                                                                                                                                       ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                             ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_slave_agent          ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent                                               ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                       ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                  ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                           ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                        ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem                                                                                                                                                                                                                                                               ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator                                                                                                                                                                                                                                   ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_slave_translator     ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                           ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                             ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_slave_agent          ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                   ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                     ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                       ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo                                      ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                           ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                            ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0                                                                                                                                                                                                                                                                  ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator                                                                                                                                                                                                 ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_slave_translator     ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator                                                                                                                        ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                            ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_slave_agent          ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                  ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor    ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                      ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo                     ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                          ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                           ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                       ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                   ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_002                                                                                                                                                                                                                                                   ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_003                                                                                                                                                                                                                                                   ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_004                                                                                                                                                                                                                                                   ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux_005:rsp_xbar_demux_005                                                                                                                                                                                                                                               ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_demultiplexer        ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_006                                                                                                                                                                                                                                                   ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_multiplexer          ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                           ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                              ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_multiplexer          ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux_001                                                                                                                                                                                                                                                       ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_reset_controller            ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                         ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                              ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_timer                ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                                                         ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator                                                                                                                                                                                                                             ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_slave_translator     ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                                  ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                          ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_slave_agent          ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                  ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                    ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo                                   ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                        ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                         ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_sysid_qsys           ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid:sysid                                                                                                                                                                                                                                                                         ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                       ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_slave_translator     ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                         ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                       ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_slave_agent          ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                             ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor               ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                 ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo                                ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                     ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_sc_fifo              ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                      ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter                                                                                                                                                                                                                                                         ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_width_adapter        ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                               ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001                                                                                                                                                                                                                                                     ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_width_adapter        ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                           ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002                                                                                                                                                                                                                                                 ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_width_adapter        ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002                                                                                                                                                                                                   ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                     ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003                                                                                                                                                                                                                                                 ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_merlin_width_adapter        ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002                                                                                                                                                                                                   ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; altera_avalon_onchip_memory2       ; 13.0.1  ; N/A          ; N/A          ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                     ; final_fpga/synthesis/../final_fpga.qsys                                     ;
; Altera ; RAM: 2-PORT                        ; N/A     ; N/A          ; N/A          ; |DE2_TOP|linebuffer:xlinebuffer                                                                                                                                                                                                                                                                                                ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/vga/linebuffer.vhd          ;
; Altera ; ALTPLL                             ; 13.0    ; N/A          ; N/A          ; |DE2_TOP|PLL:xpll                                                                                                                                                                                                                                                                                                              ; C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/PLL.vhd          ;
+--------+------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Partition Status Summary                                           ;
+--------------------------------+-------------+---------------------+
; Partition Name                 ; Synthesized ; Reason              ;
+--------------------------------+-------------+---------------------+
; Top                            ; no          ; No relevant changes ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes ;
; sld_hub:auto_hub               ; yes         ; Parameters changed  ;
+--------------------------------+-------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_TOP                                                                                                                                                                          ; 4656 (3)          ; 3220 (0)     ; 213312      ; 8            ; 0       ; 4         ; 161  ; 0            ; |DE2_TOP                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |PLL:xpll|                                                                                                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|PLL:xpll                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |altpll:altpll_component|                                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|PLL:xpll|altpll:altpll_component                                                                                                                                                                                                                                                                                               ; work         ;
;    |final_fpga:xfinal_fpga|                                                                                                                                                       ; 4501 (0)          ; 3167 (0)     ; 196928      ; 8            ; 0       ; 4         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga                                                                                                                                                                                                                                                                                                         ; final_fpga   ;
;       |altera_merlin_burst_adapter:burst_adapter|                                                                                                                                 ; 283 (0)           ; 101 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                                               ; final_fpga   ;
;          |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                                                                               ; 283 (283)         ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                                      ; final_fpga   ;
;       |altera_merlin_traffic_limiter:limiter|                                                                                                                                     ; 19 (19)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                   ; final_fpga   ;
;       |altera_reset_controller:rst_controller|                                                                                                                                    ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                  ; final_fpga   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                       ; final_fpga   ;
;       |dma_engine:dma_engine_0|                                                                                                                                                   ; 156 (151)         ; 118 (118)    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0                                                                                                                                                                                                                                                                                 ; final_fpga   ;
;          |lpm_mult:Mult0|                                                                                                                                                         ; 5 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0|lpm_mult:Mult0                                                                                                                                                                                                                                                                  ; work         ;
;             |mult_d8t:auto_generated|                                                                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0|lpm_mult:Mult0|mult_d8t:auto_generated                                                                                                                                                                                                                                          ; work         ;
;       |final_fpga_addr_router:addr_router_001|                                                                                                                                    ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_addr_router:addr_router_001                                                                                                                                                                                                                                                                  ; final_fpga   ;
;       |final_fpga_addr_router:addr_router|                                                                                                                                        ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_addr_router:addr_router                                                                                                                                                                                                                                                                      ; final_fpga   ;
;       |final_fpga_cmd_xbar_demux:cmd_xbar_demux|                                                                                                                                  ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                ; final_fpga   ;
;       |final_fpga_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                                                                                          ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                        ; final_fpga   ;
;       |final_fpga_cmd_xbar_mux:cmd_xbar_mux_001|                                                                                                                                  ; 58 (54)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                ; final_fpga   ;
;          |altera_merlin_arbitrator:arb|                                                                                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                   ; final_fpga   ;
;       |final_fpga_cmd_xbar_mux:cmd_xbar_mux_002|                                                                                                                                  ; 18 (14)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                                                                                                                                                                                ; final_fpga   ;
;          |altera_merlin_arbitrator:arb|                                                                                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                   ; final_fpga   ;
;       |final_fpga_cmd_xbar_mux:cmd_xbar_mux_003|                                                                                                                                  ; 29 (25)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_003                                                                                                                                                                                                                                                                ; final_fpga   ;
;          |altera_merlin_arbitrator:arb|                                                                                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                   ; final_fpga   ;
;       |final_fpga_cmd_xbar_mux:cmd_xbar_mux_004|                                                                                                                                  ; 11 (7)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_004                                                                                                                                                                                                                                                                ; final_fpga   ;
;          |altera_merlin_arbitrator:arb|                                                                                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                   ; final_fpga   ;
;       |final_fpga_cmd_xbar_mux:cmd_xbar_mux_006|                                                                                                                                  ; 17 (13)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_006                                                                                                                                                                                                                                                                ; final_fpga   ;
;          |altera_merlin_arbitrator:arb|                                                                                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                   ; final_fpga   ;
;       |final_fpga_cmd_xbar_mux:cmd_xbar_mux|                                                                                                                                      ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                    ; final_fpga   ;
;          |altera_merlin_arbitrator:arb|                                                                                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                       ; final_fpga   ;
;       |final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005|                                                                                                                              ; 90 (76)           ; 9 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005                                                                                                                                                                                                                                                            ; final_fpga   ;
;          |altera_merlin_arbitrator:arb|                                                                                                                                           ; 14 (7)            ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; final_fpga   ;
;             |altera_merlin_arb_adder:adder|                                                                                                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                 ; final_fpga   ;
;       |final_fpga_cpu:cpu|                                                                                                                                                        ; 1618 (1213)       ; 1244 (926)   ; 27968       ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu                                                                                                                                                                                                                                                                                      ; final_fpga   ;
;          |final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data                                                                                                                                                                                                                                 ; final_fpga   ;
;             |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_c9d1:auto_generated|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated                                                                                                                                                                        ; work         ;
;          |final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag|                                                                                                                     ; 0 (0)             ; 0 (0)        ; 1344        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag                                                                                                                                                                                                                                   ; final_fpga   ;
;             |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 1344        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; work         ;
;                |altsyncram_01h1:auto_generated|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 1344        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_01h1:auto_generated                                                                                                                                                                          ; work         ;
;          |final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|                                                                                                                  ; 0 (0)             ; 48 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell                                                                                                                                                                                                                                ; final_fpga   ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                                                                              ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                         ; work         ;
;                |altera_mult_add_mpt2:auto_generated|                                                                                                                              ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated                                                                                                                                                     ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                                      ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                            ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                                                                   ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                   ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                                                                       ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                 ; work         ;
;                         |lpm_mult:Mult0|                                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                    ; work         ;
;                            |mult_1l01:auto_generated|                                                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_1l01:auto_generated                           ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                                                                              ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                         ; work         ;
;                |altera_mult_add_opt2:auto_generated|                                                                                                                              ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated                                                                                                                                                     ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                                      ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                            ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                                                                   ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                   ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                                                                       ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                 ; work         ;
;                         |lpm_mult:Mult0|                                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                    ; work         ;
;                            |mult_1s01:auto_generated|                                                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_1s01:auto_generated                           ; work         ;
;          |final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|                                                                                                                  ; 291 (34)          ; 270 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci                                                                                                                                                                                                                                ; final_fpga   ;
;             |final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|                                                                               ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper                                                                                                                                          ; final_fpga   ;
;                |final_fpga_cpu_jtag_debug_module_sysclk:the_final_fpga_cpu_jtag_debug_module_sysclk|                                                                              ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_sysclk:the_final_fpga_cpu_jtag_debug_module_sysclk                                                      ; final_fpga   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_sysclk:the_final_fpga_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_sysclk:the_final_fpga_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck|                                                                                    ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck                                                            ; final_fpga   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy|                                                                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy                                                                              ; work         ;
;             |final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|                                                                                                 ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg                                                                                                                                                            ; final_fpga   ;
;             |final_fpga_cpu_nios2_oci_break:the_final_fpga_cpu_nios2_oci_break|                                                                                                   ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_break:the_final_fpga_cpu_nios2_oci_break                                                                                                                                                              ; final_fpga   ;
;             |final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|                                                                                                   ; 9 (8)             ; 8 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug                                                                                                                                                              ; final_fpga   ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                              ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                          ; work         ;
;             |final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|                                                                                                         ; 113 (113)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem                                                                                                                                                                    ; final_fpga   ;
;                |final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram                                                                                                   ; final_fpga   ;
;                   |altsyncram:the_altsyncram|                                                                                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_qm71:auto_generated|                                                                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qm71:auto_generated                                          ; work         ;
;          |final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a|                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a                                                                                                                                                                                                                 ; final_fpga   ;
;             |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; work         ;
;                |altsyncram_9qg1:auto_generated|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_9qg1:auto_generated                                                                                                                                                        ; work         ;
;          |final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b|                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b                                                                                                                                                                                                                 ; final_fpga   ;
;             |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; work         ;
;                |altsyncram_aqg1:auto_generated|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_aqg1:auto_generated                                                                                                                                                        ; work         ;
;          |final_fpga_cpu_test_bench:the_final_fpga_cpu_test_bench|                                                                                                                ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_test_bench:the_final_fpga_cpu_test_bench                                                                                                                                                                                                                              ; final_fpga   ;
;          |lpm_add_sub:Add8|                                                                                                                                                       ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|lpm_add_sub:Add8                                                                                                                                                                                                                                                                     ; work         ;
;             |add_sub_8ri:auto_generated|                                                                                                                                          ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|lpm_add_sub:Add8|add_sub_8ri:auto_generated                                                                                                                                                                                                                                          ; work         ;
;       |final_fpga_cpu_data_master_translator:cpu_data_master_translator|                                                                                                          ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                        ; final_fpga   ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                             ; final_fpga   ;
;       |final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent|                                          ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                        ; final_fpga   ;
;          |altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|                                                                                  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                  ; final_fpga   ;
;       |final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|                                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                 ; final_fpga   ;
;          |altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|                                                                                  ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                           ; final_fpga   ;
;       |final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|                                                                                              ; 1 (0)             ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                                            ; final_fpga   ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                                                                                        ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                            ; final_fpga   ;
;       |final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                              ; final_fpga   ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                    ; final_fpga   ;
;       |final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|                                        ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                      ; final_fpga   ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                            ; final_fpga   ;
;       |final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|                       ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                                     ; final_fpga   ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                           ; final_fpga   ;
;       |final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|                                     ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                   ; final_fpga   ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                         ; final_fpga   ;
;       |final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|                                  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                ; final_fpga   ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                      ; final_fpga   ;
;       |final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|          ; 0 (0)             ; 23 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                        ; final_fpga   ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|                                                                       ; 0 (0)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo                                       ; final_fpga   ;
;       |final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|    ; 0 (0)             ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                  ; final_fpga   ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|                                                                       ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo                                 ; final_fpga   ;
;       |final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                  ; 0 (0)             ; 19 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                ; final_fpga   ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|                                                                       ; 0 (0)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo                                               ; final_fpga   ;
;       |final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo| ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                               ; final_fpga   ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|                                                                       ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo                              ; final_fpga   ;
;       |final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|               ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                             ; final_fpga   ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|                                                                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo                                            ; final_fpga   ;
;       |final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                          ; final_fpga   ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo                                         ; final_fpga   ;
;       |final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|              ; 9 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                            ; final_fpga   ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                             ; final_fpga   ;
;       |final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|        ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                      ; final_fpga   ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                         ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                       ; final_fpga   ;
;       |final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 7 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                    ; final_fpga   ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                         ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                     ; final_fpga   ;
;       |final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|     ; 9 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                   ; final_fpga   ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                    ; final_fpga   ;
;       |final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                 ; final_fpga   ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                         ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                  ; final_fpga   ;
;       |final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                              ; final_fpga   ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                         ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                               ; final_fpga   ;
;       |final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|                                                                                    ; 56 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator                                                                                                                                                                                                                  ; final_fpga   ;
;          |altera_merlin_master_translator:dma_engine_0_avalon_master_translator|                                                                                                  ; 56 (56)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator                                                                                                                                            ; final_fpga   ;
;       |final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent|                    ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent                                                                                                                                                  ; final_fpga   ;
;          |altera_merlin_master_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent|                                                                       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent                                                 ; final_fpga   ;
;       |final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent|                          ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent                                                                                                                                                        ; final_fpga   ;
;          |altera_merlin_master_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent|                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent                                                          ; final_fpga   ;
;       |final_fpga_jtag_uart:jtag_uart|                                                                                                                                            ; 141 (36)          ; 111 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                          ; final_fpga   ;
;          |alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|                                                                                                               ; 54 (54)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                 ; work         ;
;          |final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|                                                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r                                                                                                                                                                                                          ; final_fpga   ;
;             |scfifo:rfifo|                                                                                                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                             ; work         ;
;                |scfifo_1n21:auto_generated|                                                                                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                                                  ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                             ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                    ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                     ; work         ;
;                         |cntr_rj7:count_usedw|                                                                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                       ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                             ; work         ;
;                      |dpram_5h21:FIFOram|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                          ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                              ; work         ;
;          |final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|                                                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w                                                                                                                                                                                                          ; final_fpga   ;
;             |scfifo:wfifo|                                                                                                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                             ; work         ;
;                |scfifo_1n21:auto_generated|                                                                                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                                                  ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                             ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                    ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                     ; work         ;
;                         |cntr_rj7:count_usedw|                                                                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                       ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                             ; work         ;
;                      |dpram_5h21:FIFOram|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                          ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                              ; work         ;
;       |final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                                  ; 9 (0)             ; 23 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                ; final_fpga   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                                                  ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                          ; final_fpga   ;
;       |final_fpga_new_sdram_controller_0:new_sdram_controller_0|                                                                                                                  ; 273 (224)         ; 240 (154)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                ; final_fpga   ;
;          |final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module|                                                          ; 49 (49)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module                                                                                                                                  ; final_fpga   ;
;       |final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|                        ; 47 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                      ; final_fpga   ;
;          |altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|                                                                          ; 47 (4)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent                                                        ; final_fpga   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                       ; 43 (43)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor          ; final_fpga   ;
;       |final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|  ; 105 (0)           ; 170 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                ; final_fpga   ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                                                                   ; 105 (105)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                           ; final_fpga   ;
;       |final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|      ; 160 (0)           ; 168 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                    ; final_fpga   ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                     ; 160 (160)         ; 168 (168)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                 ; final_fpga   ;
;       |final_fpga_onchip_mem:onchip_mem|                                                                                                                                          ; 35 (0)            ; 1 (0)        ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                        ; final_fpga   ;
;          |altsyncram:the_altsyncram|                                                                                                                                              ; 35 (0)            ; 1 (0)        ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                              ; work         ;
;             |altsyncram_vlc1:auto_generated|                                                                                                                                      ; 35 (0)            ; 1 (1)        ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated                                                                                                                                                                                                               ; work         ;
;                |decode_1oa:decode3|                                                                                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|decode_1oa:decode3                                                                                                                                                                                            ; work         ;
;                |mux_ujb:mux2|                                                                                                                                                     ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|mux_ujb:mux2                                                                                                                                                                                                  ; work         ;
;       |final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator|                                                                                                              ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator                                                                                                                                                                                                                                            ; final_fpga   ;
;          |altera_merlin_slave_translator:onchip_mem_s1_translator|                                                                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                    ; final_fpga   ;
;       |final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|                                                                            ; 31 (0)            ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator                                                                                                                                                                                                          ; final_fpga   ;
;          |altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|                                                                                               ; 31 (31)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator                                                                                                                                 ; final_fpga   ;
;       |final_fpga_rsp_xbar_demux:rsp_xbar_demux_001|                                                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                            ; final_fpga   ;
;       |final_fpga_rsp_xbar_demux:rsp_xbar_demux_002|                                                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_002                                                                                                                                                                                                                                                            ; final_fpga   ;
;       |final_fpga_rsp_xbar_demux:rsp_xbar_demux_003|                                                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_003                                                                                                                                                                                                                                                            ; final_fpga   ;
;       |final_fpga_rsp_xbar_demux:rsp_xbar_demux_004|                                                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_004                                                                                                                                                                                                                                                            ; final_fpga   ;
;       |final_fpga_rsp_xbar_demux:rsp_xbar_demux_006|                                                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_006                                                                                                                                                                                                                                                            ; final_fpga   ;
;       |final_fpga_rsp_xbar_demux:rsp_xbar_demux|                                                                                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                ; final_fpga   ;
;       |final_fpga_rsp_xbar_demux_005:rsp_xbar_demux_005|                                                                                                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux_005:rsp_xbar_demux_005                                                                                                                                                                                                                                                        ; final_fpga   ;
;       |final_fpga_rsp_xbar_mux:rsp_xbar_mux_001|                                                                                                                                  ; 231 (231)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux_001                                                                                                                                                                                                                                                                ; final_fpga   ;
;       |final_fpga_rsp_xbar_mux:rsp_xbar_mux|                                                                                                                                      ; 147 (147)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                    ; final_fpga   ;
;       |final_fpga_sys_clk_timer:sys_clk_timer|                                                                                                                                    ; 131 (131)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                                                                  ; final_fpga   ;
;       |final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|                                                                                                        ; 5 (0)             ; 19 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator                                                                                                                                                                                                                                      ; final_fpga   ;
;          |altera_merlin_slave_translator:sys_clk_timer_s1_translator|                                                                                                             ; 5 (5)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                                           ; final_fpga   ;
;       |final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|                                                                                                  ; 8 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                ; final_fpga   ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                                                          ; 8 (8)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                  ; final_fpga   ;
;       |final_fpga_width_adapter:width_adapter_001|                                                                                                                                ; 13 (0)            ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001                                                                                                                                                                                                                                                              ; final_fpga   ;
;          |altera_merlin_width_adapter:width_adapter|                                                                                                                              ; 13 (13)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                    ; final_fpga   ;
;       |final_fpga_width_adapter:width_adapter|                                                                                                                                    ; 30 (0)            ; 50 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter                                                                                                                                                                                                                                                                  ; final_fpga   ;
;          |altera_merlin_width_adapter:width_adapter|                                                                                                                              ; 30 (30)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                        ; final_fpga   ;
;       |final_fpga_width_adapter_002:width_adapter_002|                                                                                                                            ; 21 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002                                                                                                                                                                                                                                                          ; final_fpga   ;
;          |altera_merlin_width_adapter:width_adapter_002|                                                                                                                          ; 21 (21)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002                                                                                                                                                                                                            ; final_fpga   ;
;       |final_fpga_width_adapter_002:width_adapter_003|                                                                                                                            ; 17 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003                                                                                                                                                                                                                                                          ; final_fpga   ;
;          |altera_merlin_width_adapter:width_adapter_002|                                                                                                                          ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002                                                                                                                                                                                                            ; final_fpga   ;
;       |grab_if:grab_if_0|                                                                                                                                                         ; 248 (10)          ; 150 (20)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0                                                                                                                                                                                                                                                                                       ; final_fpga   ;
;          |grab_AVdetect:grab_AVdetect_1|                                                                                                                                          ; 27 (27)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1                                                                                                                                                                                                                                                         ; final_fpga   ;
;          |grab_addressing:grab_addressing_1|                                                                                                                                      ; 106 (106)         ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1                                                                                                                                                                                                                                                     ; final_fpga   ;
;          |grab_buffer:grab_buffer_1|                                                                                                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1                                                                                                                                                                                                                                                             ; final_fpga   ;
;             |altsyncram:altsyncram_component|                                                                                                                                     ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component                                                                                                                                                                                                                             ; work         ;
;                |altsyncram_hlp1:auto_generated|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated                                                                                                                                                                                              ; work         ;
;                   |altsyncram_k6l1:altsyncram1|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1                                                                                                                                                                  ; work         ;
;          |grab_rcontrol:grab_rcontrol_1|                                                                                                                                          ; 57 (57)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1                                                                                                                                                                                                                                                         ; final_fpga   ;
;          |grab_wcontrol:grab_wcontrol_1|                                                                                                                                          ; 48 (48)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1                                                                                                                                                                                                                                                         ; final_fpga   ;
;       |regfile_final:regfile_final_0|                                                                                                                                             ; 245 (245)         ; 289 (289)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0                                                                                                                                                                                                                                                                           ; final_fpga   ;
;    |linebuffer:xlinebuffer|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|linebuffer:xlinebuffer                                                                                                                                                                                                                                                                                                         ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|linebuffer:xlinebuffer|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                         ; work         ;
;          |altsyncram_4gq1:auto_generated|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|linebuffer:xlinebuffer|altsyncram:altsyncram_component|altsyncram_4gq1:auto_generated                                                                                                                                                                                                                                          ; work         ;
;    |vga:xvga|                                                                                                                                                                     ; 152 (152)         ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|vga:xvga                                                                                                                                                                                                                                                                                                                       ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                  ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                    ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                    ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                    ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|state          ;
+-----------------+-----------------+---------------+-------------+-----------------+---------------+------------+
; Name            ; state.LASTWRITE ; state.MEMWAIT ; state.BURST ; state.PRE_BURST ; state.WAITING ; state.DONE ;
+-----------------+-----------------+---------------+-------------+-----------------+---------------+------------+
; state.DONE      ; 0               ; 0             ; 0           ; 0               ; 0             ; 0          ;
; state.WAITING   ; 0               ; 0             ; 0           ; 0               ; 1             ; 1          ;
; state.PRE_BURST ; 0               ; 0             ; 0           ; 1               ; 0             ; 1          ;
; state.BURST     ; 0               ; 0             ; 1           ; 0               ; 0             ; 1          ;
; state.MEMWAIT   ; 0               ; 1             ; 0           ; 0               ; 0             ; 1          ;
; state.LASTWRITE ; 1               ; 0             ; 0           ; 0               ; 0             ; 1          ;
+-----------------+-----------------+---------------+-------------+-----------------+---------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|state ;
+------------------+--------------+------------------+--------------------------------------------------+
; Name             ; state.ACTIVE ; state.ACTIVEWAIT ; state.WAITING                                    ;
+------------------+--------------+------------------+--------------------------------------------------+
; state.WAITING    ; 0            ; 0                ; 0                                                ;
; state.ACTIVEWAIT ; 0            ; 1                ; 1                                                ;
; state.ACTIVE     ; 1            ; 0                ; 1                                                ;
+------------------+--------------+------------------+--------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1|state ;
+---------------+--------------+------------+------------+----------------------------------------------+
; Name          ; state.UPDATE ; state.ARM2 ; state.ARM1 ; state.WAITING                                ;
+---------------+--------------+------------+------------+----------------------------------------------+
; state.WAITING ; 0            ; 0          ; 0          ; 0                                            ;
; state.ARM1    ; 0            ; 0          ; 1          ; 1                                            ;
; state.ARM2    ; 0            ; 1          ; 0          ; 1                                            ;
; state.UPDATE  ; 1            ; 0          ; 0          ; 1                                            ;
+---------------+--------------+------------+------------+----------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+-------------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001                    ;
+------------------+------------------+------------------+------------------+-------------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                                   ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                                   ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                                   ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                                   ;
+------------------+------------------+------------------+------------------+-------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                                      ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+-------------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                                  ;
+------------+------------+------------+------------+-------------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                           ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                           ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                           ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                           ;
+------------+------------+------------+------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+------------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+------------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                            ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                            ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                            ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                            ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                            ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                            ;
+-------------+-------------+-------------+-------------+-------------+-------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_sysclk:the_final_fpga_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_sysclk:the_final_fpga_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_sysclk:the_final_fpga_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_sysclk:the_final_fpga_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|data_sig[0..23]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_use_reg                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_use_reg                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                 ;
; final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_006|locked[0,1]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005|locked[0..3]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_004|locked[0,1]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_003|locked[0,1]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_002|locked[0,1]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[70,79]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[1,2]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[23..31]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[3..5,13,14,18,21,22,24,26,27,29,31]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_chipselect_pre                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator|altera_merlin_slave_translator:onchip_mem_s1_translator|av_chipselect_pre                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|end_beginbursttransfer                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|read_count[3]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|read_count_1p[3]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|regfile_final:regfile_final_0|DMALPITCH_sig[0]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|regfile_final:regfile_final_0|DMAFSTART_sig[0]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|regfile_final:regfile_final_0|GLPITCH_sig[0]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|regfile_final:regfile_final_0|GFSTART_sig[0]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|buf_raddr1[0]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|i_addr[4,5]                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_control_reg_rddata[2..15,17..31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_im:the_final_fpga_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_im:the_final_fpga_cpu_nios2_oci_im|trc_wrap                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_dbrk:the_final_fpga_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_dbrk:the_final_fpga_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_dbrk:the_final_fpga_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_xbrk:the_final_fpga_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_xbrk:the_final_fpga_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_xbrk:the_final_fpga_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|DMAFSTART_sig_1p[0]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,2..8]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                      ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_endofpacket                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[0..15]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_address_field[1]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[0..8]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_last_field[34]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_endofpacket                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[0..15]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_address_field[1]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[0..8]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_last_field[34]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                 ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|clr_break_line                                                                                                                                                                                                                                        ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|clr_break_line                                                                                                                                                                                                                                        ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                  ;
; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                  ; Merged with final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator|altera_merlin_slave_translator:onchip_mem_s1_translator|waitrequest_reset_override                                                                                                                          ;
; final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator|altera_merlin_slave_translator:onchip_mem_s1_translator|waitrequest_reset_override                                                                                                                          ; Merged with final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                ; Merged with final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator|waitrequest_reset_override                                                                                                                 ;
; final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator|waitrequest_reset_override                                                                                                                 ; Merged with final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest ;
; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest ; Merged with final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                        ;
; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                        ; Merged with final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|waitrequest_reset_override                                                                       ;
; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|waitrequest_reset_override                                                                       ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                  ;
; final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                  ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                           ;
; final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                           ; Merged with final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest          ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                              ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                              ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                              ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                              ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                              ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                              ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                              ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                              ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                              ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                              ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                              ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                              ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                              ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                              ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                              ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                              ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                             ; Merged with final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                             ;
; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[0]                                                                                                                                        ; Merged with final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[0]                                                                                                                                   ;
; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[0]                                                                                                                                   ; Merged with final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[1]                                                                                                                                   ;
; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]                                                                                                                ; Merged with final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[2]                                                                                                                ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|data_reg[4,11]                                                                                                                                                                      ; Merged with final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|address_reg[31]                                                                                                                                                                     ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|address_reg[30]                                                                                                                                                                     ; Merged with final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|address_reg[31]                                                                                                                                                                     ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                        ; Merged with final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|address_reg[31]                                                                                                                                                                     ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|address_reg[29]                                                                                                                                                                     ; Merged with final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|address_reg[31]                                                                                                                                                                     ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                                                        ; Merged with final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|address_reg[31]                                                                                                                                                                     ;
; Total Number of Removed Registers = 1303                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                             ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31] ; Lost Fanouts                   ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10], ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[31],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[30],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[30],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[23],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|address_reg[23],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][48],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][47],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][46],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][49],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][48],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][47],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][46],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][49],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][48],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][47],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][46],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][49],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][48],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][47],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][46],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][48],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][47],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][46],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][49],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][48],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][47],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][46],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|address_register[23]                                                                                                                                                   ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_use_reg                                                                                                                                                                                                                            ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_endofpacket,                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[15],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[12],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[11],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[10],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[9],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[8],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[7],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[6],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[5],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[4],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[3],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[2],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[1],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[0],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[8],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[5],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[4],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[3],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[1],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[0],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|p0_reg_last_field[34],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][70],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][70],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][70],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][70],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][69],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][69],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][69],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][69],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],    ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[2],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                  ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_use_reg                                                                                                                                                                                                                            ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_endofpacket,                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[15],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[12],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[11],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[10],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[9],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[8],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[7],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[6],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[5],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[4],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[3],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[2],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[1],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[0],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[8],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[5],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[4],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[3],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[1],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[0],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|p0_reg_last_field[34]                                                                                                                                                                                                                  ;
; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                               ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8],                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12],                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1],                                                          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9],                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15],                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7],                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                              ;
; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                       ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],          ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8],                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12],                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9],                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15],                                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7],                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                 ;
; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[2]                                                                                                                                                                                                  ; Stuck at GND                   ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[8],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[7],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[2],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26]                                                                                                                                                                                             ;
; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                    ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                    ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16],                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20],                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19],                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11],                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                               ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|address_reg[31]                                                                                                                                                                                                                               ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|address_register[24],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|address_register[25],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|address_register[26],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|address_register[27],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|address_register[28],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|address_register[29],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|address_register[30],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|address_register[31]                                                                                                                                                   ;
; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                             ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                 ;
; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                     ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                         ;
; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97]                                                                  ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                     ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                      ;
; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                            ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16],                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                  ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port clock_enable ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                         ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port clock_enable ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                         ;
; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                                   ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111],                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1],                                             ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                                                                                 ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11],                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11],                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                ;
; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                                                 ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111],                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1],                                                           ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                            ;
; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[31]                                                                                                                                                                         ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31],                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                ;
; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                                            ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111],                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1],                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                       ;
; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                                                    ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111],                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1],                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ;
; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                                      ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111],                                                      ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1],                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                 ;
; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                                              ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111],                                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1],                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ;                                ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                         ;
; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[23]                                                                                                                                        ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23],                                              ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                          ;
; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[29]                                                                                                                                                                         ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29],                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                ;
; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[27]                                                                                                                                                                         ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27],                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                ;
; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[26]                                                                                                                                                                         ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26],                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                ;
; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[24]                                                                                                                                                                         ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24],                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_dbrk:the_final_fpga_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                                                          ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_dbrk:the_final_fpga_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_break:the_final_fpga_cpu_nios2_oci_break|trigbrktype                                                                                                                                                                              ;
; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[13]                                                                                                                                                                         ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13],                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                  ;
; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[79]                                                                                                                                                                                                 ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][79]                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                            ;
; final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[31]                                                                                                                                        ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                               ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                            ;
; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[14]                                                                                                                                                                         ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                            ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[28]                                                                                                                                                 ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                            ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[30]                                                                                                                                                 ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                            ;
; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[3]                                                                                                                                                                          ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                            ;
; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[4]                                                                                                                                                                          ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                            ;
; final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[5]                                                                                                                                                                          ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                   ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                            ;
; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[69]                                                                                                                                                                                                 ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][69]                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                            ;
; final_fpga:xfinal_fpga|regfile_final:regfile_final_0|DMAFSTART_sig[0]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|DMAFSTART_sig_1p[0]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                            ;
; final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|burstcount_register[0]                                                                                                                                                ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                            ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_dbrk:the_final_fpga_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                                                                                ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_break:the_final_fpga_cpu_nios2_oci_break|trigger_state                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                            ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[23]                                                                                                                                                 ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                            ;
; final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[0]                                                                                                                                                                                                                               ; Stuck at GND                   ; final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                            ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                                                                                                 ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                  ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                            ;
; final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[25]                                                                                                                                                 ; Stuck at GND                   ; final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                        ;
;                                                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                            ;
; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck|DRsize~3                                                                              ; Lost Fanouts                   ; final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck|DRsize.101                                                                             ;
; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|start_address[0]                                                                                                                                                                                                                                                                                           ; Lost Fanouts                   ; final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[0]                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_TOP|vga:xvga|rdaddress[5]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[1]                                                                                                                                                                                    ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[1]                                                                                                                                                                                ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter|address_reg[22]                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0|readdata_valid_clk_count[4]                                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[0]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src1_prelim[16]                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_prelim[11]                                                                                                                                                                                                                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_src2_imm[27]                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|av_ld_data_aligned_or_div[0]                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_iw[12]                                                                                                                                                                                                                                                         ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|waddr_int[1]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|EOFISTS_rst                                                                                                                                                                                                                                           ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|buf_raddr1[1]                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|vdata_delayed[2]                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                              ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                     ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                         ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|baseline_addr[8]                                                                                                                                                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|pixcount[1]                                                                                                                                                                                                                     ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1|address_reg[12]                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|DMAEN_sig                                                                                                                                                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|GFMT_sig                                                                                                                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|HESYNC_sig[5]                                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|HTOTAL_sig[3]                                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|VESYNC_sig[0]                                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|VTOTAL_sig[5]                                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|VEVALID_sig[9]                                                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|VSVALID_sig[4]                                                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|HEVALID_sig[9]                                                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|HSVALID_sig[4]                                                                                                                                                                                                                                        ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|GLPITCH_sig[22]                                                                                                                                                                                                                                       ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|GFSTART_sig[10]                                                                                                                                                                                                                                       ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|DMAFSTART_sig[2]                                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|DMAXSIZE_sig[5]                                                                                                                                                                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|HSSYNC_sig[14]                                                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|VSSYNC_sig[14]                                                                                                                                                                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|VGAHZOOM_sig[0]                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|EOFIEN_sig                                                                                                                                                                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|address_register[27]                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|burstcount_register[4]                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_st_data[24]                                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck|sr[36]                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck|sr[34]                                 ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck|sr[11]                                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck|sr[19]                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0|line_count[1]                                                                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|address_register[23]                                                                                                   ;
; 5:1                ; 22 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator|address_register[15]                                                                                                   ;
; 32:1               ; 7 bits    ; 147 LEs       ; 21 LEs               ; 126 LEs                ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[22]                                                                                         ;
; 32:1               ; 5 bits    ; 105 LEs       ; 50 LEs               ; 55 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[12]                                                                                         ;
; 32:1               ; 5 bits    ; 105 LEs       ; 55 LEs               ; 50 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator|av_readdata_pre[5]                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_break:the_final_fpga_cpu_nios2_oci_break|break_readreg[31]                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[1]                                                                                                                                                                                                                                              ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0|address_sig[13]                                                                                                                                                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                                                                                                                                 ;
; 7:1                ; 21 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_pipe_flush_waddr[2]                                                                                                                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                                                                                                                                  ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                 ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|active_data[6]                                                                                                                                                                                                             ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|regfile_final:regfile_final_0|DMALPITCH_sig[1]                                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |DE2_TOP|final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[59]                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[4]                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|E_logic_result[16]                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|M_wr_data_unfiltered[24]                                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|F_ic_data_rd_addr_nxt[0]                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_addr_router:addr_router_001|src_channel[2]                                                                                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_addr_router:addr_router|src_channel[5]                                                                                                                                                                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_addr_router:addr_router_001|src_data[100]                                                                                                                                                                                                                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1|Selector0                                                                                                                                                                                                                           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1|Selector0                                                                                                                                                                                                                           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|Selector35                                                                                                                                                                                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|Selector28                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+-----------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                        ;
+-----------------------------+-------+------+-----------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                           ;
+-----------------------------+-------+------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for final_fpga:xfinal_fpga|final_fpga_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+-------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                    ;
+-----------------+-------+------+-------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                 ;
+-----------------+-------+------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for final_fpga:xfinal_fpga|final_fpga_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                            ;
+-----------------+-------+------+---------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                         ;
+-----------------+-------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for final_fpga:xfinal_fpga|final_fpga_cmd_xbar_demux_002:cmd_xbar_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                            ;
+-----------------+-------+------+---------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                         ;
+-----------------+-------+------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for final_fpga:xfinal_fpga|final_fpga_cmd_xbar_demux_002:cmd_xbar_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                            ;
+-----------------+-------+------+---------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                         ;
+-----------------+-------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+-------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                    ;
+-----------------+-------+------+-------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                 ;
+-----------------+-------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                        ;
+-----------------+-------+------+-----------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                     ;
+-----------------+-------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                        ;
+-----------------+-------+------+-----------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                     ;
+-----------------+-------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                        ;
+-----------------+-------+------+-----------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                     ;
+-----------------+-------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                        ;
+-----------------+-------+------+-----------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                     ;
+-----------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux_005:rsp_xbar_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                            ;
+-----------------+-------+------+---------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                         ;
+-----------------+-------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                        ;
+-----------------+-------+------+-----------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                     ;
+-----------------+-------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for linebuffer:xlinebuffer|altsyncram:altsyncram_component|altsyncram_4gq1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_fpga:xfinal_fpga|dma_engine:dma_engine_0|lpm_mult:Mult0 ;
+------------------------------------------------+------------+--------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                             ;
+------------------------------------------------+------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 23         ; Untyped                                          ;
; LPM_WIDTHB                                     ; 10         ; Untyped                                          ;
; LPM_WIDTHP                                     ; 33         ; Untyped                                          ;
; LPM_WIDTHR                                     ; 33         ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                          ;
; LATENCY                                        ; 0          ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                          ;
; USE_EAB                                        ; OFF        ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_d8t   ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                          ;
+------------------------------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:xpll|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Signed Integer        ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Signed Integer        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; -3000                 ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_USED             ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_USED             ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 6                     ; Untyped               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem ;
+----------------+---------------------------+---------------------------------------------------------+
; Parameter Name ; Value                     ; Type                                                    ;
+----------------+---------------------------+---------------------------------------------------------+
; INIT_FILE      ; final_fpga_onchip_mem.hex ; String                                                  ;
+----------------+---------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                          ;
+------------------------------------+---------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                       ;
; WIDTH_A                            ; 32                        ; Signed Integer                                                ;
; WIDTHAD_A                          ; 13                        ; Signed Integer                                                ;
; NUMWORDS_A                         ; 5120                      ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                       ;
; WIDTH_B                            ; 1                         ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 4                         ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                       ;
; INIT_FILE                          ; final_fpga_onchip_mem.hex ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 5120                      ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone II                ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_vlc1           ; Untyped                                                       ;
+------------------------------------+---------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                    ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                          ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                                 ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                    ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                          ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                                 ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|grab_if:grab_if_0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; size_in        ; 8     ; Signed Integer                                               ;
; size_out       ; 16    ; Signed Integer                                               ;
; addrsize       ; 23    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; linesize       ; 1440  ; Signed Integer                                                                             ;
; linesizelog    ; 11    ; Signed Integer                                                                             ;
; sizein         ; 8     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; baddrsize      ; 13    ; Signed Integer                                                                             ;
; bufferlen      ; 256   ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; baddrsize      ; 12    ; Signed Integer                                                                             ;
; bufferlen      ; 256   ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; addrsize       ; 23    ; Signed Integer                                                                                 ;
; linesize       ; 1440  ; Signed Integer                                                                                 ;
; linesizelog    ; 11    ; Signed Integer                                                                                 ;
; wordsize       ; 2     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                      ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                      ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_hlp1      ; Untyped                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|dma_engine:dma_engine_0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; size_in        ; 8     ; Signed Integer                                                     ;
; size_out       ; 16    ; Signed Integer                                                     ;
; addrsize       ; 23    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------+
; av_address_w                ; 24    ; Signed Integer                                                                                 ;
; av_data_w                   ; 32    ; Signed Integer                                                                                 ;
; av_burstcount_w             ; 1     ; Signed Integer                                                                                 ;
; av_byteenable_w             ; 4     ; Signed Integer                                                                                 ;
; uav_address_w               ; 32    ; Signed Integer                                                                                 ;
; uav_burstcount_w            ; 3     ; Signed Integer                                                                                 ;
; use_read                    ; 1     ; Signed Integer                                                                                 ;
; use_write                   ; 1     ; Signed Integer                                                                                 ;
; use_beginbursttransfer      ; 0     ; Signed Integer                                                                                 ;
; use_begintransfer           ; 0     ; Signed Integer                                                                                 ;
; use_chipselect              ; 0     ; Signed Integer                                                                                 ;
; use_burstcount              ; 0     ; Signed Integer                                                                                 ;
; use_readdatavalid           ; 0     ; Signed Integer                                                                                 ;
; use_waitrequest             ; 1     ; Signed Integer                                                                                 ;
; use_readresponse            ; 0     ; Signed Integer                                                                                 ;
; use_writeresponse           ; 0     ; Signed Integer                                                                                 ;
; av_symbols_per_word         ; 4     ; Signed Integer                                                                                 ;
; av_address_symbols          ; 1     ; Signed Integer                                                                                 ;
; av_burstcount_symbols       ; 0     ; Signed Integer                                                                                 ;
; av_constant_burst_behavior  ; 0     ; Signed Integer                                                                                 ;
; uav_constant_burst_behavior ; 0     ; Signed Integer                                                                                 ;
; av_linewrapbursts           ; 0     ; Signed Integer                                                                                 ;
; av_registerincomingsignals  ; 0     ; Signed Integer                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 24    ; Signed Integer                                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; av_address_w                ; 24    ; Signed Integer                                                                                               ;
; av_data_w                   ; 32    ; Signed Integer                                                                                               ;
; av_burstcount_w             ; 1     ; Signed Integer                                                                                               ;
; av_byteenable_w             ; 4     ; Signed Integer                                                                                               ;
; uav_address_w               ; 32    ; Signed Integer                                                                                               ;
; uav_burstcount_w            ; 3     ; Signed Integer                                                                                               ;
; use_read                    ; 1     ; Signed Integer                                                                                               ;
; use_write                   ; 0     ; Signed Integer                                                                                               ;
; use_beginbursttransfer      ; 0     ; Signed Integer                                                                                               ;
; use_begintransfer           ; 0     ; Signed Integer                                                                                               ;
; use_chipselect              ; 0     ; Signed Integer                                                                                               ;
; use_burstcount              ; 0     ; Signed Integer                                                                                               ;
; use_readdatavalid           ; 1     ; Signed Integer                                                                                               ;
; use_waitrequest             ; 1     ; Signed Integer                                                                                               ;
; use_readresponse            ; 0     ; Signed Integer                                                                                               ;
; use_writeresponse           ; 0     ; Signed Integer                                                                                               ;
; av_symbols_per_word         ; 4     ; Signed Integer                                                                                               ;
; av_address_symbols          ; 1     ; Signed Integer                                                                                               ;
; av_burstcount_symbols       ; 0     ; Signed Integer                                                                                               ;
; av_constant_burst_behavior  ; 0     ; Signed Integer                                                                                               ;
; uav_constant_burst_behavior ; 0     ; Signed Integer                                                                                               ;
; av_linewrapbursts           ; 1     ; Signed Integer                                                                                               ;
; av_registerincomingsignals  ; 0     ; Signed Integer                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 24    ; Signed Integer                                                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                                 ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                           ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; av_address_w                ; 32    ; Signed Integer                                                                                                 ;
; av_data_w                   ; 16    ; Signed Integer                                                                                                 ;
; av_burstcount_w             ; 1     ; Signed Integer                                                                                                 ;
; av_byteenable_w             ; 2     ; Signed Integer                                                                                                 ;
; uav_address_w               ; 32    ; Signed Integer                                                                                                 ;
; uav_burstcount_w            ; 2     ; Signed Integer                                                                                                 ;
; use_read                    ; 0     ; Signed Integer                                                                                                 ;
; use_write                   ; 1     ; Signed Integer                                                                                                 ;
; use_beginbursttransfer      ; 0     ; Signed Integer                                                                                                 ;
; use_begintransfer           ; 0     ; Signed Integer                                                                                                 ;
; use_chipselect              ; 0     ; Signed Integer                                                                                                 ;
; use_burstcount              ; 0     ; Signed Integer                                                                                                 ;
; use_readdatavalid           ; 0     ; Signed Integer                                                                                                 ;
; use_waitrequest             ; 1     ; Signed Integer                                                                                                 ;
; use_readresponse            ; 0     ; Signed Integer                                                                                                 ;
; use_writeresponse           ; 0     ; Signed Integer                                                                                                 ;
; av_symbols_per_word         ; 2     ; Signed Integer                                                                                                 ;
; av_address_symbols          ; 1     ; Signed Integer                                                                                                 ;
; av_burstcount_symbols       ; 0     ; Signed Integer                                                                                                 ;
; av_constant_burst_behavior  ; 0     ; Signed Integer                                                                                                 ;
; uav_constant_burst_behavior ; 0     ; Signed Integer                                                                                                 ;
; av_linewrapbursts           ; 0     ; Signed Integer                                                                                                 ;
; av_registerincomingsignals  ; 0     ; Signed Integer                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator|altera_merlin_master_translator:grab_if_0_avalon_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                                    ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                    ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                    ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; av_address_w                ; 32    ; Signed Integer                                                                                                       ;
; av_data_w                   ; 16    ; Signed Integer                                                                                                       ;
; av_burstcount_w             ; 8     ; Signed Integer                                                                                                       ;
; av_byteenable_w             ; 2     ; Signed Integer                                                                                                       ;
; uav_address_w               ; 32    ; Signed Integer                                                                                                       ;
; uav_burstcount_w            ; 9     ; Signed Integer                                                                                                       ;
; use_read                    ; 1     ; Signed Integer                                                                                                       ;
; use_write                   ; 0     ; Signed Integer                                                                                                       ;
; use_beginbursttransfer      ; 0     ; Signed Integer                                                                                                       ;
; use_begintransfer           ; 0     ; Signed Integer                                                                                                       ;
; use_chipselect              ; 0     ; Signed Integer                                                                                                       ;
; use_burstcount              ; 1     ; Signed Integer                                                                                                       ;
; use_readdatavalid           ; 1     ; Signed Integer                                                                                                       ;
; use_waitrequest             ; 1     ; Signed Integer                                                                                                       ;
; use_readresponse            ; 0     ; Signed Integer                                                                                                       ;
; use_writeresponse           ; 0     ; Signed Integer                                                                                                       ;
; av_symbols_per_word         ; 2     ; Signed Integer                                                                                                       ;
; av_address_symbols          ; 1     ; Signed Integer                                                                                                       ;
; av_burstcount_symbols       ; 0     ; Signed Integer                                                                                                       ;
; av_constant_burst_behavior  ; 1     ; Signed Integer                                                                                                       ;
; uav_constant_burst_behavior ; 0     ; Signed Integer                                                                                                       ;
; av_linewrapbursts           ; 0     ; Signed Integer                                                                                                       ;
; av_registerincomingsignals  ; 0     ; Signed Integer                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                                             ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 8     ; Signed Integer                                                                                                                                                                             ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                                                                             ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                             ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 9     ; Signed Integer                                                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; av_address_w                   ; 9     ; Signed Integer                                                                                          ;
; av_data_w                      ; 32    ; Signed Integer                                                                                          ;
; uav_data_w                     ; 32    ; Signed Integer                                                                                          ;
; av_burstcount_w                ; 1     ; Signed Integer                                                                                          ;
; av_byteenable_w                ; 4     ; Signed Integer                                                                                          ;
; uav_byteenable_w               ; 4     ; Signed Integer                                                                                          ;
; uav_address_w                  ; 32    ; Signed Integer                                                                                          ;
; uav_burstcount_w               ; 3     ; Signed Integer                                                                                          ;
; av_readlatency                 ; 0     ; Signed Integer                                                                                          ;
; use_readdatavalid              ; 0     ; Signed Integer                                                                                          ;
; use_waitrequest                ; 1     ; Signed Integer                                                                                          ;
; use_uav_clken                  ; 0     ; Signed Integer                                                                                          ;
; use_readresponse               ; 0     ; Signed Integer                                                                                          ;
; use_writeresponse              ; 0     ; Signed Integer                                                                                          ;
; av_symbols_per_word            ; 4     ; Signed Integer                                                                                          ;
; av_address_symbols             ; 0     ; Signed Integer                                                                                          ;
; av_burstcount_symbols          ; 0     ; Signed Integer                                                                                          ;
; av_constant_burst_behavior     ; 0     ; Signed Integer                                                                                          ;
; uav_constant_burst_behavior    ; 0     ; Signed Integer                                                                                          ;
; av_require_unaligned_addresses ; 0     ; Signed Integer                                                                                          ;
; chipselect_through_readlatency ; 0     ; Signed Integer                                                                                          ;
; av_read_wait_cycles            ; 1     ; Signed Integer                                                                                          ;
; av_write_wait_cycles           ; 0     ; Signed Integer                                                                                          ;
; av_setup_wait_cycles           ; 0     ; Signed Integer                                                                                          ;
; av_data_hold_cycles            ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
; av_address_w                   ; 13    ; Signed Integer                                                                          ;
; av_data_w                      ; 32    ; Signed Integer                                                                          ;
; uav_data_w                     ; 32    ; Signed Integer                                                                          ;
; av_burstcount_w                ; 1     ; Signed Integer                                                                          ;
; av_byteenable_w                ; 4     ; Signed Integer                                                                          ;
; uav_byteenable_w               ; 4     ; Signed Integer                                                                          ;
; uav_address_w                  ; 32    ; Signed Integer                                                                          ;
; uav_burstcount_w               ; 3     ; Signed Integer                                                                          ;
; av_readlatency                 ; 1     ; Signed Integer                                                                          ;
; use_readdatavalid              ; 0     ; Signed Integer                                                                          ;
; use_waitrequest                ; 0     ; Signed Integer                                                                          ;
; use_uav_clken                  ; 0     ; Signed Integer                                                                          ;
; use_readresponse               ; 0     ; Signed Integer                                                                          ;
; use_writeresponse              ; 0     ; Signed Integer                                                                          ;
; av_symbols_per_word            ; 4     ; Signed Integer                                                                          ;
; av_address_symbols             ; 0     ; Signed Integer                                                                          ;
; av_burstcount_symbols          ; 0     ; Signed Integer                                                                          ;
; av_constant_burst_behavior     ; 0     ; Signed Integer                                                                          ;
; uav_constant_burst_behavior    ; 0     ; Signed Integer                                                                          ;
; av_require_unaligned_addresses ; 0     ; Signed Integer                                                                          ;
; chipselect_through_readlatency ; 0     ; Signed Integer                                                                          ;
; av_read_wait_cycles            ; 0     ; Signed Integer                                                                          ;
; av_write_wait_cycles           ; 0     ; Signed Integer                                                                          ;
; av_setup_wait_cycles           ; 0     ; Signed Integer                                                                          ;
; av_data_hold_cycles            ; 0     ; Signed Integer                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator|altera_merlin_slave_translator:onchip_mem_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; av_address_w                   ; 1     ; Signed Integer                                                                                                      ;
; av_data_w                      ; 32    ; Signed Integer                                                                                                      ;
; uav_data_w                     ; 32    ; Signed Integer                                                                                                      ;
; av_burstcount_w                ; 1     ; Signed Integer                                                                                                      ;
; av_byteenable_w                ; 1     ; Signed Integer                                                                                                      ;
; uav_byteenable_w               ; 4     ; Signed Integer                                                                                                      ;
; uav_address_w                  ; 32    ; Signed Integer                                                                                                      ;
; uav_burstcount_w               ; 3     ; Signed Integer                                                                                                      ;
; av_readlatency                 ; 0     ; Signed Integer                                                                                                      ;
; use_readdatavalid              ; 0     ; Signed Integer                                                                                                      ;
; use_waitrequest                ; 1     ; Signed Integer                                                                                                      ;
; use_uav_clken                  ; 0     ; Signed Integer                                                                                                      ;
; use_readresponse               ; 0     ; Signed Integer                                                                                                      ;
; use_writeresponse              ; 0     ; Signed Integer                                                                                                      ;
; av_symbols_per_word            ; 4     ; Signed Integer                                                                                                      ;
; av_address_symbols             ; 0     ; Signed Integer                                                                                                      ;
; av_burstcount_symbols          ; 0     ; Signed Integer                                                                                                      ;
; av_constant_burst_behavior     ; 0     ; Signed Integer                                                                                                      ;
; uav_constant_burst_behavior    ; 0     ; Signed Integer                                                                                                      ;
; av_require_unaligned_addresses ; 0     ; Signed Integer                                                                                                      ;
; chipselect_through_readlatency ; 0     ; Signed Integer                                                                                                      ;
; av_read_wait_cycles            ; 1     ; Signed Integer                                                                                                      ;
; av_write_wait_cycles           ; 0     ; Signed Integer                                                                                                      ;
; av_setup_wait_cycles           ; 0     ; Signed Integer                                                                                                      ;
; av_data_hold_cycles            ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------+
; av_address_w                   ; 3     ; Signed Integer                                                                                ;
; av_data_w                      ; 16    ; Signed Integer                                                                                ;
; uav_data_w                     ; 32    ; Signed Integer                                                                                ;
; av_burstcount_w                ; 1     ; Signed Integer                                                                                ;
; av_byteenable_w                ; 1     ; Signed Integer                                                                                ;
; uav_byteenable_w               ; 4     ; Signed Integer                                                                                ;
; uav_address_w                  ; 32    ; Signed Integer                                                                                ;
; uav_burstcount_w               ; 3     ; Signed Integer                                                                                ;
; av_readlatency                 ; 0     ; Signed Integer                                                                                ;
; use_readdatavalid              ; 0     ; Signed Integer                                                                                ;
; use_waitrequest                ; 0     ; Signed Integer                                                                                ;
; use_uav_clken                  ; 0     ; Signed Integer                                                                                ;
; use_readresponse               ; 0     ; Signed Integer                                                                                ;
; use_writeresponse              ; 0     ; Signed Integer                                                                                ;
; av_symbols_per_word            ; 4     ; Signed Integer                                                                                ;
; av_address_symbols             ; 0     ; Signed Integer                                                                                ;
; av_burstcount_symbols          ; 0     ; Signed Integer                                                                                ;
; av_constant_burst_behavior     ; 0     ; Signed Integer                                                                                ;
; uav_constant_burst_behavior    ; 0     ; Signed Integer                                                                                ;
; av_require_unaligned_addresses ; 0     ; Signed Integer                                                                                ;
; chipselect_through_readlatency ; 0     ; Signed Integer                                                                                ;
; av_read_wait_cycles            ; 1     ; Signed Integer                                                                                ;
; av_write_wait_cycles           ; 0     ; Signed Integer                                                                                ;
; av_setup_wait_cycles           ; 0     ; Signed Integer                                                                                ;
; av_data_hold_cycles            ; 0     ; Signed Integer                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                           ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; av_address_w                   ; 1     ; Signed Integer                                                                                      ;
; av_data_w                      ; 32    ; Signed Integer                                                                                      ;
; uav_data_w                     ; 32    ; Signed Integer                                                                                      ;
; av_burstcount_w                ; 1     ; Signed Integer                                                                                      ;
; av_byteenable_w                ; 4     ; Signed Integer                                                                                      ;
; uav_byteenable_w               ; 4     ; Signed Integer                                                                                      ;
; uav_address_w                  ; 32    ; Signed Integer                                                                                      ;
; uav_burstcount_w               ; 3     ; Signed Integer                                                                                      ;
; av_readlatency                 ; 0     ; Signed Integer                                                                                      ;
; use_readdatavalid              ; 0     ; Signed Integer                                                                                      ;
; use_waitrequest                ; 0     ; Signed Integer                                                                                      ;
; use_uav_clken                  ; 0     ; Signed Integer                                                                                      ;
; use_readresponse               ; 0     ; Signed Integer                                                                                      ;
; use_writeresponse              ; 0     ; Signed Integer                                                                                      ;
; av_symbols_per_word            ; 4     ; Signed Integer                                                                                      ;
; av_address_symbols             ; 0     ; Signed Integer                                                                                      ;
; av_burstcount_symbols          ; 0     ; Signed Integer                                                                                      ;
; av_constant_burst_behavior     ; 0     ; Signed Integer                                                                                      ;
; uav_constant_burst_behavior    ; 0     ; Signed Integer                                                                                      ;
; av_require_unaligned_addresses ; 0     ; Signed Integer                                                                                      ;
; chipselect_through_readlatency ; 0     ; Signed Integer                                                                                      ;
; av_read_wait_cycles            ; 1     ; Signed Integer                                                                                      ;
; av_write_wait_cycles           ; 0     ; Signed Integer                                                                                      ;
; av_setup_wait_cycles           ; 0     ; Signed Integer                                                                                      ;
; av_data_hold_cycles            ; 0     ; Signed Integer                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; av_address_w                   ; 22    ; Signed Integer                                                                                                  ;
; av_data_w                      ; 16    ; Signed Integer                                                                                                  ;
; uav_data_w                     ; 16    ; Signed Integer                                                                                                  ;
; av_burstcount_w                ; 1     ; Signed Integer                                                                                                  ;
; av_byteenable_w                ; 2     ; Signed Integer                                                                                                  ;
; uav_byteenable_w               ; 2     ; Signed Integer                                                                                                  ;
; uav_address_w                  ; 32    ; Signed Integer                                                                                                  ;
; uav_burstcount_w               ; 2     ; Signed Integer                                                                                                  ;
; av_readlatency                 ; 0     ; Signed Integer                                                                                                  ;
; use_readdatavalid              ; 1     ; Signed Integer                                                                                                  ;
; use_waitrequest                ; 1     ; Signed Integer                                                                                                  ;
; use_uav_clken                  ; 0     ; Signed Integer                                                                                                  ;
; use_readresponse               ; 0     ; Signed Integer                                                                                                  ;
; use_writeresponse              ; 0     ; Signed Integer                                                                                                  ;
; av_symbols_per_word            ; 2     ; Signed Integer                                                                                                  ;
; av_address_symbols             ; 0     ; Signed Integer                                                                                                  ;
; av_burstcount_symbols          ; 0     ; Signed Integer                                                                                                  ;
; av_constant_burst_behavior     ; 0     ; Signed Integer                                                                                                  ;
; uav_constant_burst_behavior    ; 0     ; Signed Integer                                                                                                  ;
; av_require_unaligned_addresses ; 0     ; Signed Integer                                                                                                  ;
; chipselect_through_readlatency ; 0     ; Signed Integer                                                                                                  ;
; av_read_wait_cycles            ; 1     ; Signed Integer                                                                                                  ;
; av_write_wait_cycles           ; 0     ; Signed Integer                                                                                                  ;
; av_setup_wait_cycles           ; 0     ; Signed Integer                                                                                                  ;
; av_data_hold_cycles            ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 22    ; Signed Integer                                                                                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                      ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                      ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                                                                      ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; av_address_w                   ; 5     ; Signed Integer                                                                                                            ;
; av_data_w                      ; 32    ; Signed Integer                                                                                                            ;
; uav_data_w                     ; 32    ; Signed Integer                                                                                                            ;
; av_burstcount_w                ; 1     ; Signed Integer                                                                                                            ;
; av_byteenable_w                ; 4     ; Signed Integer                                                                                                            ;
; uav_byteenable_w               ; 4     ; Signed Integer                                                                                                            ;
; uav_address_w                  ; 32    ; Signed Integer                                                                                                            ;
; uav_burstcount_w               ; 3     ; Signed Integer                                                                                                            ;
; av_readlatency                 ; 0     ; Signed Integer                                                                                                            ;
; use_readdatavalid              ; 0     ; Signed Integer                                                                                                            ;
; use_waitrequest                ; 0     ; Signed Integer                                                                                                            ;
; use_uav_clken                  ; 0     ; Signed Integer                                                                                                            ;
; use_readresponse               ; 0     ; Signed Integer                                                                                                            ;
; use_writeresponse              ; 0     ; Signed Integer                                                                                                            ;
; av_symbols_per_word            ; 4     ; Signed Integer                                                                                                            ;
; av_address_symbols             ; 0     ; Signed Integer                                                                                                            ;
; av_burstcount_symbols          ; 0     ; Signed Integer                                                                                                            ;
; av_constant_burst_behavior     ; 0     ; Signed Integer                                                                                                            ;
; uav_constant_burst_behavior    ; 0     ; Signed Integer                                                                                                            ;
; av_require_unaligned_addresses ; 0     ; Signed Integer                                                                                                            ;
; chipselect_through_readlatency ; 0     ; Signed Integer                                                                                                            ;
; av_read_wait_cycles            ; 1     ; Signed Integer                                                                                                            ;
; av_write_wait_cycles           ; 0     ; Signed Integer                                                                                                            ;
; av_setup_wait_cycles           ; 0     ; Signed Integer                                                                                                            ;
; av_data_hold_cycles            ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 5     ; Signed Integer                                                                                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pkt_protection_h          ; 104   ; Signed Integer                                                                                                                                                   ;
; pkt_protection_l          ; 102   ; Signed Integer                                                                                                                                                   ;
; pkt_begin_burst           ; 93    ; Signed Integer                                                                                                                                                   ;
; pkt_burstwrap_h           ; 85    ; Signed Integer                                                                                                                                                   ;
; pkt_burstwrap_l           ; 83    ; Signed Integer                                                                                                                                                   ;
; pkt_burst_size_h          ; 88    ; Signed Integer                                                                                                                                                   ;
; pkt_burst_size_l          ; 86    ; Signed Integer                                                                                                                                                   ;
; pkt_burst_type_h          ; 90    ; Signed Integer                                                                                                                                                   ;
; pkt_burst_type_l          ; 89    ; Signed Integer                                                                                                                                                   ;
; pkt_byte_cnt_h            ; 82    ; Signed Integer                                                                                                                                                   ;
; pkt_byte_cnt_l            ; 74    ; Signed Integer                                                                                                                                                   ;
; pkt_addr_h                ; 67    ; Signed Integer                                                                                                                                                   ;
; pkt_addr_l                ; 36    ; Signed Integer                                                                                                                                                   ;
; pkt_trans_compressed_read ; 68    ; Signed Integer                                                                                                                                                   ;
; pkt_trans_posted          ; 69    ; Signed Integer                                                                                                                                                   ;
; pkt_trans_write           ; 70    ; Signed Integer                                                                                                                                                   ;
; pkt_trans_read            ; 71    ; Signed Integer                                                                                                                                                   ;
; pkt_trans_lock            ; 72    ; Signed Integer                                                                                                                                                   ;
; pkt_trans_exclusive       ; 73    ; Signed Integer                                                                                                                                                   ;
; pkt_data_h                ; 31    ; Signed Integer                                                                                                                                                   ;
; pkt_data_l                ; 0     ; Signed Integer                                                                                                                                                   ;
; pkt_byteen_h              ; 35    ; Signed Integer                                                                                                                                                   ;
; pkt_byteen_l              ; 32    ; Signed Integer                                                                                                                                                   ;
; pkt_src_id_h              ; 97    ; Signed Integer                                                                                                                                                   ;
; pkt_src_id_l              ; 95    ; Signed Integer                                                                                                                                                   ;
; pkt_dest_id_h             ; 100   ; Signed Integer                                                                                                                                                   ;
; pkt_dest_id_l             ; 98    ; Signed Integer                                                                                                                                                   ;
; pkt_thread_id_h           ; 101   ; Signed Integer                                                                                                                                                   ;
; pkt_thread_id_l           ; 101   ; Signed Integer                                                                                                                                                   ;
; pkt_cache_h               ; 108   ; Signed Integer                                                                                                                                                   ;
; pkt_cache_l               ; 105   ; Signed Integer                                                                                                                                                   ;
; pkt_data_sideband_h       ; 92    ; Signed Integer                                                                                                                                                   ;
; pkt_data_sideband_l       ; 92    ; Signed Integer                                                                                                                                                   ;
; pkt_qos_h                 ; 94    ; Signed Integer                                                                                                                                                   ;
; pkt_qos_l                 ; 94    ; Signed Integer                                                                                                                                                   ;
; pkt_addr_sideband_h       ; 91    ; Signed Integer                                                                                                                                                   ;
; pkt_addr_sideband_l       ; 91    ; Signed Integer                                                                                                                                                   ;
; pkt_response_status_h     ; 110   ; Signed Integer                                                                                                                                                   ;
; pkt_response_status_l     ; 109   ; Signed Integer                                                                                                                                                   ;
; st_data_w                 ; 111   ; Signed Integer                                                                                                                                                   ;
; st_channel_w              ; 7     ; Signed Integer                                                                                                                                                   ;
; av_burstcount_w           ; 3     ; Signed Integer                                                                                                                                                   ;
; suppress_0_byteen_rsp     ; 0     ; Signed Integer                                                                                                                                                   ;
; id                        ; 0     ; Signed Integer                                                                                                                                                   ;
; burstwrap_value           ; 7     ; Signed Integer                                                                                                                                                   ;
; cache_value               ; 0     ; Signed Integer                                                                                                                                                   ;
; secure_access_bit         ; 1     ; Signed Integer                                                                                                                                                   ;
; use_readresponse          ; 0     ; Signed Integer                                                                                                                                                   ;
; use_writeresponse         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 94    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_QOS_L                 ; 94    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 92    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 92    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_THREAD_ID_L           ; 101   ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                                                                                                                                         ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pkt_protection_h          ; 104   ; Signed Integer                                                                                                                                                          ;
; pkt_protection_l          ; 102   ; Signed Integer                                                                                                                                                          ;
; pkt_begin_burst           ; 93    ; Signed Integer                                                                                                                                                          ;
; pkt_burstwrap_h           ; 85    ; Signed Integer                                                                                                                                                          ;
; pkt_burstwrap_l           ; 83    ; Signed Integer                                                                                                                                                          ;
; pkt_burst_size_h          ; 88    ; Signed Integer                                                                                                                                                          ;
; pkt_burst_size_l          ; 86    ; Signed Integer                                                                                                                                                          ;
; pkt_burst_type_h          ; 90    ; Signed Integer                                                                                                                                                          ;
; pkt_burst_type_l          ; 89    ; Signed Integer                                                                                                                                                          ;
; pkt_byte_cnt_h            ; 82    ; Signed Integer                                                                                                                                                          ;
; pkt_byte_cnt_l            ; 74    ; Signed Integer                                                                                                                                                          ;
; pkt_addr_h                ; 67    ; Signed Integer                                                                                                                                                          ;
; pkt_addr_l                ; 36    ; Signed Integer                                                                                                                                                          ;
; pkt_trans_compressed_read ; 68    ; Signed Integer                                                                                                                                                          ;
; pkt_trans_posted          ; 69    ; Signed Integer                                                                                                                                                          ;
; pkt_trans_write           ; 70    ; Signed Integer                                                                                                                                                          ;
; pkt_trans_read            ; 71    ; Signed Integer                                                                                                                                                          ;
; pkt_trans_lock            ; 72    ; Signed Integer                                                                                                                                                          ;
; pkt_trans_exclusive       ; 73    ; Signed Integer                                                                                                                                                          ;
; pkt_data_h                ; 31    ; Signed Integer                                                                                                                                                          ;
; pkt_data_l                ; 0     ; Signed Integer                                                                                                                                                          ;
; pkt_byteen_h              ; 35    ; Signed Integer                                                                                                                                                          ;
; pkt_byteen_l              ; 32    ; Signed Integer                                                                                                                                                          ;
; pkt_src_id_h              ; 97    ; Signed Integer                                                                                                                                                          ;
; pkt_src_id_l              ; 95    ; Signed Integer                                                                                                                                                          ;
; pkt_dest_id_h             ; 100   ; Signed Integer                                                                                                                                                          ;
; pkt_dest_id_l             ; 98    ; Signed Integer                                                                                                                                                          ;
; pkt_thread_id_h           ; 101   ; Signed Integer                                                                                                                                                          ;
; pkt_thread_id_l           ; 101   ; Signed Integer                                                                                                                                                          ;
; pkt_cache_h               ; 108   ; Signed Integer                                                                                                                                                          ;
; pkt_cache_l               ; 105   ; Signed Integer                                                                                                                                                          ;
; pkt_data_sideband_h       ; 92    ; Signed Integer                                                                                                                                                          ;
; pkt_data_sideband_l       ; 92    ; Signed Integer                                                                                                                                                          ;
; pkt_qos_h                 ; 94    ; Signed Integer                                                                                                                                                          ;
; pkt_qos_l                 ; 94    ; Signed Integer                                                                                                                                                          ;
; pkt_addr_sideband_h       ; 91    ; Signed Integer                                                                                                                                                          ;
; pkt_addr_sideband_l       ; 91    ; Signed Integer                                                                                                                                                          ;
; pkt_response_status_h     ; 110   ; Signed Integer                                                                                                                                                          ;
; pkt_response_status_l     ; 109   ; Signed Integer                                                                                                                                                          ;
; st_data_w                 ; 111   ; Signed Integer                                                                                                                                                          ;
; st_channel_w              ; 7     ; Signed Integer                                                                                                                                                          ;
; av_burstcount_w           ; 3     ; Signed Integer                                                                                                                                                          ;
; suppress_0_byteen_rsp     ; 0     ; Signed Integer                                                                                                                                                          ;
; id                        ; 1     ; Signed Integer                                                                                                                                                          ;
; burstwrap_value           ; 3     ; Signed Integer                                                                                                                                                          ;
; cache_value               ; 0     ; Signed Integer                                                                                                                                                          ;
; secure_access_bit         ; 1     ; Signed Integer                                                                                                                                                          ;
; use_readresponse          ; 0     ; Signed Integer                                                                                                                                                          ;
; use_writeresponse         ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 94    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_QOS_L                 ; 94    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 92    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 92    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_THREAD_ID_L           ; 101   ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                                                                                                                                                ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                                                                                                ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                                                                                ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pkt_protection_h          ; 86    ; Signed Integer                                                                                                                                                                   ;
; pkt_protection_l          ; 84    ; Signed Integer                                                                                                                                                                   ;
; pkt_begin_burst           ; 75    ; Signed Integer                                                                                                                                                                   ;
; pkt_burstwrap_h           ; 67    ; Signed Integer                                                                                                                                                                   ;
; pkt_burstwrap_l           ; 65    ; Signed Integer                                                                                                                                                                   ;
; pkt_burst_size_h          ; 70    ; Signed Integer                                                                                                                                                                   ;
; pkt_burst_size_l          ; 68    ; Signed Integer                                                                                                                                                                   ;
; pkt_burst_type_h          ; 72    ; Signed Integer                                                                                                                                                                   ;
; pkt_burst_type_l          ; 71    ; Signed Integer                                                                                                                                                                   ;
; pkt_byte_cnt_h            ; 64    ; Signed Integer                                                                                                                                                                   ;
; pkt_byte_cnt_l            ; 56    ; Signed Integer                                                                                                                                                                   ;
; pkt_addr_h                ; 49    ; Signed Integer                                                                                                                                                                   ;
; pkt_addr_l                ; 18    ; Signed Integer                                                                                                                                                                   ;
; pkt_trans_compressed_read ; 50    ; Signed Integer                                                                                                                                                                   ;
; pkt_trans_posted          ; 51    ; Signed Integer                                                                                                                                                                   ;
; pkt_trans_write           ; 52    ; Signed Integer                                                                                                                                                                   ;
; pkt_trans_read            ; 53    ; Signed Integer                                                                                                                                                                   ;
; pkt_trans_lock            ; 54    ; Signed Integer                                                                                                                                                                   ;
; pkt_trans_exclusive       ; 55    ; Signed Integer                                                                                                                                                                   ;
; pkt_data_h                ; 15    ; Signed Integer                                                                                                                                                                   ;
; pkt_data_l                ; 0     ; Signed Integer                                                                                                                                                                   ;
; pkt_byteen_h              ; 17    ; Signed Integer                                                                                                                                                                   ;
; pkt_byteen_l              ; 16    ; Signed Integer                                                                                                                                                                   ;
; pkt_src_id_h              ; 79    ; Signed Integer                                                                                                                                                                   ;
; pkt_src_id_l              ; 77    ; Signed Integer                                                                                                                                                                   ;
; pkt_dest_id_h             ; 82    ; Signed Integer                                                                                                                                                                   ;
; pkt_dest_id_l             ; 80    ; Signed Integer                                                                                                                                                                   ;
; pkt_thread_id_h           ; 83    ; Signed Integer                                                                                                                                                                   ;
; pkt_thread_id_l           ; 83    ; Signed Integer                                                                                                                                                                   ;
; pkt_cache_h               ; 90    ; Signed Integer                                                                                                                                                                   ;
; pkt_cache_l               ; 87    ; Signed Integer                                                                                                                                                                   ;
; pkt_data_sideband_h       ; 74    ; Signed Integer                                                                                                                                                                   ;
; pkt_data_sideband_l       ; 74    ; Signed Integer                                                                                                                                                                   ;
; pkt_qos_h                 ; 76    ; Signed Integer                                                                                                                                                                   ;
; pkt_qos_l                 ; 76    ; Signed Integer                                                                                                                                                                   ;
; pkt_addr_sideband_h       ; 73    ; Signed Integer                                                                                                                                                                   ;
; pkt_addr_sideband_l       ; 73    ; Signed Integer                                                                                                                                                                   ;
; pkt_response_status_h     ; 92    ; Signed Integer                                                                                                                                                                   ;
; pkt_response_status_l     ; 91    ; Signed Integer                                                                                                                                                                   ;
; st_data_w                 ; 93    ; Signed Integer                                                                                                                                                                   ;
; st_channel_w              ; 7     ; Signed Integer                                                                                                                                                                   ;
; av_burstcount_w           ; 2     ; Signed Integer                                                                                                                                                                   ;
; suppress_0_byteen_rsp     ; 1     ; Signed Integer                                                                                                                                                                   ;
; id                        ; 3     ; Signed Integer                                                                                                                                                                   ;
; burstwrap_value           ; 7     ; Signed Integer                                                                                                                                                                   ;
; cache_value               ; 0     ; Signed Integer                                                                                                                                                                   ;
; secure_access_bit         ; 1     ; Signed Integer                                                                                                                                                                   ;
; use_readresponse          ; 0     ; Signed Integer                                                                                                                                                                   ;
; use_writeresponse         ; 0     ; Signed Integer                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; ID                        ; 3     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pkt_protection_h          ; 86    ; Signed Integer                                                                                                                                                                         ;
; pkt_protection_l          ; 84    ; Signed Integer                                                                                                                                                                         ;
; pkt_begin_burst           ; 75    ; Signed Integer                                                                                                                                                                         ;
; pkt_burstwrap_h           ; 67    ; Signed Integer                                                                                                                                                                         ;
; pkt_burstwrap_l           ; 65    ; Signed Integer                                                                                                                                                                         ;
; pkt_burst_size_h          ; 70    ; Signed Integer                                                                                                                                                                         ;
; pkt_burst_size_l          ; 68    ; Signed Integer                                                                                                                                                                         ;
; pkt_burst_type_h          ; 72    ; Signed Integer                                                                                                                                                                         ;
; pkt_burst_type_l          ; 71    ; Signed Integer                                                                                                                                                                         ;
; pkt_byte_cnt_h            ; 64    ; Signed Integer                                                                                                                                                                         ;
; pkt_byte_cnt_l            ; 56    ; Signed Integer                                                                                                                                                                         ;
; pkt_addr_h                ; 49    ; Signed Integer                                                                                                                                                                         ;
; pkt_addr_l                ; 18    ; Signed Integer                                                                                                                                                                         ;
; pkt_trans_compressed_read ; 50    ; Signed Integer                                                                                                                                                                         ;
; pkt_trans_posted          ; 51    ; Signed Integer                                                                                                                                                                         ;
; pkt_trans_write           ; 52    ; Signed Integer                                                                                                                                                                         ;
; pkt_trans_read            ; 53    ; Signed Integer                                                                                                                                                                         ;
; pkt_trans_lock            ; 54    ; Signed Integer                                                                                                                                                                         ;
; pkt_trans_exclusive       ; 55    ; Signed Integer                                                                                                                                                                         ;
; pkt_data_h                ; 15    ; Signed Integer                                                                                                                                                                         ;
; pkt_data_l                ; 0     ; Signed Integer                                                                                                                                                                         ;
; pkt_byteen_h              ; 17    ; Signed Integer                                                                                                                                                                         ;
; pkt_byteen_l              ; 16    ; Signed Integer                                                                                                                                                                         ;
; pkt_src_id_h              ; 79    ; Signed Integer                                                                                                                                                                         ;
; pkt_src_id_l              ; 77    ; Signed Integer                                                                                                                                                                         ;
; pkt_dest_id_h             ; 82    ; Signed Integer                                                                                                                                                                         ;
; pkt_dest_id_l             ; 80    ; Signed Integer                                                                                                                                                                         ;
; pkt_thread_id_h           ; 83    ; Signed Integer                                                                                                                                                                         ;
; pkt_thread_id_l           ; 83    ; Signed Integer                                                                                                                                                                         ;
; pkt_cache_h               ; 90    ; Signed Integer                                                                                                                                                                         ;
; pkt_cache_l               ; 87    ; Signed Integer                                                                                                                                                                         ;
; pkt_data_sideband_h       ; 74    ; Signed Integer                                                                                                                                                                         ;
; pkt_data_sideband_l       ; 74    ; Signed Integer                                                                                                                                                                         ;
; pkt_qos_h                 ; 76    ; Signed Integer                                                                                                                                                                         ;
; pkt_qos_l                 ; 76    ; Signed Integer                                                                                                                                                                         ;
; pkt_addr_sideband_h       ; 73    ; Signed Integer                                                                                                                                                                         ;
; pkt_addr_sideband_l       ; 73    ; Signed Integer                                                                                                                                                                         ;
; pkt_response_status_h     ; 92    ; Signed Integer                                                                                                                                                                         ;
; pkt_response_status_l     ; 91    ; Signed Integer                                                                                                                                                                         ;
; st_data_w                 ; 93    ; Signed Integer                                                                                                                                                                         ;
; st_channel_w              ; 7     ; Signed Integer                                                                                                                                                                         ;
; av_burstcount_w           ; 9     ; Signed Integer                                                                                                                                                                         ;
; suppress_0_byteen_rsp     ; 1     ; Signed Integer                                                                                                                                                                         ;
; id                        ; 2     ; Signed Integer                                                                                                                                                                         ;
; burstwrap_value           ; 7     ; Signed Integer                                                                                                                                                                         ;
; cache_value               ; 0     ; Signed Integer                                                                                                                                                                         ;
; secure_access_bit         ; 1     ; Signed Integer                                                                                                                                                                         ;
; use_readresponse          ; 0     ; Signed Integer                                                                                                                                                                         ;
; use_writeresponse         ; 0     ; Signed Integer                                                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 9     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; ID                        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pkt_data_h                ; 31    ; Signed Integer                                                                                                                                                             ;
; pkt_data_l                ; 0     ; Signed Integer                                                                                                                                                             ;
; pkt_begin_burst           ; 93    ; Signed Integer                                                                                                                                                             ;
; pkt_symbol_w              ; 8     ; Signed Integer                                                                                                                                                             ;
; pkt_byteen_h              ; 35    ; Signed Integer                                                                                                                                                             ;
; pkt_byteen_l              ; 32    ; Signed Integer                                                                                                                                                             ;
; pkt_addr_h                ; 67    ; Signed Integer                                                                                                                                                             ;
; pkt_addr_l                ; 36    ; Signed Integer                                                                                                                                                             ;
; pkt_trans_compressed_read ; 68    ; Signed Integer                                                                                                                                                             ;
; pkt_trans_posted          ; 69    ; Signed Integer                                                                                                                                                             ;
; pkt_trans_write           ; 70    ; Signed Integer                                                                                                                                                             ;
; pkt_trans_read            ; 71    ; Signed Integer                                                                                                                                                             ;
; pkt_trans_lock            ; 72    ; Signed Integer                                                                                                                                                             ;
; pkt_src_id_h              ; 97    ; Signed Integer                                                                                                                                                             ;
; pkt_src_id_l              ; 95    ; Signed Integer                                                                                                                                                             ;
; pkt_dest_id_h             ; 100   ; Signed Integer                                                                                                                                                             ;
; pkt_dest_id_l             ; 98    ; Signed Integer                                                                                                                                                             ;
; pkt_burstwrap_h           ; 85    ; Signed Integer                                                                                                                                                             ;
; pkt_burstwrap_l           ; 83    ; Signed Integer                                                                                                                                                             ;
; pkt_byte_cnt_h            ; 82    ; Signed Integer                                                                                                                                                             ;
; pkt_byte_cnt_l            ; 74    ; Signed Integer                                                                                                                                                             ;
; pkt_protection_h          ; 104   ; Signed Integer                                                                                                                                                             ;
; pkt_protection_l          ; 102   ; Signed Integer                                                                                                                                                             ;
; pkt_response_status_h     ; 110   ; Signed Integer                                                                                                                                                             ;
; pkt_response_status_l     ; 109   ; Signed Integer                                                                                                                                                             ;
; pkt_burst_size_h          ; 88    ; Signed Integer                                                                                                                                                             ;
; pkt_burst_size_l          ; 86    ; Signed Integer                                                                                                                                                             ;
; st_channel_w              ; 7     ; Signed Integer                                                                                                                                                             ;
; st_data_w                 ; 111   ; Signed Integer                                                                                                                                                             ;
; avs_burstcount_w          ; 3     ; Signed Integer                                                                                                                                                             ;
; suppress_0_byteen_cmd     ; 0     ; Signed Integer                                                                                                                                                             ;
; prevent_fifo_overflow     ; 1     ; Signed Integer                                                                                                                                                             ;
; use_readresponse          ; 0     ; Signed Integer                                                                                                                                                             ;
; use_writeresponse         ; 0     ; Signed Integer                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                                                                                                                                       ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                                       ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                                     ;
; bits_per_symbol     ; 112   ; Signed Integer                                                                                                                                                                                     ;
; fifo_depth          ; 2     ; Signed Integer                                                                                                                                                                                     ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                                     ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                                     ;
; use_packets         ; 1     ; Signed Integer                                                                                                                                                                                     ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                                     ;
; empty_latency       ; 1     ; Signed Integer                                                                                                                                                                                     ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                                     ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                                     ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                                     ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                                         ;
; bits_per_symbol     ; 34    ; Signed Integer                                                                                                                                                                                         ;
; fifo_depth          ; 2     ; Signed Integer                                                                                                                                                                                         ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                                         ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                                         ;
; use_packets         ; 0     ; Signed Integer                                                                                                                                                                                         ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                                         ;
; empty_latency       ; 0     ; Signed Integer                                                                                                                                                                                         ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                                         ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                                         ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pkt_data_h                ; 31    ; Signed Integer                                                                                                                                                     ;
; pkt_data_l                ; 0     ; Signed Integer                                                                                                                                                     ;
; pkt_begin_burst           ; 93    ; Signed Integer                                                                                                                                                     ;
; pkt_symbol_w              ; 8     ; Signed Integer                                                                                                                                                     ;
; pkt_byteen_h              ; 35    ; Signed Integer                                                                                                                                                     ;
; pkt_byteen_l              ; 32    ; Signed Integer                                                                                                                                                     ;
; pkt_addr_h                ; 67    ; Signed Integer                                                                                                                                                     ;
; pkt_addr_l                ; 36    ; Signed Integer                                                                                                                                                     ;
; pkt_trans_compressed_read ; 68    ; Signed Integer                                                                                                                                                     ;
; pkt_trans_posted          ; 69    ; Signed Integer                                                                                                                                                     ;
; pkt_trans_write           ; 70    ; Signed Integer                                                                                                                                                     ;
; pkt_trans_read            ; 71    ; Signed Integer                                                                                                                                                     ;
; pkt_trans_lock            ; 72    ; Signed Integer                                                                                                                                                     ;
; pkt_src_id_h              ; 97    ; Signed Integer                                                                                                                                                     ;
; pkt_src_id_l              ; 95    ; Signed Integer                                                                                                                                                     ;
; pkt_dest_id_h             ; 100   ; Signed Integer                                                                                                                                                     ;
; pkt_dest_id_l             ; 98    ; Signed Integer                                                                                                                                                     ;
; pkt_burstwrap_h           ; 85    ; Signed Integer                                                                                                                                                     ;
; pkt_burstwrap_l           ; 83    ; Signed Integer                                                                                                                                                     ;
; pkt_byte_cnt_h            ; 82    ; Signed Integer                                                                                                                                                     ;
; pkt_byte_cnt_l            ; 74    ; Signed Integer                                                                                                                                                     ;
; pkt_protection_h          ; 104   ; Signed Integer                                                                                                                                                     ;
; pkt_protection_l          ; 102   ; Signed Integer                                                                                                                                                     ;
; pkt_response_status_h     ; 110   ; Signed Integer                                                                                                                                                     ;
; pkt_response_status_l     ; 109   ; Signed Integer                                                                                                                                                     ;
; pkt_burst_size_h          ; 88    ; Signed Integer                                                                                                                                                     ;
; pkt_burst_size_l          ; 86    ; Signed Integer                                                                                                                                                     ;
; st_channel_w              ; 7     ; Signed Integer                                                                                                                                                     ;
; st_data_w                 ; 111   ; Signed Integer                                                                                                                                                     ;
; avs_burstcount_w          ; 3     ; Signed Integer                                                                                                                                                     ;
; suppress_0_byteen_cmd     ; 0     ; Signed Integer                                                                                                                                                     ;
; prevent_fifo_overflow     ; 1     ; Signed Integer                                                                                                                                                     ;
; use_readresponse          ; 0     ; Signed Integer                                                                                                                                                     ;
; use_writeresponse         ; 0     ; Signed Integer                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                                                                                                                               ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                                                                                               ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                             ;
; bits_per_symbol     ; 112   ; Signed Integer                                                                                                                                                                             ;
; fifo_depth          ; 2     ; Signed Integer                                                                                                                                                                             ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                             ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                             ;
; use_packets         ; 1     ; Signed Integer                                                                                                                                                                             ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                             ;
; empty_latency       ; 1     ; Signed Integer                                                                                                                                                                             ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                             ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                             ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                             ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                                                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                                 ;
; bits_per_symbol     ; 34    ; Signed Integer                                                                                                                                                                                 ;
; fifo_depth          ; 2     ; Signed Integer                                                                                                                                                                                 ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                                 ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                                 ;
; use_packets         ; 0     ; Signed Integer                                                                                                                                                                                 ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                                 ;
; empty_latency       ; 0     ; Signed Integer                                                                                                                                                                                 ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                                 ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                                 ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                                 ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pkt_data_h                ; 31    ; Signed Integer                                                                                                                                                                   ;
; pkt_data_l                ; 0     ; Signed Integer                                                                                                                                                                   ;
; pkt_begin_burst           ; 93    ; Signed Integer                                                                                                                                                                   ;
; pkt_symbol_w              ; 8     ; Signed Integer                                                                                                                                                                   ;
; pkt_byteen_h              ; 35    ; Signed Integer                                                                                                                                                                   ;
; pkt_byteen_l              ; 32    ; Signed Integer                                                                                                                                                                   ;
; pkt_addr_h                ; 67    ; Signed Integer                                                                                                                                                                   ;
; pkt_addr_l                ; 36    ; Signed Integer                                                                                                                                                                   ;
; pkt_trans_compressed_read ; 68    ; Signed Integer                                                                                                                                                                   ;
; pkt_trans_posted          ; 69    ; Signed Integer                                                                                                                                                                   ;
; pkt_trans_write           ; 70    ; Signed Integer                                                                                                                                                                   ;
; pkt_trans_read            ; 71    ; Signed Integer                                                                                                                                                                   ;
; pkt_trans_lock            ; 72    ; Signed Integer                                                                                                                                                                   ;
; pkt_src_id_h              ; 97    ; Signed Integer                                                                                                                                                                   ;
; pkt_src_id_l              ; 95    ; Signed Integer                                                                                                                                                                   ;
; pkt_dest_id_h             ; 100   ; Signed Integer                                                                                                                                                                   ;
; pkt_dest_id_l             ; 98    ; Signed Integer                                                                                                                                                                   ;
; pkt_burstwrap_h           ; 85    ; Signed Integer                                                                                                                                                                   ;
; pkt_burstwrap_l           ; 83    ; Signed Integer                                                                                                                                                                   ;
; pkt_byte_cnt_h            ; 82    ; Signed Integer                                                                                                                                                                   ;
; pkt_byte_cnt_l            ; 74    ; Signed Integer                                                                                                                                                                   ;
; pkt_protection_h          ; 104   ; Signed Integer                                                                                                                                                                   ;
; pkt_protection_l          ; 102   ; Signed Integer                                                                                                                                                                   ;
; pkt_response_status_h     ; 110   ; Signed Integer                                                                                                                                                                   ;
; pkt_response_status_l     ; 109   ; Signed Integer                                                                                                                                                                   ;
; pkt_burst_size_h          ; 88    ; Signed Integer                                                                                                                                                                   ;
; pkt_burst_size_l          ; 86    ; Signed Integer                                                                                                                                                                   ;
; st_channel_w              ; 7     ; Signed Integer                                                                                                                                                                   ;
; st_data_w                 ; 111   ; Signed Integer                                                                                                                                                                   ;
; avs_burstcount_w          ; 3     ; Signed Integer                                                                                                                                                                   ;
; suppress_0_byteen_cmd     ; 0     ; Signed Integer                                                                                                                                                                   ;
; prevent_fifo_overflow     ; 1     ; Signed Integer                                                                                                                                                                   ;
; use_readresponse          ; 0     ; Signed Integer                                                                                                                                                                   ;
; use_writeresponse         ; 0     ; Signed Integer                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                                                                                                                                             ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                                             ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                                           ;
; bits_per_symbol     ; 112   ; Signed Integer                                                                                                                                                                                           ;
; fifo_depth          ; 2     ; Signed Integer                                                                                                                                                                                           ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                                           ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                                           ;
; use_packets         ; 1     ; Signed Integer                                                                                                                                                                                           ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                                           ;
; empty_latency       ; 1     ; Signed Integer                                                                                                                                                                                           ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                                           ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                                           ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                                           ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                                               ;
; bits_per_symbol     ; 34    ; Signed Integer                                                                                                                                                                                               ;
; fifo_depth          ; 2     ; Signed Integer                                                                                                                                                                                               ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                                               ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                                               ;
; use_packets         ; 0     ; Signed Integer                                                                                                                                                                                               ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                                               ;
; empty_latency       ; 0     ; Signed Integer                                                                                                                                                                                               ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                                               ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                                               ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                                               ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pkt_data_h                ; 31    ; Signed Integer                                                                                                                                                        ;
; pkt_data_l                ; 0     ; Signed Integer                                                                                                                                                        ;
; pkt_begin_burst           ; 93    ; Signed Integer                                                                                                                                                        ;
; pkt_symbol_w              ; 8     ; Signed Integer                                                                                                                                                        ;
; pkt_byteen_h              ; 35    ; Signed Integer                                                                                                                                                        ;
; pkt_byteen_l              ; 32    ; Signed Integer                                                                                                                                                        ;
; pkt_addr_h                ; 67    ; Signed Integer                                                                                                                                                        ;
; pkt_addr_l                ; 36    ; Signed Integer                                                                                                                                                        ;
; pkt_trans_compressed_read ; 68    ; Signed Integer                                                                                                                                                        ;
; pkt_trans_posted          ; 69    ; Signed Integer                                                                                                                                                        ;
; pkt_trans_write           ; 70    ; Signed Integer                                                                                                                                                        ;
; pkt_trans_read            ; 71    ; Signed Integer                                                                                                                                                        ;
; pkt_trans_lock            ; 72    ; Signed Integer                                                                                                                                                        ;
; pkt_src_id_h              ; 97    ; Signed Integer                                                                                                                                                        ;
; pkt_src_id_l              ; 95    ; Signed Integer                                                                                                                                                        ;
; pkt_dest_id_h             ; 100   ; Signed Integer                                                                                                                                                        ;
; pkt_dest_id_l             ; 98    ; Signed Integer                                                                                                                                                        ;
; pkt_burstwrap_h           ; 85    ; Signed Integer                                                                                                                                                        ;
; pkt_burstwrap_l           ; 83    ; Signed Integer                                                                                                                                                        ;
; pkt_byte_cnt_h            ; 82    ; Signed Integer                                                                                                                                                        ;
; pkt_byte_cnt_l            ; 74    ; Signed Integer                                                                                                                                                        ;
; pkt_protection_h          ; 104   ; Signed Integer                                                                                                                                                        ;
; pkt_protection_l          ; 102   ; Signed Integer                                                                                                                                                        ;
; pkt_response_status_h     ; 110   ; Signed Integer                                                                                                                                                        ;
; pkt_response_status_l     ; 109   ; Signed Integer                                                                                                                                                        ;
; pkt_burst_size_h          ; 88    ; Signed Integer                                                                                                                                                        ;
; pkt_burst_size_l          ; 86    ; Signed Integer                                                                                                                                                        ;
; st_channel_w              ; 7     ; Signed Integer                                                                                                                                                        ;
; st_data_w                 ; 111   ; Signed Integer                                                                                                                                                        ;
; avs_burstcount_w          ; 3     ; Signed Integer                                                                                                                                                        ;
; suppress_0_byteen_cmd     ; 0     ; Signed Integer                                                                                                                                                        ;
; prevent_fifo_overflow     ; 1     ; Signed Integer                                                                                                                                                        ;
; use_readresponse          ; 0     ; Signed Integer                                                                                                                                                        ;
; use_writeresponse         ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                                  ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                                ;
; bits_per_symbol     ; 112   ; Signed Integer                                                                                                                                                                                ;
; fifo_depth          ; 2     ; Signed Integer                                                                                                                                                                                ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                                ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                                ;
; use_packets         ; 1     ; Signed Integer                                                                                                                                                                                ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                                ;
; empty_latency       ; 1     ; Signed Integer                                                                                                                                                                                ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                                ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                                ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                                ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                                                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; bits_per_symbol     ; 34    ; Signed Integer                                                                                                                                                                                    ;
; fifo_depth          ; 2     ; Signed Integer                                                                                                                                                                                    ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                                    ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                                    ;
; use_packets         ; 0     ; Signed Integer                                                                                                                                                                                    ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                                    ;
; empty_latency       ; 0     ; Signed Integer                                                                                                                                                                                    ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                                    ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                                    ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                                    ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pkt_data_h                ; 31    ; Signed Integer                                                                                                                                                           ;
; pkt_data_l                ; 0     ; Signed Integer                                                                                                                                                           ;
; pkt_begin_burst           ; 93    ; Signed Integer                                                                                                                                                           ;
; pkt_symbol_w              ; 8     ; Signed Integer                                                                                                                                                           ;
; pkt_byteen_h              ; 35    ; Signed Integer                                                                                                                                                           ;
; pkt_byteen_l              ; 32    ; Signed Integer                                                                                                                                                           ;
; pkt_addr_h                ; 67    ; Signed Integer                                                                                                                                                           ;
; pkt_addr_l                ; 36    ; Signed Integer                                                                                                                                                           ;
; pkt_trans_compressed_read ; 68    ; Signed Integer                                                                                                                                                           ;
; pkt_trans_posted          ; 69    ; Signed Integer                                                                                                                                                           ;
; pkt_trans_write           ; 70    ; Signed Integer                                                                                                                                                           ;
; pkt_trans_read            ; 71    ; Signed Integer                                                                                                                                                           ;
; pkt_trans_lock            ; 72    ; Signed Integer                                                                                                                                                           ;
; pkt_src_id_h              ; 97    ; Signed Integer                                                                                                                                                           ;
; pkt_src_id_l              ; 95    ; Signed Integer                                                                                                                                                           ;
; pkt_dest_id_h             ; 100   ; Signed Integer                                                                                                                                                           ;
; pkt_dest_id_l             ; 98    ; Signed Integer                                                                                                                                                           ;
; pkt_burstwrap_h           ; 85    ; Signed Integer                                                                                                                                                           ;
; pkt_burstwrap_l           ; 83    ; Signed Integer                                                                                                                                                           ;
; pkt_byte_cnt_h            ; 82    ; Signed Integer                                                                                                                                                           ;
; pkt_byte_cnt_l            ; 74    ; Signed Integer                                                                                                                                                           ;
; pkt_protection_h          ; 104   ; Signed Integer                                                                                                                                                           ;
; pkt_protection_l          ; 102   ; Signed Integer                                                                                                                                                           ;
; pkt_response_status_h     ; 110   ; Signed Integer                                                                                                                                                           ;
; pkt_response_status_l     ; 109   ; Signed Integer                                                                                                                                                           ;
; pkt_burst_size_h          ; 88    ; Signed Integer                                                                                                                                                           ;
; pkt_burst_size_l          ; 86    ; Signed Integer                                                                                                                                                           ;
; st_channel_w              ; 7     ; Signed Integer                                                                                                                                                           ;
; st_data_w                 ; 111   ; Signed Integer                                                                                                                                                           ;
; avs_burstcount_w          ; 3     ; Signed Integer                                                                                                                                                           ;
; suppress_0_byteen_cmd     ; 0     ; Signed Integer                                                                                                                                                           ;
; prevent_fifo_overflow     ; 1     ; Signed Integer                                                                                                                                                           ;
; use_readresponse          ; 0     ; Signed Integer                                                                                                                                                           ;
; use_writeresponse         ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                                                                                                                                     ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                                     ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                                   ;
; bits_per_symbol     ; 112   ; Signed Integer                                                                                                                                                                                   ;
; fifo_depth          ; 2     ; Signed Integer                                                                                                                                                                                   ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                                   ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                                   ;
; use_packets         ; 1     ; Signed Integer                                                                                                                                                                                   ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                                   ;
; empty_latency       ; 1     ; Signed Integer                                                                                                                                                                                   ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                                   ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                                   ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                                   ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                                       ;
; bits_per_symbol     ; 34    ; Signed Integer                                                                                                                                                                                       ;
; fifo_depth          ; 2     ; Signed Integer                                                                                                                                                                                       ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                                       ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                                       ;
; use_packets         ; 0     ; Signed Integer                                                                                                                                                                                       ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                                       ;
; empty_latency       ; 0     ; Signed Integer                                                                                                                                                                                       ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                                       ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                                       ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                                       ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pkt_data_h                ; 15    ; Signed Integer                                                                                                                                                                     ;
; pkt_data_l                ; 0     ; Signed Integer                                                                                                                                                                     ;
; pkt_begin_burst           ; 75    ; Signed Integer                                                                                                                                                                     ;
; pkt_symbol_w              ; 8     ; Signed Integer                                                                                                                                                                     ;
; pkt_byteen_h              ; 17    ; Signed Integer                                                                                                                                                                     ;
; pkt_byteen_l              ; 16    ; Signed Integer                                                                                                                                                                     ;
; pkt_addr_h                ; 49    ; Signed Integer                                                                                                                                                                     ;
; pkt_addr_l                ; 18    ; Signed Integer                                                                                                                                                                     ;
; pkt_trans_compressed_read ; 50    ; Signed Integer                                                                                                                                                                     ;
; pkt_trans_posted          ; 51    ; Signed Integer                                                                                                                                                                     ;
; pkt_trans_write           ; 52    ; Signed Integer                                                                                                                                                                     ;
; pkt_trans_read            ; 53    ; Signed Integer                                                                                                                                                                     ;
; pkt_trans_lock            ; 54    ; Signed Integer                                                                                                                                                                     ;
; pkt_src_id_h              ; 79    ; Signed Integer                                                                                                                                                                     ;
; pkt_src_id_l              ; 77    ; Signed Integer                                                                                                                                                                     ;
; pkt_dest_id_h             ; 82    ; Signed Integer                                                                                                                                                                     ;
; pkt_dest_id_l             ; 80    ; Signed Integer                                                                                                                                                                     ;
; pkt_burstwrap_h           ; 67    ; Signed Integer                                                                                                                                                                     ;
; pkt_burstwrap_l           ; 65    ; Signed Integer                                                                                                                                                                     ;
; pkt_byte_cnt_h            ; 64    ; Signed Integer                                                                                                                                                                     ;
; pkt_byte_cnt_l            ; 56    ; Signed Integer                                                                                                                                                                     ;
; pkt_protection_h          ; 86    ; Signed Integer                                                                                                                                                                     ;
; pkt_protection_l          ; 84    ; Signed Integer                                                                                                                                                                     ;
; pkt_response_status_h     ; 92    ; Signed Integer                                                                                                                                                                     ;
; pkt_response_status_l     ; 91    ; Signed Integer                                                                                                                                                                     ;
; pkt_burst_size_h          ; 70    ; Signed Integer                                                                                                                                                                     ;
; pkt_burst_size_l          ; 68    ; Signed Integer                                                                                                                                                                     ;
; st_channel_w              ; 7     ; Signed Integer                                                                                                                                                                     ;
; st_data_w                 ; 93    ; Signed Integer                                                                                                                                                                     ;
; avs_burstcount_w          ; 2     ; Signed Integer                                                                                                                                                                     ;
; suppress_0_byteen_cmd     ; 1     ; Signed Integer                                                                                                                                                                     ;
; prevent_fifo_overflow     ; 1     ; Signed Integer                                                                                                                                                                     ;
; use_readresponse          ; 0     ; Signed Integer                                                                                                                                                                     ;
; use_writeresponse         ; 0     ; Signed Integer                                                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                                             ;
; bits_per_symbol     ; 94    ; Signed Integer                                                                                                                                                                                             ;
; fifo_depth          ; 8     ; Signed Integer                                                                                                                                                                                             ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                                             ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                                             ;
; use_packets         ; 1     ; Signed Integer                                                                                                                                                                                             ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                                             ;
; empty_latency       ; 1     ; Signed Integer                                                                                                                                                                                             ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                                             ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                                             ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                                             ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; bits_per_symbol     ; 18    ; Signed Integer                                                                                                                                                                                                 ;
; fifo_depth          ; 8     ; Signed Integer                                                                                                                                                                                                 ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; use_packets         ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; empty_latency       ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; use_memory_blocks   ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pkt_data_h                ; 31    ; Signed Integer                                                                                                                                                                      ;
; pkt_data_l                ; 0     ; Signed Integer                                                                                                                                                                      ;
; pkt_begin_burst           ; 93    ; Signed Integer                                                                                                                                                                      ;
; pkt_symbol_w              ; 8     ; Signed Integer                                                                                                                                                                      ;
; pkt_byteen_h              ; 35    ; Signed Integer                                                                                                                                                                      ;
; pkt_byteen_l              ; 32    ; Signed Integer                                                                                                                                                                      ;
; pkt_addr_h                ; 67    ; Signed Integer                                                                                                                                                                      ;
; pkt_addr_l                ; 36    ; Signed Integer                                                                                                                                                                      ;
; pkt_trans_compressed_read ; 68    ; Signed Integer                                                                                                                                                                      ;
; pkt_trans_posted          ; 69    ; Signed Integer                                                                                                                                                                      ;
; pkt_trans_write           ; 70    ; Signed Integer                                                                                                                                                                      ;
; pkt_trans_read            ; 71    ; Signed Integer                                                                                                                                                                      ;
; pkt_trans_lock            ; 72    ; Signed Integer                                                                                                                                                                      ;
; pkt_src_id_h              ; 97    ; Signed Integer                                                                                                                                                                      ;
; pkt_src_id_l              ; 95    ; Signed Integer                                                                                                                                                                      ;
; pkt_dest_id_h             ; 100   ; Signed Integer                                                                                                                                                                      ;
; pkt_dest_id_l             ; 98    ; Signed Integer                                                                                                                                                                      ;
; pkt_burstwrap_h           ; 85    ; Signed Integer                                                                                                                                                                      ;
; pkt_burstwrap_l           ; 83    ; Signed Integer                                                                                                                                                                      ;
; pkt_byte_cnt_h            ; 82    ; Signed Integer                                                                                                                                                                      ;
; pkt_byte_cnt_l            ; 74    ; Signed Integer                                                                                                                                                                      ;
; pkt_protection_h          ; 104   ; Signed Integer                                                                                                                                                                      ;
; pkt_protection_l          ; 102   ; Signed Integer                                                                                                                                                                      ;
; pkt_response_status_h     ; 110   ; Signed Integer                                                                                                                                                                      ;
; pkt_response_status_l     ; 109   ; Signed Integer                                                                                                                                                                      ;
; pkt_burst_size_h          ; 88    ; Signed Integer                                                                                                                                                                      ;
; pkt_burst_size_l          ; 86    ; Signed Integer                                                                                                                                                                      ;
; st_channel_w              ; 7     ; Signed Integer                                                                                                                                                                      ;
; st_data_w                 ; 111   ; Signed Integer                                                                                                                                                                      ;
; avs_burstcount_w          ; 3     ; Signed Integer                                                                                                                                                                      ;
; suppress_0_byteen_cmd     ; 0     ; Signed Integer                                                                                                                                                                      ;
; prevent_fifo_overflow     ; 1     ; Signed Integer                                                                                                                                                                      ;
; use_readresponse          ; 0     ; Signed Integer                                                                                                                                                                      ;
; use_writeresponse         ; 0     ; Signed Integer                                                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                                                                                                                                                ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                                                                                                                ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                                                ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                                                                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                                              ;
; bits_per_symbol     ; 112   ; Signed Integer                                                                                                                                                                                              ;
; fifo_depth          ; 2     ; Signed Integer                                                                                                                                                                                              ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                                              ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                                              ;
; use_packets         ; 1     ; Signed Integer                                                                                                                                                                                              ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                                              ;
; empty_latency       ; 1     ; Signed Integer                                                                                                                                                                                              ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                                              ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                                              ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                                              ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; bits_per_symbol     ; 34    ; Signed Integer                                                                                                                                                                                                  ;
; fifo_depth          ; 2     ; Signed Integer                                                                                                                                                                                                  ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; use_packets         ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; empty_latency       ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_addr_router:addr_router|final_fpga_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                     ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_addr_router:addr_router_001|final_fpga_addr_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                         ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                         ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_addr_router_002:addr_router_002|final_fpga_addr_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                 ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_addr_router_002:addr_router_003|final_fpga_addr_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                 ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_id_router:id_router|final_fpga_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_id_router:id_router_001|final_fpga_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_id_router:id_router_002|final_fpga_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_id_router:id_router_003|final_fpga_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_id_router:id_router_004|final_fpga_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_id_router_005:id_router_005|final_fpga_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_id_router:id_router_006|final_fpga_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+-----------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                        ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                        ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                        ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                        ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                        ;
; PIPELINED                 ; 0     ; Signed Integer                                                        ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                        ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                        ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                        ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                        ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                            ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                            ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                            ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                            ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                            ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                            ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                            ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                            ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                            ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                            ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                            ;
; OUT_BURSTWRAP_H           ; 67    ; Signed Integer                                                            ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                     ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                   ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                   ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                                   ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                   ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 9     ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_reset_controller:rst_controller ;
+-------------------------+----------+-----------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                  ;
+-------------------------+----------+-----------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                        ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                                ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                        ;
+-------------------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------+
; in_pkt_addr_h                 ; 67    ; Signed Integer                                                     ;
; in_pkt_addr_l                 ; 36    ; Signed Integer                                                     ;
; in_pkt_data_h                 ; 31    ; Signed Integer                                                     ;
; in_pkt_data_l                 ; 0     ; Signed Integer                                                     ;
; in_pkt_byteen_h               ; 35    ; Signed Integer                                                     ;
; in_pkt_byteen_l               ; 32    ; Signed Integer                                                     ;
; in_pkt_byte_cnt_h             ; 82    ; Signed Integer                                                     ;
; in_pkt_byte_cnt_l             ; 74    ; Signed Integer                                                     ;
; in_pkt_trans_compressed_read  ; 68    ; Signed Integer                                                     ;
; in_pkt_burstwrap_h            ; 85    ; Signed Integer                                                     ;
; in_pkt_burstwrap_l            ; 83    ; Signed Integer                                                     ;
; in_pkt_burst_size_h           ; 88    ; Signed Integer                                                     ;
; in_pkt_burst_size_l           ; 86    ; Signed Integer                                                     ;
; in_pkt_response_status_h      ; 110   ; Signed Integer                                                     ;
; in_pkt_response_status_l      ; 109   ; Signed Integer                                                     ;
; in_pkt_trans_exclusive        ; 73    ; Signed Integer                                                     ;
; in_pkt_burst_type_h           ; 90    ; Signed Integer                                                     ;
; in_pkt_burst_type_l           ; 89    ; Signed Integer                                                     ;
; in_st_data_w                  ; 111   ; Signed Integer                                                     ;
; out_pkt_addr_h                ; 49    ; Signed Integer                                                     ;
; out_pkt_addr_l                ; 18    ; Signed Integer                                                     ;
; out_pkt_data_h                ; 15    ; Signed Integer                                                     ;
; out_pkt_data_l                ; 0     ; Signed Integer                                                     ;
; out_pkt_byteen_h              ; 17    ; Signed Integer                                                     ;
; out_pkt_byteen_l              ; 16    ; Signed Integer                                                     ;
; out_pkt_byte_cnt_h            ; 64    ; Signed Integer                                                     ;
; out_pkt_byte_cnt_l            ; 56    ; Signed Integer                                                     ;
; out_pkt_trans_compressed_read ; 50    ; Signed Integer                                                     ;
; out_pkt_burst_size_h          ; 70    ; Signed Integer                                                     ;
; out_pkt_burst_size_l          ; 68    ; Signed Integer                                                     ;
; out_pkt_response_status_h     ; 92    ; Signed Integer                                                     ;
; out_pkt_response_status_l     ; 91    ; Signed Integer                                                     ;
; out_pkt_trans_exclusive       ; 55    ; Signed Integer                                                     ;
; out_pkt_burst_type_h          ; 72    ; Signed Integer                                                     ;
; out_pkt_burst_type_l          ; 71    ; Signed Integer                                                     ;
; out_st_data_w                 ; 93    ; Signed Integer                                                     ;
; st_channel_w                  ; 7     ; Signed Integer                                                     ;
; optimize_for_rsp              ; 0     ; Signed Integer                                                     ;
; response_path                 ; 0     ; Signed Integer                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                               ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 82    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 83    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 85    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 86    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 88    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 109   ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 110   ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 89    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 90    ; Signed Integer                                                                                               ;
; IN_ST_DATA_W                  ; 111   ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                               ;
; OUT_ST_DATA_W                 ; 93    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001 ;
+-------------------------------+-------+------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------+
; in_pkt_addr_h                 ; 67    ; Signed Integer                                                         ;
; in_pkt_addr_l                 ; 36    ; Signed Integer                                                         ;
; in_pkt_data_h                 ; 31    ; Signed Integer                                                         ;
; in_pkt_data_l                 ; 0     ; Signed Integer                                                         ;
; in_pkt_byteen_h               ; 35    ; Signed Integer                                                         ;
; in_pkt_byteen_l               ; 32    ; Signed Integer                                                         ;
; in_pkt_byte_cnt_h             ; 82    ; Signed Integer                                                         ;
; in_pkt_byte_cnt_l             ; 74    ; Signed Integer                                                         ;
; in_pkt_trans_compressed_read  ; 68    ; Signed Integer                                                         ;
; in_pkt_burstwrap_h            ; 85    ; Signed Integer                                                         ;
; in_pkt_burstwrap_l            ; 83    ; Signed Integer                                                         ;
; in_pkt_burst_size_h           ; 88    ; Signed Integer                                                         ;
; in_pkt_burst_size_l           ; 86    ; Signed Integer                                                         ;
; in_pkt_response_status_h      ; 110   ; Signed Integer                                                         ;
; in_pkt_response_status_l      ; 109   ; Signed Integer                                                         ;
; in_pkt_trans_exclusive        ; 73    ; Signed Integer                                                         ;
; in_pkt_burst_type_h           ; 90    ; Signed Integer                                                         ;
; in_pkt_burst_type_l           ; 89    ; Signed Integer                                                         ;
; in_st_data_w                  ; 111   ; Signed Integer                                                         ;
; out_pkt_addr_h                ; 49    ; Signed Integer                                                         ;
; out_pkt_addr_l                ; 18    ; Signed Integer                                                         ;
; out_pkt_data_h                ; 15    ; Signed Integer                                                         ;
; out_pkt_data_l                ; 0     ; Signed Integer                                                         ;
; out_pkt_byteen_h              ; 17    ; Signed Integer                                                         ;
; out_pkt_byteen_l              ; 16    ; Signed Integer                                                         ;
; out_pkt_byte_cnt_h            ; 64    ; Signed Integer                                                         ;
; out_pkt_byte_cnt_l            ; 56    ; Signed Integer                                                         ;
; out_pkt_trans_compressed_read ; 50    ; Signed Integer                                                         ;
; out_pkt_burst_size_h          ; 70    ; Signed Integer                                                         ;
; out_pkt_burst_size_l          ; 68    ; Signed Integer                                                         ;
; out_pkt_response_status_h     ; 92    ; Signed Integer                                                         ;
; out_pkt_response_status_l     ; 91    ; Signed Integer                                                         ;
; out_pkt_trans_exclusive       ; 55    ; Signed Integer                                                         ;
; out_pkt_burst_type_h          ; 72    ; Signed Integer                                                         ;
; out_pkt_burst_type_l          ; 71    ; Signed Integer                                                         ;
; out_st_data_w                 ; 93    ; Signed Integer                                                         ;
; st_channel_w                  ; 7     ; Signed Integer                                                         ;
; optimize_for_rsp              ; 0     ; Signed Integer                                                         ;
; response_path                 ; 0     ; Signed Integer                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                             ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                   ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                   ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 82    ; Signed Integer                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 83    ; Signed Integer                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 85    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 86    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 88    ; Signed Integer                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 109   ; Signed Integer                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 110   ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 89    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 90    ; Signed Integer                                                                                                   ;
; IN_ST_DATA_W                  ; 111   ; Signed Integer                                                                                                   ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                   ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                   ;
; OUT_ST_DATA_W                 ; 93    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                   ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002 ;
+-------------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------+
; in_pkt_addr_h                 ; 49    ; Signed Integer                                                             ;
; in_pkt_addr_l                 ; 18    ; Signed Integer                                                             ;
; in_pkt_data_h                 ; 15    ; Signed Integer                                                             ;
; in_pkt_data_l                 ; 0     ; Signed Integer                                                             ;
; in_pkt_byteen_h               ; 17    ; Signed Integer                                                             ;
; in_pkt_byteen_l               ; 16    ; Signed Integer                                                             ;
; in_pkt_byte_cnt_h             ; 64    ; Signed Integer                                                             ;
; in_pkt_byte_cnt_l             ; 56    ; Signed Integer                                                             ;
; in_pkt_trans_compressed_read  ; 50    ; Signed Integer                                                             ;
; in_pkt_burstwrap_h            ; 67    ; Signed Integer                                                             ;
; in_pkt_burstwrap_l            ; 65    ; Signed Integer                                                             ;
; in_pkt_burst_size_h           ; 70    ; Signed Integer                                                             ;
; in_pkt_burst_size_l           ; 68    ; Signed Integer                                                             ;
; in_pkt_response_status_h      ; 92    ; Signed Integer                                                             ;
; in_pkt_response_status_l      ; 91    ; Signed Integer                                                             ;
; in_pkt_trans_exclusive        ; 55    ; Signed Integer                                                             ;
; in_pkt_burst_type_h           ; 72    ; Signed Integer                                                             ;
; in_pkt_burst_type_l           ; 71    ; Signed Integer                                                             ;
; in_st_data_w                  ; 93    ; Signed Integer                                                             ;
; out_pkt_addr_h                ; 67    ; Signed Integer                                                             ;
; out_pkt_addr_l                ; 36    ; Signed Integer                                                             ;
; out_pkt_data_h                ; 31    ; Signed Integer                                                             ;
; out_pkt_data_l                ; 0     ; Signed Integer                                                             ;
; out_pkt_byteen_h              ; 35    ; Signed Integer                                                             ;
; out_pkt_byteen_l              ; 32    ; Signed Integer                                                             ;
; out_pkt_byte_cnt_h            ; 82    ; Signed Integer                                                             ;
; out_pkt_byte_cnt_l            ; 74    ; Signed Integer                                                             ;
; out_pkt_trans_compressed_read ; 68    ; Signed Integer                                                             ;
; out_pkt_burst_size_h          ; 88    ; Signed Integer                                                             ;
; out_pkt_burst_size_l          ; 86    ; Signed Integer                                                             ;
; out_pkt_response_status_h     ; 110   ; Signed Integer                                                             ;
; out_pkt_response_status_l     ; 109   ; Signed Integer                                                             ;
; out_pkt_trans_exclusive       ; 73    ; Signed Integer                                                             ;
; out_pkt_burst_type_h          ; 90    ; Signed Integer                                                             ;
; out_pkt_burst_type_l          ; 89    ; Signed Integer                                                             ;
; out_st_data_w                 ; 111   ; Signed Integer                                                             ;
; st_channel_w                  ; 7     ; Signed Integer                                                             ;
; optimize_for_rsp              ; 1     ; Signed Integer                                                             ;
; response_path                 ; 1     ; Signed Integer                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                           ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                           ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 64    ; Signed Integer                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 65    ; Signed Integer                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 67    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 68    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 70    ; Signed Integer                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 91    ; Signed Integer                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 92    ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 71    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 72    ; Signed Integer                                                                                                           ;
; IN_ST_DATA_W                  ; 93    ; Signed Integer                                                                                                           ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                           ;
; OUT_ST_DATA_W                 ; 111   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                           ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                           ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003 ;
+-------------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------+
; in_pkt_addr_h                 ; 49    ; Signed Integer                                                             ;
; in_pkt_addr_l                 ; 18    ; Signed Integer                                                             ;
; in_pkt_data_h                 ; 15    ; Signed Integer                                                             ;
; in_pkt_data_l                 ; 0     ; Signed Integer                                                             ;
; in_pkt_byteen_h               ; 17    ; Signed Integer                                                             ;
; in_pkt_byteen_l               ; 16    ; Signed Integer                                                             ;
; in_pkt_byte_cnt_h             ; 64    ; Signed Integer                                                             ;
; in_pkt_byte_cnt_l             ; 56    ; Signed Integer                                                             ;
; in_pkt_trans_compressed_read  ; 50    ; Signed Integer                                                             ;
; in_pkt_burstwrap_h            ; 67    ; Signed Integer                                                             ;
; in_pkt_burstwrap_l            ; 65    ; Signed Integer                                                             ;
; in_pkt_burst_size_h           ; 70    ; Signed Integer                                                             ;
; in_pkt_burst_size_l           ; 68    ; Signed Integer                                                             ;
; in_pkt_response_status_h      ; 92    ; Signed Integer                                                             ;
; in_pkt_response_status_l      ; 91    ; Signed Integer                                                             ;
; in_pkt_trans_exclusive        ; 55    ; Signed Integer                                                             ;
; in_pkt_burst_type_h           ; 72    ; Signed Integer                                                             ;
; in_pkt_burst_type_l           ; 71    ; Signed Integer                                                             ;
; in_st_data_w                  ; 93    ; Signed Integer                                                             ;
; out_pkt_addr_h                ; 67    ; Signed Integer                                                             ;
; out_pkt_addr_l                ; 36    ; Signed Integer                                                             ;
; out_pkt_data_h                ; 31    ; Signed Integer                                                             ;
; out_pkt_data_l                ; 0     ; Signed Integer                                                             ;
; out_pkt_byteen_h              ; 35    ; Signed Integer                                                             ;
; out_pkt_byteen_l              ; 32    ; Signed Integer                                                             ;
; out_pkt_byte_cnt_h            ; 82    ; Signed Integer                                                             ;
; out_pkt_byte_cnt_l            ; 74    ; Signed Integer                                                             ;
; out_pkt_trans_compressed_read ; 68    ; Signed Integer                                                             ;
; out_pkt_burst_size_h          ; 88    ; Signed Integer                                                             ;
; out_pkt_burst_size_l          ; 86    ; Signed Integer                                                             ;
; out_pkt_response_status_h     ; 110   ; Signed Integer                                                             ;
; out_pkt_response_status_l     ; 109   ; Signed Integer                                                             ;
; out_pkt_trans_exclusive       ; 73    ; Signed Integer                                                             ;
; out_pkt_burst_type_h          ; 90    ; Signed Integer                                                             ;
; out_pkt_burst_type_l          ; 89    ; Signed Integer                                                             ;
; out_st_data_w                 ; 111   ; Signed Integer                                                             ;
; st_channel_w                  ; 7     ; Signed Integer                                                             ;
; optimize_for_rsp              ; 1     ; Signed Integer                                                             ;
; response_path                 ; 1     ; Signed Integer                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                           ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                           ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 64    ; Signed Integer                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 65    ; Signed Integer                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 67    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 68    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 70    ; Signed Integer                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 91    ; Signed Integer                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 92    ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 71    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 72    ; Signed Integer                                                                                                           ;
; IN_ST_DATA_W                  ; 93    ; Signed Integer                                                                                                           ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                           ;
; OUT_ST_DATA_W                 ; 111   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                           ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                           ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: linebuffer:xlinebuffer|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                          ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                          ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; /dev/null            ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_4gq1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------+--------------------+------------+----------------------------------+
; File                                                                                                               ; Location           ; Library    ; Checksum                         ;
+--------------------------------------------------------------------------------------------------------------------+--------------------+------------+----------------------------------+
; final_fpga/synthesis/final_fpga.vhd                                                                                ; Project Directory  ; final_fpga ; 9b79bd12ff413123198fadbafb6a9685 ;
; final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd                                                     ; Project Directory  ; final_fpga ; 5f94f922ded15f10a365dba4c9f7b43a ;
; final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd                     ; Project Directory  ; final_fpga ; a7685353a6345583fdb2636e5f1c63d6 ;
; final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd                                              ; Project Directory  ; final_fpga ; 200e655de046407bc61c5df17c33a223 ;
; final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd                                               ; Project Directory  ; final_fpga ; 18bf6b5d0b9f638359bf00ce8f62b60c ;
; final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd                ; Project Directory  ; final_fpga ; 4b0893ec803738ce51be3db68942b7d1 ;
; final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd     ; Project Directory  ; final_fpga ; 285bc073dd6657d4b202a8a8a700e99e ;
; final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd       ; Project Directory  ; final_fpga ; b17a9fccc090934278fc442d0f59a9ab ;
; final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd                                          ; Project Directory  ; final_fpga ; de568858afc90bece0fc05dad69ee9a1 ;
; final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd          ; Project Directory  ; final_fpga ; fec525071cb48861628ae817771eacbb ;
; final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd                                             ; Project Directory  ; final_fpga ; 35c4e979005635af00c24d73d120dd56 ;
; final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd             ; Project Directory  ; final_fpga ; c3c050be89c52eaab9e3506fc33631f0 ;
; final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd                                         ; Project Directory  ; final_fpga ; 82d4273c3ad000039e94009b271adff1 ;
; final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd                                           ; Project Directory  ; final_fpga ; f4a7abe02742cf8d6c1557a5656f43f5 ;
; final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd            ; Project Directory  ; final_fpga ; dbaf0d0b32ef3b416ffd1cdfe074e43f ;
; final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd ; Project Directory  ; final_fpga ; b8ad6ac32aced1134b10bd93d3f97beb ;
; final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd   ; Project Directory  ; final_fpga ; 947958ec955a9b148aff7f2ee57f9f75 ;
; final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd                                                       ; Project Directory  ; final_fpga ; 98629fb884ff7ba19f867c470a5f2ca6 ;
; final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd                                      ; Project Directory  ; final_fpga ; 7b5126f2d0c913f25eebb9ff0fba1157 ;
; final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd                                                    ; Project Directory  ; final_fpga ; 187476610b3fad99f1494519e1997f34 ;
; final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd                                                 ; Project Directory  ; final_fpga ; 00760b04795d08950a9b7b547936469c ;
; final_fpga/synthesis/final_fpga_width_adapter.vhd                                                                  ; Project Directory  ; final_fpga ; 163fadf585fdd73fb097a79de25c59f6 ;
; final_fpga/synthesis/final_fpga_width_adapter_002.vhd                                                              ; Project Directory  ; final_fpga ; b24e755064c3fb99a4640cbd8deca28b ;
; final_fpga/synthesis/submodules/altera_avalon_sc_fifo.v                                                            ; Project Directory  ; final_fpga ; c58266763f88b5bbeb0d085b20d8fbab ;
; final_fpga/synthesis/submodules/altera_merlin_address_alignment.sv                                                 ; Project Directory  ; final_fpga ; f6a35cc69beee885295952467e2c60b8 ;
; final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv                                                        ; Project Directory  ; final_fpga ; 67610cf848abfeb2fa05e6ee739d3c6b ;
; final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv                                                     ; Project Directory  ; final_fpga ; 3ee52c23dbf2b819b4b96ff6b7efe8f2 ;
; final_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                                ; Project Directory  ; final_fpga ; aa8824f850ec9ae55a260599d29b0ac0 ;
; final_fpga/synthesis/submodules/altera_merlin_master_agent.sv                                                      ; Project Directory  ; final_fpga ; 20ecdd92fac301a4a55f13eae1da93f6 ;
; final_fpga/synthesis/submodules/altera_merlin_master_translator.sv                                                 ; Project Directory  ; final_fpga ; 99c261e9743b796ae6dc159eeae68735 ;
; final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv                                                       ; Project Directory  ; final_fpga ; 9336abc783ad578707f8d755d6528f99 ;
; final_fpga/synthesis/submodules/altera_merlin_slave_translator.sv                                                  ; Project Directory  ; final_fpga ; 1ca40f79e1d810fd4bf21d57a88af646 ;
; final_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                   ; Project Directory  ; final_fpga ; 914473c9e79fb3a4c96176e37ac6fe9f ;
; final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv                                                     ; Project Directory  ; final_fpga ; 537ad54447dd50f4f0268917cac51493 ;
; final_fpga/synthesis/submodules/altera_reset_controller.v                                                          ; Project Directory  ; final_fpga ; dc313290eefd28210fcbe7378ab0300a ;
; final_fpga/synthesis/submodules/altera_reset_synchronizer.v                                                        ; Project Directory  ; final_fpga ; 90e1f0e6e08c847a230206c3f863c38c ;
; final_fpga/synthesis/submodules/dma_engine.vhd                                                                     ; Project Directory  ; final_fpga ; 42c1849edd590c067cad1255d3e438d6 ;
; final_fpga/synthesis/submodules/final_fpga_addr_router.sv                                                          ; Project Directory  ; final_fpga ; f8b7d2cb2d64a47efc0c62ad10b2440d ;
; final_fpga/synthesis/submodules/final_fpga_addr_router_002.sv                                                      ; Project Directory  ; final_fpga ; 156ee4e8b23e61c7834a42c800f1cfcd ;
; final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux.sv                                                       ; Project Directory  ; final_fpga ; 2c582f913960131c44a15a1e157c55b5 ;
; final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_001.sv                                                   ; Project Directory  ; final_fpga ; 07dc9aef352558e6d1444afb8dee82ec ;
; final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_002.sv                                                   ; Project Directory  ; final_fpga ; ac6648bb555f1254c86fcd3309d7d002 ;
; final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux.sv                                                         ; Project Directory  ; final_fpga ; 401c3abc05af738c6cad7455d0998d1c ;
; final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux_005.sv                                                     ; Project Directory  ; final_fpga ; 6181d9050f8edb8fa5480e181e6f08f8 ;
; final_fpga/synthesis/submodules/final_fpga_cpu.v                                                                   ; Project Directory  ; final_fpga ; 0552f98bf106f53ead05383695d8872c ;
; final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_sysclk.v                                          ; Project Directory  ; final_fpga ; 574636994f23c8813c6b699aef47bba7 ;
; final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_tck.v                                             ; Project Directory  ; final_fpga ; 2ce203991c444be5103abbfc5bbd2a1e ;
; final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v                                         ; Project Directory  ; final_fpga ; 46b768ce9b6d93b27ecd8e9a19f2a162 ;
; final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v                                                         ; Project Directory  ; final_fpga ; ea1fe2af40badfa0f2a66406a7c96110 ;
; final_fpga/synthesis/submodules/final_fpga_cpu_oci_test_bench.v                                                    ; Project Directory  ; final_fpga ; b9dd96867c2b5f6adb80e50e297b182f ;
; final_fpga/synthesis/submodules/final_fpga_cpu_test_bench.v                                                        ; Project Directory  ; final_fpga ; a8746db8ab80ff7b691e525e8a63c078 ;
; final_fpga/synthesis/submodules/final_fpga_id_router.sv                                                            ; Project Directory  ; final_fpga ; 5c5337b787e957c0385ffbfae52f2232 ;
; final_fpga/synthesis/submodules/final_fpga_id_router_005.sv                                                        ; Project Directory  ; final_fpga ; 141680aa61dae4617cca9849d214036c ;
; final_fpga/synthesis/submodules/final_fpga_irq_mapper.sv                                                           ; Project Directory  ; final_fpga ; 3ce74a10ce830c1942b275aec3a93ad0 ;
; final_fpga/synthesis/submodules/final_fpga_jtag_uart.v                                                             ; Project Directory  ; final_fpga ; ad336ea3c1e21519142ead4a4e343a0e ;
; final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v                                                ; Project Directory  ; final_fpga ; 7f5a6f386f500498be689cd8c84d5f5e ;
; final_fpga/synthesis/submodules/final_fpga_onchip_mem.v                                                            ; Project Directory  ; final_fpga ; cba980eec9e3210d0c2c635167f38ac9 ;
; final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux.sv                                                       ; Project Directory  ; final_fpga ; ad108be17631be4ff2de69951c235db5 ;
; final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux_005.sv                                                   ; Project Directory  ; final_fpga ; 45e536b44138755ac237d66713d97609 ;
; final_fpga/synthesis/submodules/final_fpga_rsp_xbar_mux.sv                                                         ; Project Directory  ; final_fpga ; 2bdd30f9cae97d16dc064947ae856e4c ;
; final_fpga/synthesis/submodules/final_fpga_sys_clk_timer.v                                                         ; Project Directory  ; final_fpga ; ce08b8fb4bc981a656f308460433cea5 ;
; final_fpga/synthesis/submodules/final_fpga_sysid.v                                                                 ; Project Directory  ; final_fpga ; 852f78fb38f9cc11de09c8aba334ba96 ;
; final_fpga/synthesis/submodules/grab_addressing.vhd                                                                ; Project Directory  ; final_fpga ; 35bb5a01bb10d9b2c9356c0064b6c063 ;
; final_fpga/synthesis/submodules/grab_avdetect.vhd                                                                  ; Project Directory  ; final_fpga ; aefe1bf03bcb02ae6033b91171d5c389 ;
; final_fpga/synthesis/submodules/grab_buffer.vhd                                                                    ; Project Directory  ; final_fpga ; 34e820b8e0d1598c947b7a6947cea708 ;
; final_fpga/synthesis/submodules/grab_if.vhd                                                                        ; Project Directory  ; final_fpga ; 35064659475a281d2b33d7ca00c433ae ;
; final_fpga/synthesis/submodules/grab_rcontrol.vhd                                                                  ; Project Directory  ; final_fpga ; 2388dea8af7fe9edceba2fe99e93c987 ;
; final_fpga/synthesis/submodules/grab_wcontrol.vhd                                                                  ; Project Directory  ; final_fpga ; 019a8d0706028ca63373681930426cfe ;
; final_fpga/synthesis/submodules/regfile_final.vhd                                                                  ; Project Directory  ; final_fpga ; 08f6361a8c85ce5c7f5d9db05170ecbf ;
; /dev/null                                                                                                          ; Absolute           ; work       ;                                  ;
; libraries/megafunctions/a_dpfifo.inc                                                                               ; Quartus II Install ; work       ; 37c2d0bb70d5a3f83a4aa09e62c75080 ;
; libraries/megafunctions/a_f2fifo.inc                                                                               ; Quartus II Install ; work       ; cebe3836bad826c95e765f77477e8a8b ;
; libraries/megafunctions/a_fffifo.inc                                                                               ; Quartus II Install ; work       ; aa34dd03c645beef0c31a3e4ef186db4 ;
; libraries/megafunctions/a_i2fifo.inc                                                                               ; Quartus II Install ; work       ; bfe272f05af0cf849bd8b4748efceffe ;
; libraries/megafunctions/a_rdenreg.inc                                                                              ; Quartus II Install ; work       ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/a_regfifo.inc                                                                              ; Quartus II Install ; work       ; 8b2977668c08752c10a1f1977c9b9ee6 ;
; libraries/megafunctions/aglobal130.inc                                                                             ; Quartus II Install ; work       ; 6fc5170a475a9c6f00c3fd7627b30d31 ;
; libraries/megafunctions/alt_jtag_atlantic.v                                                                        ; Quartus II Install ; work       ; 8ac263c3c47663c1457066294dc3239b ;
; libraries/megafunctions/altdpram.inc                                                                               ; Quartus II Install ; work       ; 2f9e6727b678ffd76e72bc5a95a26300 ;
; libraries/megafunctions/altera_mult_add.tdf                                                                        ; Quartus II Install ; work       ; 6f46529c7ccf11604d271c0bea98bd6b ;
; libraries/megafunctions/altera_mult_add_rtl.v                                                                      ; Quartus II Install ; work       ; db1026abc855b56c7c9cdccce968fcca ;
; libraries/megafunctions/altera_std_synchronizer.v                                                                  ; Quartus II Install ; work       ; d77aac9f8f4ad0b3b3f1ef8b7ca34f8a ;
; libraries/megafunctions/altpll.tdf                                                                                 ; Quartus II Install ; work       ; 2fbd40fef3231c521503c3b7162ebe3e ;
; libraries/megafunctions/altram.inc                                                                                 ; Quartus II Install ; work       ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc                                                                                 ; Quartus II Install ; work       ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf                                                                             ; Quartus II Install ; work       ; 2d180e92194c1b32bb16b4887ae417e4 ;
; libraries/megafunctions/cycloneii_pll.inc                                                                          ; Quartus II Install ; work       ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/lpm_decode.inc                                                                             ; Quartus II Install ; work       ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc                                                                                ; Quartus II Install ; work       ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/scfifo.tdf                                                                                 ; Quartus II Install ; work       ; cff261ae3de72f4247f1b8faaf1de86a ;
; libraries/megafunctions/sld_virtual_jtag_basic.v                                                                   ; Quartus II Install ; work       ; b2c6bbe49560eb49b5e44a499c033cc4 ;
; libraries/megafunctions/stratix_pll.inc                                                                            ; Quartus II Install ; work       ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratix_ram_block.inc                                                                      ; Quartus II Install ; work       ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; libraries/megafunctions/stratixii_pll.inc                                                                          ; Quartus II Install ; work       ; 6797ab505ed700f1a221e4a213e106a6 ;
; db/a_dpfifo_8t21.tdf                                                                                               ; Project Directory  ; work       ; 65dd02efc1466d8fcc17a577856872df ;
; db/a_fefifo_7cf.tdf                                                                                                ; Project Directory  ; work       ; efb68abc108a60e673fbbbb849171ff7 ;
; db/altera_mult_add_mpt2.v                                                                                          ; Project Directory  ; work       ; 251b40bee4020246c339a6f6081412b1 ;
; db/altera_mult_add_opt2.v                                                                                          ; Project Directory  ; work       ; 85ad84cfbe3358504f993206017198da ;
; db/altsyncram_01h1.tdf                                                                                             ; Project Directory  ; work       ; 7c244a3d280b005dda6b6482420b394e ;
; db/altsyncram_4gq1.tdf                                                                                             ; Project Directory  ; work       ; 9043c230291d1bfc4f93b2fe14280048 ;
; db/altsyncram_9qg1.tdf                                                                                             ; Project Directory  ; work       ; 983c229c720e48c633b0f17c7619c820 ;
; db/altsyncram_9tl1.tdf                                                                                             ; Project Directory  ; work       ; 341438f5037bc5a3d2c854fc9a82ef1f ;
; db/altsyncram_aqg1.tdf                                                                                             ; Project Directory  ; work       ; 48c150011383059534441c7d6997d61f ;
; db/altsyncram_c9d1.tdf                                                                                             ; Project Directory  ; work       ; 821f0f04c5f1991348bd1c089f8e6867 ;
; db/altsyncram_hlp1.tdf                                                                                             ; Project Directory  ; work       ; 45e502b583d513f1f6621e3ee6f2f3e3 ;
; db/altsyncram_k6l1.tdf                                                                                             ; Project Directory  ; work       ; e1d1bccad1b2ac5ef316665804a1ad8a ;
; db/altsyncram_qm71.tdf                                                                                             ; Project Directory  ; work       ; f9d68f31bb2b0c6f5731b7c1b5ee3ae4 ;
; db/altsyncram_vlc1.tdf                                                                                             ; Project Directory  ; work       ; 01faffb32aa0ee5194253c2b00340e9a ;
; db/cntr_fjb.tdf                                                                                                    ; Project Directory  ; work       ; f0b8446867f7ef70d5db314ed65ff246 ;
; db/cntr_rj7.tdf                                                                                                    ; Project Directory  ; work       ; 3be16513811ff1cdefd8c9bb40b05b9e ;
; db/decode_1oa.tdf                                                                                                  ; Project Directory  ; work       ; 219c29b694366f7e16d0d7e82664d58c ;
; db/dpram_5h21.tdf                                                                                                  ; Project Directory  ; work       ; 85601dd054895ef5c211a19acc8a1337 ;
; db/mux_ujb.tdf                                                                                                     ; Project Directory  ; work       ; d486c1b99c005f9d823e69db5d4d339b ;
; db/scfifo_1n21.tdf                                                                                                 ; Project Directory  ; work       ; adb8b51d1c9d188c6c19af361bca1b1b ;
; final_fpga/software/FPGA/mem_init/final_fpga_onchip_mem.hex                                                        ; Project Directory  ; work       ; fe350ba4e2aea8b469f1ce0c259b9d57 ;
; final_fpga/synthesis/sdrampack.vhd                                                                                 ; Project Directory  ; work       ; 614a95062a3d75f8f95f85e35cfb22fa ;
; final_fpga/synthesis/submodules/PLL.vhd                                                                            ; Project Directory  ; work       ; 6f3c42e09924b89d411202cfeae03cee ;
; final_fpga/synthesis/vga/linebuffer.vhd                                                                            ; Project Directory  ; work       ; 86845c21fcbdb0e19cdd7a73af459651 ;
; final_fpga/synthesis/vga/vga.vhd                                                                                   ; Project Directory  ; work       ; 6d6bd16ec2c64da10f9c67be75ebc69e ;
; ../vhdl/DE2_TOP.vhd                                                                                                ; Project Directory  ; work       ; 4daa2c93d308eb25efb04ee7e78f67de ;
+--------------------------------------------------------------------------------------------------------------------+--------------------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_hub:auto_hub" Resource Utilization by Entity                                                                                                                                                                                                                        ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; |DE2_TOP                                             ; 214 (0)           ; 130 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                ; 214 (1)           ; 130 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_hub:auto_hub                                                                        ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst| ; 213 (169)         ; 130 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                           ; work         ;
;          |sld_rom_sr:hub_info_reg|                   ; 27 (27)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg   ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                 ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm ; work         ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE2_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE2_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE2_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DE2_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE2_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][7]                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE2_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE2_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |DE2_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |DE2_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_signaltap:auto_signaltap_0" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_TOP                                                                                                ; 439 (0)           ; 966 (0)      ; 59392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 439 (1)           ; 966 (116)    ; 59392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 438 (0)           ; 850 (0)      ; 59392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 438 (20)          ; 850 (264)    ; 59392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_7oc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 59392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_0t14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 59392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated                                                                                                                                           ; work         ;
;                   |altsyncram_8hq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 59392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0t14:auto_generated|altsyncram_8hq1:altsyncram1                                                                                                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 80 (80)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 138 (1)           ; 306 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 116 (0)           ; 290 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 174 (174)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 116 (0)           ; 116 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 21 (21)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 140 (12)          ; 122 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_9ci:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_9ci:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_m4j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_qbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 58 (58)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                            ;
; Total Number of Removed Registers = 21                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |DE2_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                              ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 58                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 58                                                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                     ; Signed Integer ;
; sld_node_crc_hiword                             ; 50094                                                                                                                                                                                                  ; Untyped        ;
; sld_node_crc_loword                             ; 53863                                                                                                                                                                                                  ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                      ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                   ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                   ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 198                                                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------+
; Port Connectivity Checks: "vga:xvga"        ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; sw[17..3] ; Input ; Info     ; Stuck at GND ;
; sw[1..0]  ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_003" ;
+----------------------+-------+----------+---------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                 ;
+----------------------+-------+----------+---------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                            ;
+----------------------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                            ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                               ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002" ;
+----------------------+-------+----------+---------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                 ;
+----------------------+-------+----------+---------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                            ;
+----------------------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+-----------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                             ;
+----------------------+-------+----------+-----------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                        ;
+----------------------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                   ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                              ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                         ;
+----------------------+-------+----------+-------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                    ;
+----------------------+-------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_reset_controller:rst_controller" ;
+------------+-------+----------+-----------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                   ;
+------------+-------+----------+-----------------------------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in2  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                              ;
+------------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                  ;
; b[9..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                  ;
; diff    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; b[9..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; b[9..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[8..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; d[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; d[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                             ;
; reset        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                             ;
; in_valid     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                             ;
; in_sop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                             ;
; in_eop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                             ;
; out_ready    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; out_data[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_id_router_005:id_router_005|final_fpga_id_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_id_router:id_router|final_fpga_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_addr_router_002:addr_router_002|final_fpga_addr_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_addr_router:addr_router|final_fpga_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; out_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:regfile_final_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                  ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; out_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; out_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                             ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; out_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; out_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                       ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                       ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                       ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                 ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; out_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; out_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; out_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; out_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                    ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; out_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; out_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                               ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; out_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; out_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                 ;
; out_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; out_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                 ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                 ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                 ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; out_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; out_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                         ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                      ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                 ;
; av_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                     ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; av_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                 ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                        ;
; av_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                 ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                               ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; av_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; av_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; av_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                         ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; av_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                         ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                                     ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; av_chipselect            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                            ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; av_chipselect            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                       ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                  ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                             ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                    ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; av_writedata             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; av_chipselect            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writedata             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_chipselect            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                           ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"              ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                            ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                 ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator|altera_merlin_slave_translator:onchip_mem_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                  ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator"                    ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; av_chipselect            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"    ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_chipselect            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; uav_clken                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_response              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; uav_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_writeresponsevalid    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                    ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; uav_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator|altera_merlin_master_translator:grab_if_0_avalon_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                 ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; av_read                  ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; av_readdata              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; av_readdatavalid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; uav_clken                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; av_response              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; uav_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; av_writeresponsevalid    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                              ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                         ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_read                  ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_readdata              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; av_readdatavalid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_clken                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                         ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_response              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; uav_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writeresponsevalid    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; uav_clken                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; av_response              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; uav_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; av_writeresponsevalid    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator"  ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_clken                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                        ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_response              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writeresponsevalid    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                         ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_readdatavalid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; uav_clken                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_response              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; uav_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writeresponsevalid    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator"                ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_readdatavalid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_clken                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                        ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_response              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writeresponsevalid    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1" ;
+--------------+-------+----------+----------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                              ;
+--------------+-------+----------+----------------------------------------------------------------------+
; gxsize[8..7] ; Input ; Info     ; Stuck at VCC                                                         ;
; gxsize[4..0] ; Input ; Info     ; Stuck at GND                                                         ;
; gxsize[10]   ; Input ; Info     ; Stuck at VCC                                                         ;
; gxsize[9]    ; Input ; Info     ; Stuck at GND                                                         ;
; gxsize[6]    ; Input ; Info     ; Stuck at GND                                                         ;
; gxsize[5]    ; Input ; Info     ; Stuck at VCC                                                         ;
+--------------+-------+----------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1" ;
+--------------+-------+----------+------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                          ;
+--------------+-------+----------+------------------------------------------------------------------+
; gysize[7..5] ; Input ; Info     ; Stuck at VCC                                                     ;
; gysize[3..0] ; Input ; Info     ; Stuck at VCC                                                     ;
; gysize[8]    ; Input ; Info     ; Stuck at GND                                                     ;
; gysize[4]    ; Input ; Info     ; Stuck at GND                                                     ;
+--------------+-------+----------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic"                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart"                                                            ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga|final_fpga_cpu:cpu"                                                                    ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                             ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_debug_module_resetrequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; no_ci_readra                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_fpga:xfinal_fpga"                                                                                      ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; grab_if_conduit_gcont         ; Input  ; Info     ; Stuck at GND                                                                        ;
; grab_if_conduit_debug_grabif1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; grab_if_conduit_debug_grabif2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regfile_conduit_sofien        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regfile_conduit_vgahzoom      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regfile_conduit_vgavzoom      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regfile_conduit_pfmt          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regfile_conduit_sofists       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regfile_conduit_eofien        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 58                  ; 58               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sat Dec 07 22:09:57 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_BaseProject -c DE2_BaseProject
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 0 entities, in source file final_fpga/synthesis/sdrampack.vhd
    Info (12022): Found design unit 1: sdrampack
    Info (12022): Found design unit 2: sdrampack-body
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/vga/vga.vhd
    Info (12022): Found design unit 1: vga-functional
    Info (12023): Found entity 1: vga
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga.vhd
    Info (12022): Found design unit 1: final_fpga-rtl
    Info (12023): Found entity 1: final_fpga
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
    Info (12022): Found design unit 1: final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl
    Info (12023): Found entity 1: final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd
    Info (12022): Found design unit 1: final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl
    Info (12023): Found entity 1: final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
    Info (12022): Found design unit 1: final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl
    Info (12023): Found entity 1: final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd
    Info (12022): Found design unit 1: final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl
    Info (12023): Found entity 1: final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd
    Info (12022): Found design unit 1: final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl
    Info (12023): Found entity 1: final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd
    Info (12022): Found design unit 1: final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent-rtl
    Info (12023): Found entity 1: final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_width_adapter.vhd
    Info (12022): Found design unit 1: final_fpga_width_adapter-rtl
    Info (12023): Found entity 1: final_fpga_width_adapter
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_width_adapter_002.vhd
    Info (12022): Found design unit 1: final_fpga_width_adapter_002-rtl
    Info (12023): Found entity 1: final_fpga_width_adapter_002
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd
    Info (12022): Found design unit 1: final_fpga_cpu_data_master_translator-rtl
    Info (12023): Found entity 1: final_fpga_cpu_data_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd
    Info (12022): Found design unit 1: final_fpga_cpu_instruction_master_translator-rtl
    Info (12023): Found entity 1: final_fpga_cpu_instruction_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd
    Info (12022): Found design unit 1: final_fpga_grab_if_0_avalon_master_translator-rtl
    Info (12023): Found entity 1: final_fpga_grab_if_0_avalon_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd
    Info (12022): Found design unit 1: final_fpga_dma_engine_0_avalon_master_translator-rtl
    Info (12023): Found entity 1: final_fpga_dma_engine_0_avalon_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd
    Info (12022): Found design unit 1: final_fpga_cpu_jtag_debug_module_translator-rtl
    Info (12023): Found entity 1: final_fpga_cpu_jtag_debug_module_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd
    Info (12022): Found design unit 1: final_fpga_onchip_mem_s1_translator-rtl
    Info (12023): Found entity 1: final_fpga_onchip_mem_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd
    Info (12022): Found design unit 1: final_fpga_jtag_uart_avalon_jtag_slave_translator-rtl
    Info (12023): Found entity 1: final_fpga_jtag_uart_avalon_jtag_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd
    Info (12022): Found design unit 1: final_fpga_sys_clk_timer_s1_translator-rtl
    Info (12023): Found entity 1: final_fpga_sys_clk_timer_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd
    Info (12022): Found design unit 1: final_fpga_sysid_control_slave_translator-rtl
    Info (12023): Found entity 1: final_fpga_sysid_control_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd
    Info (12022): Found design unit 1: final_fpga_new_sdram_controller_0_s1_translator-rtl
    Info (12023): Found entity 1: final_fpga_new_sdram_controller_0_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd
    Info (12022): Found design unit 1: final_fpga_regfile_final_0_avalon_slave_0_translator-rtl
    Info (12023): Found entity 1: final_fpga_regfile_final_0_avalon_slave_0_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd
    Info (12022): Found design unit 1: final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent-rtl
    Info (12023): Found entity 1: final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd
    Info (12022): Found design unit 1: final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent-rtl
    Info (12023): Found entity 1: final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd
    Info (12022): Found design unit 1: final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent-rtl
    Info (12023): Found entity 1: final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_irq_mapper.sv
    Info (12023): Found entity 1: final_fpga_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_rsp_xbar_mux.sv
    Info (12023): Found entity 1: final_fpga_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux_005.sv
    Info (12023): Found entity 1: final_fpga_rsp_xbar_demux_005
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux.sv
    Info (12023): Found entity 1: final_fpga_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux_005.sv
    Info (12023): Found entity 1: final_fpga_cmd_xbar_mux_005
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux.sv
    Info (12023): Found entity 1: final_fpga_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_002.sv
    Info (12023): Found entity 1: final_fpga_cmd_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: final_fpga_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux.sv
    Info (12023): Found entity 1: final_fpga_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 7 design units, including 7 entities, in source file final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/final_fpga_id_router_005.sv
    Info (12023): Found entity 1: final_fpga_id_router_005_default_decode
    Info (12023): Found entity 2: final_fpga_id_router_005
Info (12021): Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/final_fpga_id_router.sv
    Info (12023): Found entity 1: final_fpga_id_router_default_decode
    Info (12023): Found entity 2: final_fpga_id_router
Info (12021): Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/final_fpga_addr_router_002.sv
    Info (12023): Found entity 1: final_fpga_addr_router_002_default_decode
    Info (12023): Found entity 2: final_fpga_addr_router_002
Info (12021): Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/final_fpga_addr_router.sv
    Info (12023): Found entity 1: final_fpga_addr_router_default_decode
    Info (12023): Found entity 2: final_fpga_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/submodules/dma_engine.vhd
    Info (12022): Found design unit 1: dma_engine-functional
    Info (12023): Found entity 1: dma_engine
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/submodules/regfile_final.vhd
    Info (12022): Found design unit 1: regfile_final-arch
    Info (12023): Found entity 1: regfile_final
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/submodules/grab_if.vhd
    Info (12022): Found design unit 1: grab_if-functional
    Info (12023): Found entity 1: grab_if
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/submodules/grab_wcontrol.vhd
    Info (12022): Found design unit 1: grab_wcontrol-a0
    Info (12023): Found entity 1: grab_wcontrol
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/submodules/grab_addressing.vhd
    Info (12022): Found design unit 1: grab_addressing-functional
    Info (12023): Found entity 1: grab_addressing
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/submodules/grab_avdetect.vhd
    Info (12022): Found design unit 1: grab_AVdetect-a0
    Info (12023): Found entity 1: grab_AVdetect
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/submodules/grab_buffer.vhd
    Info (12022): Found design unit 1: grab_buffer-SYN
    Info (12023): Found entity 1: grab_buffer
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/submodules/grab_rcontrol.vhd
    Info (12022): Found design unit 1: grab_rcontrol-implem
    Info (12023): Found entity 1: grab_rcontrol
Info (12021): Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v
    Info (12023): Found entity 1: final_fpga_new_sdram_controller_0_input_efifo_module
    Info (12023): Found entity 2: final_fpga_new_sdram_controller_0
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_sysid.v
    Info (12023): Found entity 1: final_fpga_sysid
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_sys_clk_timer.v
    Info (12023): Found entity 1: final_fpga_sys_clk_timer
Info (12021): Found 5 design units, including 5 entities, in source file final_fpga/synthesis/submodules/final_fpga_jtag_uart.v
    Info (12023): Found entity 1: final_fpga_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: final_fpga_jtag_uart_scfifo_w
    Info (12023): Found entity 3: final_fpga_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: final_fpga_jtag_uart_scfifo_r
    Info (12023): Found entity 5: final_fpga_jtag_uart
Info (12021): Found 23 design units, including 23 entities, in source file final_fpga/synthesis/submodules/final_fpga_cpu.v
    Info (12023): Found entity 1: final_fpga_cpu_ic_data_module
    Info (12023): Found entity 2: final_fpga_cpu_ic_tag_module
    Info (12023): Found entity 3: final_fpga_cpu_register_bank_a_module
    Info (12023): Found entity 4: final_fpga_cpu_register_bank_b_module
    Info (12023): Found entity 5: final_fpga_cpu_nios2_oci_debug
    Info (12023): Found entity 6: final_fpga_cpu_ociram_sp_ram_module
    Info (12023): Found entity 7: final_fpga_cpu_nios2_ocimem
    Info (12023): Found entity 8: final_fpga_cpu_nios2_avalon_reg
    Info (12023): Found entity 9: final_fpga_cpu_nios2_oci_break
    Info (12023): Found entity 10: final_fpga_cpu_nios2_oci_xbrk
    Info (12023): Found entity 11: final_fpga_cpu_nios2_oci_dbrk
    Info (12023): Found entity 12: final_fpga_cpu_nios2_oci_itrace
    Info (12023): Found entity 13: final_fpga_cpu_nios2_oci_td_mode
    Info (12023): Found entity 14: final_fpga_cpu_nios2_oci_dtrace
    Info (12023): Found entity 15: final_fpga_cpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 16: final_fpga_cpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 17: final_fpga_cpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 18: final_fpga_cpu_nios2_oci_fifo
    Info (12023): Found entity 19: final_fpga_cpu_nios2_oci_pib
    Info (12023): Found entity 20: final_fpga_cpu_nios2_oci_im
    Info (12023): Found entity 21: final_fpga_cpu_nios2_performance_monitors
    Info (12023): Found entity 22: final_fpga_cpu_nios2_oci
    Info (12023): Found entity 23: final_fpga_cpu
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: final_fpga_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: final_fpga_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: final_fpga_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v
    Info (12023): Found entity 1: final_fpga_cpu_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cpu_oci_test_bench.v
    Info (12023): Found entity 1: final_fpga_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cpu_test_bench.v
    Info (12023): Found entity 1: final_fpga_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_onchip_mem.v
    Info (12023): Found entity 1: final_fpga_onchip_mem
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/vga/linebuffer.vhd
    Info (12022): Found design unit 1: linebuffer-SYN
    Info (12023): Found entity 1: linebuffer
Info (12021): Found 2 design units, including 1 entities, in source file /users/pwhite8/vlsi/vhdl/de2_top.vhd
    Info (12022): Found design unit 1: DE2_TOP-Structural_Basic
    Info (12023): Found entity 1: DE2_TOP
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/submodules/pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: PLL
Warning (10037): Verilog HDL or VHDL warning at final_fpga_new_sdram_controller_0.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_fpga_new_sdram_controller_0.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_fpga_new_sdram_controller_0.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_fpga_new_sdram_controller_0.v(680): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_fpga_cpu.v(1756): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_fpga_cpu.v(1758): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_fpga_cpu.v(1914): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_fpga_cpu.v(2742): conditional expression evaluates to a constant
Info (12127): Elaborating entity "DE2_TOP" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE2_TOP.vhd(26): used implicit default value for signal "HEX0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_TOP.vhd(27): used implicit default value for signal "HEX1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_TOP.vhd(28): used implicit default value for signal "HEX2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_TOP.vhd(29): used implicit default value for signal "HEX3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_TOP.vhd(30): used implicit default value for signal "HEX4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_TOP.vhd(31): used implicit default value for signal "HEX5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_TOP.vhd(32): used implicit default value for signal "HEX6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_TOP.vhd(33): used implicit default value for signal "HEX7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE2_TOP.vhd(35): used implicit default value for signal "LEDG" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at DE2_TOP.vhd(170): used explicit default value for signal "GCONT_sig" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at DE2_TOP.vhd(171): object "DEBUG1_sig" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_TOP.vhd(172): object "DEBUG2_sig" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_TOP.vhd(183): object "SOFIEN_sig" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_TOP.vhd(189): object "VGAHZOOM_sig" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_TOP.vhd(190): object "VGAVZOOM_sig" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_TOP.vhd(191): object "PFMT_sig" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_TOP.vhd(203): object "SOFISTS_sig" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_TOP.vhd(204): object "EOFIEN_sig" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at DE2_TOP.vhd(222): used implicit default value for signal "lineOddEven_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10873): Using initial value X (don't care) for net "LEDR[15..4]" at DE2_TOP.vhd(36)
Warning (10873): Using initial value X (don't care) for net "SW_sig[17..3]" at DE2_TOP.vhd(219)
Warning (10873): Using initial value X (don't care) for net "SW_sig[1..0]" at DE2_TOP.vhd(219)
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:xpll"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:xpll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:xpll|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:xpll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "final_fpga" for hierarchy "final_fpga:xfinal_fpga"
Info (12128): Elaborating entity "final_fpga_onchip_mem" for hierarchy "final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "final_fpga_onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5120"
    Info (12134): Parameter "numwords_a" = "5120"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf
    Info (12023): Found entity 1: altsyncram_vlc1
Info (12128): Elaborating entity "altsyncram_vlc1" for hierarchy "final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info (12023): Found entity 1: decode_1oa
Info (12128): Elaborating entity "decode_1oa" for hierarchy "final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|decode_1oa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf
    Info (12023): Found entity 1: mux_ujb
Info (12128): Elaborating entity "mux_ujb" for hierarchy "final_fpga:xfinal_fpga|final_fpga_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|mux_ujb:mux2"
Info (12128): Elaborating entity "final_fpga_cpu" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu"
Info (12128): Elaborating entity "final_fpga_cpu_test_bench" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_test_bench:the_final_fpga_cpu_test_bench"
Info (12128): Elaborating entity "final_fpga_cpu_ic_data_module" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c9d1.tdf
    Info (12023): Found entity 1: altsyncram_c9d1
Info (12128): Elaborating entity "altsyncram_c9d1" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated"
Info (12128): Elaborating entity "final_fpga_cpu_ic_tag_module" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "final_fpga_cpu_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "width_b" = "21"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_01h1.tdf
    Info (12023): Found entity 1: altsyncram_01h1
Info (12128): Elaborating entity "altsyncram_01h1" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_01h1:auto_generated"
Info (12128): Elaborating entity "final_fpga_cpu_register_bank_a_module" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "final_fpga_cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9qg1.tdf
    Info (12023): Found entity 1: altsyncram_9qg1
Info (12128): Elaborating entity "altsyncram_9qg1" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_9qg1:auto_generated"
Info (12128): Elaborating entity "final_fpga_cpu_register_bank_b_module" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "final_fpga_cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aqg1.tdf
    Info (12023): Found entity 1: altsyncram_aqg1
Info (12128): Elaborating entity "altsyncram_aqg1" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_aqg1:auto_generated"
Info (12128): Elaborating entity "final_fpga_cpu_mult_cell" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12130): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12133): Instantiated megafunction "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEII"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v
    Info (12023): Found entity 1: altera_mult_add_mpt2
Info (12128): Elaborating entity "altera_mult_add_mpt2" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned
Info (12130): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone II"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_scanchain" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12130): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12133): Instantiated megafunction "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEII"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v
    Info (12023): Found entity 1: altera_mult_add_opt2
Info (12128): Elaborating entity "altera_mult_add_opt2" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned
Info (12130): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone II"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "16"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "final_fpga_cpu_nios2_oci" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci"
Info (12128): Elaborating entity "final_fpga_cpu_nios2_oci_debug" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "final_fpga_cpu_nios2_ocimem" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem"
Info (12128): Elaborating entity "final_fpga_cpu_ociram_sp_ram_module" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "final_fpga_cpu_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qm71.tdf
    Info (12023): Found entity 1: altsyncram_qm71
Info (12128): Elaborating entity "altsyncram_qm71" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem|final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qm71:auto_generated"
Info (12128): Elaborating entity "final_fpga_cpu_nios2_avalon_reg" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "final_fpga_cpu_nios2_oci_break" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_break:the_final_fpga_cpu_nios2_oci_break"
Info (12128): Elaborating entity "final_fpga_cpu_nios2_oci_xbrk" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_xbrk:the_final_fpga_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "final_fpga_cpu_nios2_oci_dbrk" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_dbrk:the_final_fpga_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "final_fpga_cpu_nios2_oci_itrace" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_itrace:the_final_fpga_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "final_fpga_cpu_nios2_oci_dtrace" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_dtrace:the_final_fpga_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "final_fpga_cpu_nios2_oci_td_mode" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_dtrace:the_final_fpga_cpu_nios2_oci_dtrace|final_fpga_cpu_nios2_oci_td_mode:final_fpga_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "final_fpga_cpu_nios2_oci_fifo" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_fifo:the_final_fpga_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "final_fpga_cpu_nios2_oci_compute_tm_count" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_fifo:the_final_fpga_cpu_nios2_oci_fifo|final_fpga_cpu_nios2_oci_compute_tm_count:final_fpga_cpu_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "final_fpga_cpu_nios2_oci_fifowp_inc" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_fifo:the_final_fpga_cpu_nios2_oci_fifo|final_fpga_cpu_nios2_oci_fifowp_inc:final_fpga_cpu_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "final_fpga_cpu_nios2_oci_fifocount_inc" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_fifo:the_final_fpga_cpu_nios2_oci_fifo|final_fpga_cpu_nios2_oci_fifocount_inc:final_fpga_cpu_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "final_fpga_cpu_oci_test_bench" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_fifo:the_final_fpga_cpu_nios2_oci_fifo|final_fpga_cpu_oci_test_bench:the_final_fpga_cpu_oci_test_bench"
Info (12128): Elaborating entity "final_fpga_cpu_nios2_oci_pib" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_pib:the_final_fpga_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "final_fpga_cpu_nios2_oci_im" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_im:the_final_fpga_cpu_nios2_oci_im"
Info (12128): Elaborating entity "final_fpga_cpu_jtag_debug_module_wrapper" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "final_fpga_cpu_jtag_debug_module_tck" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "final_fpga_cpu_jtag_debug_module_sysclk" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|final_fpga_cpu_jtag_debug_module_sysclk:the_final_fpga_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "final_fpga_jtag_uart" for hierarchy "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "final_fpga_jtag_uart_scfifo_w" for hierarchy "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info (12023): Found entity 1: scfifo_1n21
Info (12128): Elaborating entity "scfifo_1n21" for hierarchy "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info (12023): Found entity 1: a_dpfifo_8t21
Info (12128): Elaborating entity "a_dpfifo_8t21" for hierarchy "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info (12023): Found entity 1: dpram_5h21
Info (12128): Elaborating entity "dpram_5h21" for hierarchy "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info (12023): Found entity 1: altsyncram_9tl1
Info (12128): Elaborating entity "altsyncram_9tl1" for hierarchy "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info (12023): Found entity 1: cntr_fjb
Info (12128): Elaborating entity "cntr_fjb" for hierarchy "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info (12128): Elaborating entity "final_fpga_jtag_uart_scfifo_r" for hierarchy "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "final_fpga:xfinal_fpga|final_fpga_jtag_uart:jtag_uart|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "final_fpga_sys_clk_timer" for hierarchy "final_fpga:xfinal_fpga|final_fpga_sys_clk_timer:sys_clk_timer"
Info (12128): Elaborating entity "final_fpga_sysid" for hierarchy "final_fpga:xfinal_fpga|final_fpga_sysid:sysid"
Info (12128): Elaborating entity "final_fpga_new_sdram_controller_0" for hierarchy "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0"
Info (12128): Elaborating entity "final_fpga_new_sdram_controller_0_input_efifo_module" for hierarchy "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0:new_sdram_controller_0|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module"
Info (12128): Elaborating entity "grab_if" for hierarchy "final_fpga:xfinal_fpga|grab_if:grab_if_0"
Warning (10036): Verilog HDL or VHDL warning at grab_if.vhd(106): object "DEBUG_GRABIF1_int" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at grab_if.vhd(134): object "old_reset_memaddr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at grab_if.vhd(228): object "s_av_count" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at grab_if.vhd(235): used implicit default value for signal "debug_reg" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10873): Using initial value X (don't care) for net "DEBUG_GRABIF1[31..16]" at grab_if.vhd(88)
Info (10041): Inferred latch for "DEBUG_GRABIF1[0]" at grab_if.vhd(385)
Info (10041): Inferred latch for "DEBUG_GRABIF1[1]" at grab_if.vhd(385)
Info (10041): Inferred latch for "DEBUG_GRABIF1[2]" at grab_if.vhd(385)
Info (10041): Inferred latch for "DEBUG_GRABIF1[3]" at grab_if.vhd(385)
Info (10041): Inferred latch for "DEBUG_GRABIF1[4]" at grab_if.vhd(385)
Info (10041): Inferred latch for "DEBUG_GRABIF1[5]" at grab_if.vhd(385)
Info (10041): Inferred latch for "DEBUG_GRABIF1[6]" at grab_if.vhd(385)
Info (10041): Inferred latch for "DEBUG_GRABIF1[7]" at grab_if.vhd(385)
Info (10041): Inferred latch for "DEBUG_GRABIF1[8]" at grab_if.vhd(385)
Info (10041): Inferred latch for "DEBUG_GRABIF1[9]" at grab_if.vhd(385)
Info (10041): Inferred latch for "DEBUG_GRABIF1[10]" at grab_if.vhd(385)
Info (10041): Inferred latch for "DEBUG_GRABIF1[11]" at grab_if.vhd(385)
Info (10041): Inferred latch for "DEBUG_GRABIF1[12]" at grab_if.vhd(385)
Info (10041): Inferred latch for "DEBUG_GRABIF1[13]" at grab_if.vhd(385)
Info (10041): Inferred latch for "DEBUG_GRABIF1[14]" at grab_if.vhd(385)
Info (10041): Inferred latch for "DEBUG_GRABIF1[15]" at grab_if.vhd(385)
Info (12128): Elaborating entity "grab_AVdetect" for hierarchy "final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_AVdetect:grab_AVdetect_1"
Info (12128): Elaborating entity "grab_wcontrol" for hierarchy "final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1"
Warning (10492): VHDL Process Statement warning at grab_wcontrol.vhd(157): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at grab_wcontrol.vhd(157): signal "av" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at grab_wcontrol.vhd(158): signal "gspdg_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at grab_wcontrol.vhd(158): signal "validfield" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "grab_rcontrol" for hierarchy "final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_rcontrol:grab_rcontrol_1"
Info (12128): Elaborating entity "grab_addressing" for hierarchy "final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_addressing:grab_addressing_1"
Info (12128): Elaborating entity "grab_buffer" for hierarchy "final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 512 memory words in side A specified but total number of address lines is 13
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 256 memory words in side B specified but total number of address lines is 12
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 256 memory words in side A specified but total number of address lines is 12
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 512 memory words in side B specified but total number of address lines is 13
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hlp1.tdf
    Info (12023): Found entity 1: altsyncram_hlp1
Info (12128): Elaborating entity "altsyncram_hlp1" for hierarchy "final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k6l1.tdf
    Info (12023): Found entity 1: altsyncram_k6l1
Info (12128): Elaborating entity "altsyncram_k6l1" for hierarchy "final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_buffer:grab_buffer_1|altsyncram:altsyncram_component|altsyncram_hlp1:auto_generated|altsyncram_k6l1:altsyncram1"
Info (12128): Elaborating entity "regfile_final" for hierarchy "final_fpga:xfinal_fpga|regfile_final:regfile_final_0"
Info (12128): Elaborating entity "dma_engine" for hierarchy "final_fpga:xfinal_fpga|dma_engine:dma_engine_0"
Warning (10540): VHDL Signal Declaration warning at dma_engine.vhd(60): used explicit default value for signal "burstcount_sig" because signal was never assigned a value
Warning (10631): VHDL Process Statement warning at dma_engine.vhd(256): inferring latch(es) for signal or variable "address_sig", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "address_sig[23]" at dma_engine.vhd(256)
Info (10041): Inferred latch for "address_sig[24]" at dma_engine.vhd(256)
Info (10041): Inferred latch for "address_sig[25]" at dma_engine.vhd(256)
Info (10041): Inferred latch for "address_sig[26]" at dma_engine.vhd(256)
Info (10041): Inferred latch for "address_sig[27]" at dma_engine.vhd(256)
Info (10041): Inferred latch for "address_sig[28]" at dma_engine.vhd(256)
Info (10041): Inferred latch for "address_sig[29]" at dma_engine.vhd(256)
Info (10041): Inferred latch for "address_sig[30]" at dma_engine.vhd(256)
Info (10041): Inferred latch for "address_sig[31]" at dma_engine.vhd(256)
Info (12128): Elaborating entity "final_fpga_cpu_data_master_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator"
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_data_master_translator.vhd(63): used implicit default value for signal "av_readdatavalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_data_master_translator.vhd(64): used implicit default value for signal "av_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_data_master_translator.vhd(66): used implicit default value for signal "av_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_data_master_translator.vhd(67): used implicit default value for signal "uav_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_data_master_translator.vhd(69): used implicit default value for signal "uav_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator"
Info (12128): Elaborating entity "final_fpga_cpu_instruction_master_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator"
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_instruction_master_translator.vhd(62): used implicit default value for signal "av_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_instruction_master_translator.vhd(66): used implicit default value for signal "av_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_instruction_master_translator.vhd(67): used implicit default value for signal "uav_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_instruction_master_translator.vhd(69): used implicit default value for signal "uav_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator"
Info (12128): Elaborating entity "final_fpga_grab_if_0_avalon_master_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator"
Warning (10541): VHDL Signal Declaration warning at final_fpga_grab_if_0_avalon_master_translator.vhd(62): used implicit default value for signal "av_readdata" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_grab_if_0_avalon_master_translator.vhd(63): used implicit default value for signal "av_readdatavalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_grab_if_0_avalon_master_translator.vhd(64): used implicit default value for signal "av_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_grab_if_0_avalon_master_translator.vhd(66): used implicit default value for signal "av_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_grab_if_0_avalon_master_translator.vhd(67): used implicit default value for signal "uav_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_grab_if_0_avalon_master_translator.vhd(69): used implicit default value for signal "uav_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator|altera_merlin_master_translator:grab_if_0_avalon_master_translator"
Info (12128): Elaborating entity "final_fpga_dma_engine_0_avalon_master_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator"
Warning (10541): VHDL Signal Declaration warning at final_fpga_dma_engine_0_avalon_master_translator.vhd(62): used implicit default value for signal "av_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_dma_engine_0_avalon_master_translator.vhd(66): used implicit default value for signal "av_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_dma_engine_0_avalon_master_translator.vhd(67): used implicit default value for signal "uav_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_dma_engine_0_avalon_master_translator.vhd(69): used implicit default value for signal "uav_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator|altera_merlin_master_translator:dma_engine_0_avalon_master_translator"
Info (12128): Elaborating entity "final_fpga_cpu_jtag_debug_module_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal "av_beginbursttransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal "av_begintransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal "av_burstcount" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal "av_chipselect" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal "av_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal "av_lock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal "av_outputenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal "av_writebyteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal "av_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal "uav_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal "uav_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "final_fpga_onchip_mem_s1_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator"
Warning (10541): VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(58): used implicit default value for signal "av_beginbursttransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(59): used implicit default value for signal "av_begintransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(60): used implicit default value for signal "av_burstcount" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(61): used implicit default value for signal "av_debugaccess" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(62): used implicit default value for signal "av_lock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(63): used implicit default value for signal "av_outputenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(64): used implicit default value for signal "av_read" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(68): used implicit default value for signal "av_writebyteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(69): used implicit default value for signal "av_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(72): used implicit default value for signal "uav_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(74): used implicit default value for signal "uav_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator|altera_merlin_slave_translator:onchip_mem_s1_translator"
Info (12128): Elaborating entity "final_fpga_jtag_uart_avalon_jtag_slave_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Warning (10541): VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal "av_beginbursttransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal "av_begintransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal "av_burstcount" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal "av_byteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal "av_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal "av_debugaccess" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal "av_lock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal "av_outputenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal "av_writebyteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal "av_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal "uav_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal "uav_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "final_fpga_sys_clk_timer_s1_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"
Warning (10541): VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(56): used implicit default value for signal "av_beginbursttransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(57): used implicit default value for signal "av_begintransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(58): used implicit default value for signal "av_burstcount" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(59): used implicit default value for signal "av_byteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(60): used implicit default value for signal "av_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(61): used implicit default value for signal "av_debugaccess" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(62): used implicit default value for signal "av_lock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(63): used implicit default value for signal "av_outputenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(64): used implicit default value for signal "av_read" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(68): used implicit default value for signal "av_writebyteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(69): used implicit default value for signal "av_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(72): used implicit default value for signal "uav_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(74): used implicit default value for signal "uav_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator|altera_merlin_slave_translator:sys_clk_timer_s1_translator"
Info (12128): Elaborating entity "final_fpga_sysid_control_slave_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"
Warning (10541): VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(53): used implicit default value for signal "av_beginbursttransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(54): used implicit default value for signal "av_begintransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(55): used implicit default value for signal "av_burstcount" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(56): used implicit default value for signal "av_byteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(57): used implicit default value for signal "av_chipselect" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(58): used implicit default value for signal "av_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(59): used implicit default value for signal "av_debugaccess" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(60): used implicit default value for signal "av_lock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(61): used implicit default value for signal "av_outputenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(62): used implicit default value for signal "av_read" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(66): used implicit default value for signal "av_write" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(67): used implicit default value for signal "av_writebyteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(68): used implicit default value for signal "av_writedata" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(69): used implicit default value for signal "av_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(72): used implicit default value for signal "uav_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(74): used implicit default value for signal "uav_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "final_fpga_new_sdram_controller_0_s1_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(60): used implicit default value for signal "av_beginbursttransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(61): used implicit default value for signal "av_begintransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(62): used implicit default value for signal "av_burstcount" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(63): used implicit default value for signal "av_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(64): used implicit default value for signal "av_debugaccess" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(65): used implicit default value for signal "av_lock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(66): used implicit default value for signal "av_outputenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(68): used implicit default value for signal "av_writebyteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(69): used implicit default value for signal "av_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(72): used implicit default value for signal "uav_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(74): used implicit default value for signal "uav_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
Info (12128): Elaborating entity "final_fpga_regfile_final_0_avalon_slave_0_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator"
Warning (10541): VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(55): used implicit default value for signal "av_beginbursttransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(56): used implicit default value for signal "av_begintransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(57): used implicit default value for signal "av_burstcount" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal "av_byteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal "av_chipselect" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal "av_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal "av_debugaccess" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal "av_lock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal "av_outputenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal "av_read" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal "av_writebyteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal "av_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal "uav_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal "uav_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator"
Info (12128): Elaborating entity "final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal "av_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal "av_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal "av_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal "av_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent" for hierarchy "final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent"
Warning (10541): VHDL Signal Declaration warning at final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal "av_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal "av_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent" for hierarchy "final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent"
Warning (10541): VHDL Signal Declaration warning at final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal "av_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal "av_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal "m0_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal "almost_empty_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal "almost_full_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal "csr_readdata" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal "out_channel" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal "out_empty" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal "out_error" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo"
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal "almost_empty_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal "almost_full_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal "csr_readdata" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal "out_channel" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal "out_empty" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal "out_endofpacket" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal "out_error" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal "out_startofpacket" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" for hierarchy "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent"
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal "m0_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" for hierarchy "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal "almost_empty_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal "almost_full_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal "csr_readdata" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal "out_channel" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal "out_empty" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal "out_error" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" for hierarchy "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal "almost_empty_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal "almost_full_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal "csr_readdata" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal "out_channel" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal "out_empty" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal "out_endofpacket" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal "out_error" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal "out_startofpacket" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "final_fpga_addr_router" for hierarchy "final_fpga:xfinal_fpga|final_fpga_addr_router:addr_router"
Info (12128): Elaborating entity "final_fpga_addr_router_default_decode" for hierarchy "final_fpga:xfinal_fpga|final_fpga_addr_router:addr_router|final_fpga_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "final_fpga_addr_router_002" for hierarchy "final_fpga:xfinal_fpga|final_fpga_addr_router_002:addr_router_002"
Info (12128): Elaborating entity "final_fpga_addr_router_002_default_decode" for hierarchy "final_fpga:xfinal_fpga|final_fpga_addr_router_002:addr_router_002|final_fpga_addr_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "final_fpga_id_router" for hierarchy "final_fpga:xfinal_fpga|final_fpga_id_router:id_router"
Info (12128): Elaborating entity "final_fpga_id_router_default_decode" for hierarchy "final_fpga:xfinal_fpga|final_fpga_id_router:id_router|final_fpga_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "final_fpga_id_router_005" for hierarchy "final_fpga:xfinal_fpga|final_fpga_id_router_005:id_router_005"
Info (12128): Elaborating entity "final_fpga_id_router_005_default_decode" for hierarchy "final_fpga:xfinal_fpga|final_fpga_id_router_005:id_router_005|final_fpga_id_router_005_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "final_fpga:xfinal_fpga|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_full" for hierarchy "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(990): truncated value with size 9 to match size of target (3)
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_fpga:xfinal_fpga|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_fpga:xfinal_fpga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "final_fpga_cmd_xbar_demux" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "final_fpga_cmd_xbar_demux_001" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "final_fpga_cmd_xbar_demux_002" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cmd_xbar_demux_002:cmd_xbar_demux_002"
Info (12128): Elaborating entity "final_fpga_cmd_xbar_mux" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "final_fpga_cmd_xbar_mux_005" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_fpga:xfinal_fpga|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "final_fpga_rsp_xbar_demux" for hierarchy "final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "final_fpga_rsp_xbar_demux_005" for hierarchy "final_fpga:xfinal_fpga|final_fpga_rsp_xbar_demux_005:rsp_xbar_demux_005"
Info (12128): Elaborating entity "final_fpga_rsp_xbar_mux" for hierarchy "final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_fpga:xfinal_fpga|final_fpga_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "final_fpga_width_adapter" for hierarchy "final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "final_fpga:xfinal_fpga|final_fpga_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "final_fpga_width_adapter_002" for hierarchy "final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002"
Warning (10858): Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(715): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(716): object "aligned_byte_cnt" assigned a value but never read
Warning (10030): Net "in_burstwrap_field" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "final_fpga_irq_mapper" for hierarchy "final_fpga:xfinal_fpga|final_fpga_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "linebuffer" for hierarchy "linebuffer:xlinebuffer"
Info (12128): Elaborating entity "altsyncram" for hierarchy "linebuffer:xlinebuffer|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "linebuffer:xlinebuffer|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "linebuffer:xlinebuffer|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "/dev/null"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4gq1.tdf
    Info (12023): Found entity 1: altsyncram_4gq1
Info (12128): Elaborating entity "altsyncram_4gq1" for hierarchy "linebuffer:xlinebuffer|altsyncram:altsyncram_component|altsyncram_4gq1:auto_generated"
Info (12128): Elaborating entity "vga" for hierarchy "vga:xvga"
Warning (12000): Port "in_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "in_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "in_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "in_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "out_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "out_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "out_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "in_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "in_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "in_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "out_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "out_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "out_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "in_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "in_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "in_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "out_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "out_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "out_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "in_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "in_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "in_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "out_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "out_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "out_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "in_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "in_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "in_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "out_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "out_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" has no range declared,the Quartus II software will connect the port to pin "out_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_channel" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_empty" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_error" in macrofunction "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12020): Port "jdo" on the entity instantiation of "the_final_fpga_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0t14.tdf
    Info (12023): Found entity 1: altsyncram_0t14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8hq1.tdf
    Info (12023): Found entity 1: altsyncram_8hq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf
    Info (12023): Found entity 1: mux_7oc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9ci.tdf
    Info (12023): Found entity 1: cntr_9ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf
    Info (12023): Found entity 1: cmpr_acc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf
    Info (12023): Found entity 1: cntr_m4j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf
    Info (12023): Found entity 1: cntr_qbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12217): Partition "sld_hub:auto_hub" requires synthesis because there were changes made to the parameters on the partition's root instance
Info (12208): 2 design partitions do not require synthesis
    Info (12229): Partition "Top" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (21057): Implemented 327 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 39 input pins
    Info (21059): Implemented 55 output pins
    Info (21061): Implemented 233 logic cells
Info (144001): Generated suppressed messages file C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 261 warnings
    Info: Peak virtual memory: 697 megabytes
    Info: Processing ended: Sat Dec 07 22:10:15 2013
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.map.smsg.


