Initializing gui preferences from file  /u/amaso/.synopsys_dv_prefs.tcl
dc_shell> f
setting top_design to: 
four_bit_select_adder
dc_shell> source ../scripts/dc_quick.tcl
Loading db file '/home/amaso/common/Documents/ECE527/527_Project2/DCandPT/syn/work/osu05_stdcells.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Loading sverilog file '/home/amaso/common/Documents/ECE527/527_Project2/DCandPT/syn/rtl/four_bit_select_adder.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/amaso/common/Documents/ECE527/527_Project2/DCandPT/syn/rtl/four_bit_select_adder.sv

Inferred memory devices in process
        in routine four_bit_select_adder line 28 in file
                '/home/amaso/common/Documents/ECE527/527_Project2/DCandPT/syn/rtl/four_bit_select_adder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      B_reg_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      A_reg_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine four_bit_select_adder line 87 in file
                '/home/amaso/common/Documents/ECE527/527_Project2/DCandPT/syn/rtl/four_bit_select_adder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Cout_reg_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sum_reg_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/amaso/common/Documents/ECE527/527_Project2/DCandPT/syn/rtl/four_bit_select_adder.db:four_bit_select_adder'
Loaded 3 designs.
Current design is 'four_bit_select_adder'.
Current design is 'four_bit_select_adder'.

  Linking design 'four_bit_select_adder'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /home/amaso/common/Documents/ECE527/527_Project2/DCandPT/syn/rtl/four_bit_select_adder.db, etc
  osu05_stdcells (library)    /home/amaso/common/Documents/ECE527/527_Project2/DCandPT/syn/work/osu05_stdcells.db

 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Nov 21 18:16:38 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               2
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'four_bit_select_adder', a pin on submodule 'upper_adder_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Cin' is connected to logic 0. 
Warning: In design 'four_bit_select_adder', a pin on submodule 'upper_adder_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Cin' is connected to logic 1. 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'full_adder_0'
  Processing 'two_bit_adder_0'
  Processing 'four_bit_select_adder'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Ungrouping hierarchy lower_adder. (OPT-772)
Information: Ungrouping hierarchy lower_adder/fa0. (OPT-772)
Information: Ungrouping hierarchy upper_adder_1. (OPT-772)
Information: Ungrouping hierarchy upper_adder_0. (OPT-772)
Information: Ungrouping hierarchy upper_adder_1/fa1. (OPT-772)
Information: Ungrouping hierarchy upper_adder_1/fa0. (OPT-772)
Information: Ungrouping hierarchy upper_adder_0/fa1. (OPT-772)
Information: Ungrouping hierarchy upper_adder_0/fa0. (OPT-772)
Information: Ungrouping hierarchy lower_adder/fa1. (OPT-772)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   30168.0      0.00       0.0       0.0                          
    0:00:13   30168.0      0.00       0.0       0.0                          
    0:00:13   30168.0      0.00       0.0       0.0                          
    0:00:13   30168.0      0.00       0.0       0.0                          
    0:00:13   30168.0      0.00       0.0       0.0                          
    0:00:13   30168.0      0.00       0.0       0.0                          
    0:00:13   30168.0      0.00       0.0       0.0                          
    0:00:13   30168.0      0.00       0.0       0.0                          
    0:00:13   30168.0      0.00       0.0       0.0                          
    0:00:13   30168.0      0.00       0.0       0.0                          
    0:00:13   30168.0      0.00       0.0       0.0                          
    0:00:13   30168.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   30168.0      0.00       0.0       0.0                          
    0:00:13   30168.0      0.00       0.0       0.0                          
    0:00:13   30168.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   30168.0      0.00       0.0       0.0                          
    0:00:13   30168.0      0.00       0.0       0.0                          
    0:00:13   29880.0      0.00       0.0       0.0                          
    0:00:13   29880.0      0.00       0.0       0.0                          
    0:00:13   29880.0      0.00       0.0       0.0                          
    0:00:13   29880.0      0.00       0.0       0.0                          
    0:00:13   29880.0      0.00       0.0       0.0                          
    0:00:13   29880.0      0.00       0.0       0.0                          
    0:00:13   29880.0      0.00       0.0       0.0                          
    0:00:13   29880.0      0.00       0.0       0.0                          
    0:00:13   29880.0      0.00       0.0       0.0                          
    0:00:13   29880.0      0.00       0.0       0.0                          
    0:00:13   29880.0      0.00       0.0       0.0                          
Loading db file '/home/amaso/common/Documents/ECE527/527_Project2/DCandPT/syn/work/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : four_bit_select_adder
Version: Q-2019.12-SP3
Date   : Tue Nov 21 18:16:39 2023
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Cout_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.20       0.20
  A_reg_reg[0]/CLK (DFFSR)                 0.00       0.20 r
  A_reg_reg[0]/Q (DFFSR)                   0.63       0.83 f
  lower_adder/fa0/U4/Y (XOR2X1)            0.33       1.16 f
  lower_adder/fa0/U3/Y (AOI22X1)           0.18       1.33 r
  lower_adder/fa0/U1/Y (INVX2)             0.14       1.48 f
  lower_adder/fa1/U4/Y (XOR2X1)            0.28       1.76 r
  lower_adder/fa1/U3/Y (AOI22X1)           0.26       2.02 f
  lower_adder/fa1/U1/Y (INVX2)             0.21       2.23 r
  U22/Y (AOI22X1)                          0.13       2.36 f
  U18/Y (INVX2)                            0.09       2.45 r
  Cout_reg_reg/D (DFFSR)                   0.00       2.45 r
  data arrival time                                   2.45

  clock clk (rise edge)                    3.15       3.15
  clock network delay (ideal)              0.20       3.35
  clock uncertainty                       -0.50       2.85
  Cout_reg_reg/CLK (DFFSR)                 0.00       2.85 r
  library setup time                      -0.21       2.64
  data required time                                  2.64
  -----------------------------------------------------------
  data required time                                  2.64
  data arrival time                                  -2.45
  -----------------------------------------------------------
  slack (MET)                                         0.19


 
****************************************
Report : reference
Design : four_bit_select_adder
Version: Q-2019.12-SP3
Date   : Tue Nov 21 18:16:43 2023
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2X2             osu05_stdcells
                                288.000000       1    288.000000  
AOI22X1            osu05_stdcells
                                360.000000       7   2520.000000  
DFFSR              osu05_stdcells
                               1584.000000      13  20592.000000  n
INVX2              osu05_stdcells
                                144.000000       8   1152.000000  
OR2X2              osu05_stdcells
                                288.000000       1    288.000000  
XOR2X1             osu05_stdcells
                                504.000000      10   5040.000000  
-----------------------------------------------------------------------------
Total 6 references                                  29880.000000
Writing verilog file '/home/amaso/common/Documents/ECE527/527_Project2/DCandPT/syn/outputs/four_bit_select_adder.netlist'.
1
dc_shell> exit

Memory usage for this session 72 Mbytes.
Memory usage for this session including child processes 72 Mbytes.
CPU usage for this session 3 seconds ( 0.00 hours ).
Elapsed time for this session 21 seconds ( 0.01 hours ).

Thank you...

