5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd always13.vcd -o always13.cdd -v always13.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" always13.v 1 19 1
2 1 5 90009 1 0 1008 0 0 32 52 11 0 0 0 0 0 0 0
2 2 5 7000a 2f 2c 900a 1 0 32 18 aa aa aa aa aa aa aa aa
2 3 5 200022 16 1 1014 0 0 1 1 clk
2 4 5 1f001f 16 1b 102c 3 0 1 22 1102
2 5 5 18001b 1 0 21004 0 0 1 16 0
2 6 5 12001b 17 1a 10ec 4 5 1 22 1102
2 7 5 120014 2 1 100c 0 0 1 1 rst
2 8 5 120022 17 19 102c 6 7 1 22 1102
2 9 5 c000e 0 1 1400 0 0 1 5 clk
2 10 5 c0022 17 37 2e 8 9
1 rst 3 30004 1 0 0 0 1 17 1002
1 clk 3 830009 1 0 0 0 1 17 1102
4 10 6 2 2
4 2 1 10 0
3 1 main.$u0 "main.$u0" always13.v 0 17 1
