WARNNING: Your ate_flow_label '2022_12_01_04_56_02' of run env is different from compile env '2022_12_14_04_56_02'
############################################
Log file for command:
j2h.tn -verilog -rtl -tn_port /tmp/atesim_rupingx_1671449563_7016 -jtag_bypass -test SYS -verilog -rtl -no_autosync_check -skip_ip_port_check all -skip_ATE_padctl_init -low_1687_opt -dump_fsdb -fuse_valid_force -skip_ate_tree_label_check -no_auto_dry -max_tag_length 5000 -noAtePinMap -jtag_freq 500
(INFO:ATE_105) j2h.tn -verilog -rtl -tn_port /tmp/atesim_rupingx_1671449563_7016 -jtag_bypass -test SYS -verilog -rtl -no_autosync_check -skip_ip_port_check all -skip_ATE_padctl_init -low_1687_opt -dump_fsdb -fuse_valid_force -skip_ate_tree_label_check -no_auto_dry -max_tag_length 5000 -noAtePinMap -jtag_freq 500
############################################

(INFO:AFU_033) rename is used in namespace '::' - rename ::exit ::VerifReporting::_orig_exit.
(INFO:AFU_033) rename is used in namespace '::' - rename ::VerifReporting::verif_exit ::exit.
(INFO:AFU_033) rename is used in namespace '::' - rename ::VerifReporting::log_results_new ::VerifReporting::log_results.
(INFO:AFU_033) rename is used in namespace '::' - rename ::VerifReporting::check_test_new ::VerifReporting::check_test.
Environment Variables
=====================
TN_MACH_TYPE    : x86_64
TCL_SHELL       : <NOT SET>
TCL_LIBRARY     : /home/nvtools/latest/nvtools/lib_rel7/tcl
CHIP_ROOT       : <NOT SET>
NVTOOLS_ROOT    : <NOT SET>
NVDEV           : /home/nvtools/latest
TN_NVDEV        : <NOT SET>
TN_NVDEV_LIB    : <NOT SET>
TN_NVDEV_LIB_SO : <NOT SET>
TN_LIBPATH      : <NOT SET>
TN_NVDEV_ATE_API: /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api

TCL Variables
=============
CHIP_ROOT       : 
NVTOOLS_ROOT    : /home/nvtools/latest
TNLIB_ROOT      : /home/nvtools/latest
TNLIB_SO_ROOT   : /home/nvtools/latest

Run Time Info
=====================
Hostname: rno2-sim-h15-017.nvidia.com
Start time: 2022_12_19_03h_32m_47s
Run dir: /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/jtagtest
(INFO:ATEFLOW_417) Environment variable 'TN_NVDEV_ATE_API': /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01_ate_api; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_417
(INFO:ATEFLOW_420) Environment variable 'TN_ATE_IP_AUTO_SYNC_TOT' is not set.; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_420
(INFO:ATEFLOW_432) Environment variable 'ATE_SCRIPTS_PATH': '/home/ate/ate_flow/releases/engr/2022/12/14_04_56_02'; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_432
Executed by command: "j2h.tn -verilog -rtl -tn_port /tmp/atesim_rupingx_1671449563_7016 -vcs_log /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/verilog/../jtagtest/j2h.1219-03-32_nodump.vcs.log -jtag_bypass -test SYS -verilog -rtl -compile_log /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/verilog/atesim_64_rtl_revG1.0_RTL_65514622_20221129_compile.log -no_autosync_check -skip_ip_port_check all -debug -skip_ATE_padctl_init -low_1687_opt -dump_fsdb -fuse_valid_force -skip_ate_tree_label_check -no_auto_dry -max_tag_length 5000 -noAtePinMap -jtag_freq 500 -regress_session ATESIM_RTL_65514622_20221129 -regress_batch stand_alone_sim"

NVDEV: /home/nvtools/latest
INFO: reading test config file ..//jtag//test_config/test_config.yml
JET_subDate: 20221215
(INFO:AFU_033) rename is used in namespace '::' - rename set_tck_multiple _set_tck_multiple.
(INFO:AFU_033) rename is used in namespace '::' - rename set_tap_frequency _set_tap_frequency.
(ERR_NONCRITICAL:ATEFLOW_424) Reference scripts md5 for new_create_tb.tn not recorded; Source: pinClock; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_424
(ERR_NONCRITICAL:ATEFLOW_424) Reference scripts md5 for ate_flow.msg not recorded; Source: pinClock; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_424
(ERR_NONCRITICAL:ATEFLOW_424) Reference scripts md5 for ate_flow_utils.tn not recorded; Source: pinClock; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_424
(INFO:ATE_105) NFS Write Speed is: 443
(INFO:ATE_105) NFS Read Speed is: 443
(WARN:ATE_157) IP_SPEC/IP_INFO cannot be found in project spec file.
*** Default packages:
  - clock_init_tasks 3.0
  - AteCustomUtils 1.0
  - ram_access 4.0
  - DomainsPMUtil 1.0
  - AteStilTemplate 1.0
  - jtagtest_tasks 1.1
*** Found following packages from test config:
   - jtag_tasks 1.1  added to package list
   - j2h 5.0  added to package list
   - jtagtest_tasks 2.0  replaces jtagtest_tasks 1.1
   - AteCustomUtils 1.0  replaces AteCustomUtils 1.0
   - AteChipctlUtils 1.0  added to package list
package require -exact clock_init_tasks 3.0
(INFO:AFU_033) rename is used in namespace '::struct::graph' - rename ::struct::graph_tcl ::struct::graph.
(INFO:AFU_033) rename is used in namespace '::struct::stack' - rename ::struct::stack_tcl ::struct::stack.
(INFO:ATEFLOW_410) package require -exact clock_init_tasks 3.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package clock_init_tasks 3.0 is loaded from <NVDEV>/nvtools/tnlib/clock_init_tasks_ampere.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact AteCustomUtils 1.0
(INFO:ATEFLOW_410) package require -exact AteCustomUtils 1.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package AteCustomUtils 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/AteCustomUtils.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact ram_access 4.0
(INFO:ATEFLOW_410) package require -exact ram_access 4.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package ram_access 4.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/ram_access_socf.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact DomainsPMUtil 1.0
(INFO:ATEFLOW_410) package require -exact DomainsPMUtil 1.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package DomainsPMUtil 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/DomainsPMUtil_socf.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact AteStilTemplate 1.0
(INFO:ATEFLOW_410) package require -exact AteStilTemplate 1.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package AteStilTemplate 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/AteStilTemplate.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact jtagtest_tasks 2.0
(INFO:ATEFLOW_410) package require -exact jtagtest_tasks 2.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package jtagtest_tasks 2.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/jtagtest_tasks_prgm_2.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact jtag_tasks 1.1
(INFO:ATEFLOW_410) package require -exact jtag_tasks 1.1; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package jtag_tasks 1.1 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/jtag_tasks_prgm.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact j2h 5.0
(INFO:ATEFLOW_410) package require -exact j2h 5.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package j2h 5.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/j2h_test_prgm.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411
package require -exact AteChipctlUtils 1.0
(INFO:ATEFLOW_410) package require -exact AteChipctlUtils 1.0; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_410
(INFO:ATEFLOW_411) Package AteChipctlUtils 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/AteChipctlUtils.tcl; Source: test_script; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_411

Enter ::ATE::j2h::SYS testAPI
RPX: skip_init 1
RPX: skip_init 2
====================================
=     Debug Blocks Information     =
====================================
1. AutoBroadcast Display PrgmConfig auto broadcast related info.
2. BsPatterns   Display all BSDL pattern objects debug info.
3. Cerberus     Display perperties used by Cerberus.
4. Core         Display jtag output method debug info.
5. CycleInfo    Display PrgmConfig waitRti/wait_cycles/wait_absolute/move_to_state cycle information.
6. DCLevel      Display dc level related info.
7. PatternGen   Display pattern generation debug info.
8. PrgmConfig   Display PrgmConfig debug info.
9. ScanDebug    Display scan debug related info.
10. TagInfo      Display PrgmConfig waitRti/wait_cycles/wait_absolute/move_to_state tag information.
11. VERSE        Display VERSE debug info.
12. DelayTDOStrobe Display delay TDO strobing debug info.
13. JtagHeader   Display header reading debug info.
INFO: clock_duty is 0.5
INFO: phaseId is 0
(WARN:ATEFLOW_303) Cannot find the default_IOCM_modes array in ../jtag///custom_IOCM_spec_rtl.tn. Please add the default_IOCM_modes if needed.; Source: pinClock; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_303
INFO: Apply IOCM mode '' in this test run.
(INFO:ATEFLOW_436) The set NVDEV has no known issues; Source: NVDEV; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_435
(INFO:ATE_105) Design ID:
CL: 65514622
date: 20221129
location:
- //hw/nvmobile_sr01/... //sr01_hw_pd_trial_cl65514622/hw/nvmobile_sr01/... /home/scratch.sr01_dft_readonly/hw/sr01_hw_pd_trial_cl65514622/hw/nvmobile_sr01/...
- -//hw/nvmobile_sr01/net/... //sr01_hw_pd_trial_cl65514622/hw/nvmobile_sr01/net/... /home/scratch.sr01_dft_readonly/hw/sr01_hw_pd_trial_cl65514622/hw/nvmobile_sr01/net/...
- -//hw/nvmobile_sr01/timing/... //sr01_hw_pd_trial_cl65514622/hw/nvmobile_sr01/timing/... /home/scratch.sr01_dft_readonly/hw/sr01_hw_pd_trial_cl65514622/hw/nvmobile_sr01/timing/...
- //hw/nvmobile_sr01/syn/... //sr01_hw_pd_trial_cl65514622/hw/nvmobile_sr01/syn/... /home/scratch.sr01_dft_readonly/hw/sr01_hw_pd_trial_cl65514622/hw/nvmobile_sr01/syn/...
INFO: Use unix socket for tn_shell/vcs connection


INFO: start of argument conflict check
INFO: pass argument conflict check

Test APIs definitions are found in /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01_ate_api/nvtools/tnlib/ATE
(WARN:ATE_104) TN_NVDEV_ATE_API is recommended to be defined in one of the nvtools or test API nvtools releases for simulation logging and STIL generation
 /home/nvtools/engr or /home/nvtools/release, etc.
INFO: package not specified in command line, default package "package_mid" is used
(WARN:MSG_007) Disabling regular expression [.*] for message default::PKB_014 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_282 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::MSG_006 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_159 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_161 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_163 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_176 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_178 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_197 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_140 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_171 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_074 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_014 disables all messages of this type. Convert it to a msg_set_suppression call instead.
(WARN:MSG_007) Disabling regular expression [.*] for message default::VEC_166 disables all messages of this type. Convert it to a msg_set_suppression call instead.
INFO: reading package "package_mid" XML file chip_mid_pkg_rtl.xml ...
(INFO:PKB_003) Reading package : ./../jtag/chip_mid_pkg_rtl.xml
(INFO:PKB_005) Reading die : ./../jtag/chip_die_rtl.xml
(INFO:PKB_005) Entering partition : EROT_AON : ./../jtag/EROT_AON_rtl.xml : LL X 272790 Y 2.66688e+06 UR X 272790 Y 2.66688e+06
(INFO:PKB_001) Opening PROPS file "/home/libs/srlit1_layout/20221109/analog/nvidia/syn.A01/nvidia_analog_tsmc16ffb_cust_mixvt_std.props" for read
(INFO:PKB_001) Opening PROPS file "/home/libs/srlit1_layout/20221109/rams/fuse/syn.A01/fuse_rams_tsmc16ffb_cust_mixvt_std.props" for read
(INFO:PKB_005) Entering partition : GPIOA : ./../jtag/GPIOA_rtl.xml : LL X 0 Y 0 UR X 0 Y 0
(INFO:PKB_001) Opening PROPS file "/home/libs/srlit1_layout/20221109/pads/nvidia/syn.A01/nvidia_pads_tsmc16ffb_cust_mixvt_std.props" for read
(INFO:PKB_005) Entering partition : GPIOB : ./../jtag/GPIOB_rtl.xml : LL X 272790 Y 184320 UR X 272790 Y 184320
(INFO:PKB_005) Reading scan signals file ./../jtag/chip_scan_sigs_rtl.xml
(INFO:PKB_008) Creating substrate netlist for package "sr01"

::pkgtool::load_test_info_yml - Loading test info from ../jtag/chip_test_info_rtl.yml...
::pkgtool::load_test_info_yml - Listing all scantypes found in test_info_yml 
cell: u_sra_sys0\/u_NV_FUSE_wrapper\/u_NV_FUSE_macro_wrap\/u_fuse_macro_0, pin: VQPS, ScanTypes: FUSE_SRC
cell: u_sra_sys0\/u_NV_FUSE_wrapper\/u_NV_FUSE_macro_wrap\/u_fuse_macro_1, pin: VQPS, ScanTypes: FUSE_SRC
cell: syspll, pin: PLLAGND, ScanTypes: -
cell: syspll, pin: PLLAVDD1V8, ScanTypes: -
cell: u_sra_sys0\/u_NV_FUSE_wrapper\/u_NV_FUSE_macro_wrap\/u_fuse_macro_2, pin: VQPS, ScanTypes: FUSE_SRC
cell: u_sra_sys0\/u_NV_FUSE_wrapper\/u_NV_FUSE_macro_wrap\/u_fuse_macro_3, pin: VQPS, ScanTypes: FUSE_SRC
cell: ap1_boot_ctrl_0_n_gp12_pad, pin: IO, ScanTypes: -
cell: ap1_boot_ctrl_1_n_gp13_pad, pin: IO, ScanTypes: -
cell: erot_req_ap1_n_gp14_pad, pin: IO, ScanTypes: -
cell: erot_gnt_ap1_n_gp15_pad, pin: IO, ScanTypes: -
cell: ap1_fw_intr_n_gp16_pad, pin: IO, ScanTypes: -
cell: ap1_mux_ctrl_n_gp17_pad, pin: IO, ScanTypes: -
cell: ap1_pgood_gp18_pad, pin: IO, ScanTypes: -
cell: ap1_reset_n_gp19_pad, pin: IO, ScanTypes: -
cell: ap1_reset_ind_n_gp20_pad, pin: IO, ScanTypes: -
cell: ap1_reset_mon_n_gp21_pad, pin: IO, ScanTypes: -
cell: ap1_qspi_clk_pad, pin: IO, ScanTypes: SCAN_REFCLK=ssn_bus_clk
cell: ap1_qspi_cs0_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_qspi_cs1_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_qspi_erot_cs_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_qspi_io0_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_qspi_io1_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_qspi_io2_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_qspi_io3_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_clk_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_cs0_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_cs1_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_io0_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_io1_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_io2_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi1_io3_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap1_i3c_scl_pad, pin: IO, ScanTypes: -
cell: ap1_i3c_sda_pad, pin: IO, ScanTypes: -
cell: erot_error_n_pad, pin: IO, ScanTypes: -
cell: erot_led_gp23_pad, pin: IO, ScanTypes: -
cell: ap1_spi_pwr_kill_gp22_pad, pin: IO, ScanTypes: -
cell: uart_rx_pad, pin: IO, ScanTypes: -
cell: uart_tx_pad, pin: IO, ScanTypes: -
cell: erot_oob_dspi_clk_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_oob_dspi_cs_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_oob_dspi_intr_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_oob_dspi_io0_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_oob_dspi_io1_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_recovery_n_pad, pin: IO, ScanTypes: -
cell: erot_oob_i3c_scl_pad, pin: IO, ScanTypes: -
cell: erot_oob_i3c_sda_pad, pin: IO, ScanTypes: -
cell: misc_i2c_scl_gp24_pad, pin: IO, ScanTypes: -
cell: misc_i2c_sda_gp25_pad, pin: IO, ScanTypes: -
cell: erot_vdd_good_pad, pin: IO, ScanTypes: -
cell: obs0_gp26_pad, pin: IO, ScanTypes: -
cell: obs1_gp27_pad, pin: IO, ScanTypes: -
cell: jtag_tdo_pad, pin: IO, ScanTypes: NOTEST
cell: ap0_boot_ctrl_0_n_gp01_pad, pin: IO, ScanTypes: -
cell: ap0_boot_ctrl_1_n_gp02_pad, pin: IO, ScanTypes: -
cell: erot_req_ap0_n_gp03_pad, pin: IO, ScanTypes: -
cell: erot_gnt_ap0_n_gp04_pad, pin: IO, ScanTypes: -
cell: ap0_fw_intr_n_gp05_pad, pin: IO, ScanTypes: -
cell: ap0_mux_ctrl_n_gp06_pad, pin: IO, ScanTypes: -
cell: ap0_pgood_gp07_pad, pin: IO, ScanTypes: -
cell: ap0_reset_n_gp08_pad, pin: IO, ScanTypes: -
cell: ap0_reset_ind_n_gp09_pad, pin: IO, ScanTypes: -
cell: ap0_reset_mon_n_gp10_pad, pin: IO, ScanTypes: -
cell: ap0_qspi_clk_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_cs0_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_cs1_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_erot_cs_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_io0_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_io1_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_io2_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_qspi_io3_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_clk_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_cs0_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_cs1_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_io0_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_io1_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_io2_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: erot_qspi0_io3_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: ap0_i3c_scl_pad, pin: IO, ScanTypes: -
cell: ap0_i3c_sda_pad, pin: IO, ScanTypes: -
cell: erot_reset_n_pad, pin: IO, ScanTypes: RESET#
cell: jtag_tck_pad, pin: IO, ScanTypes: NOTEST
cell: jtag_trst__pad, pin: IO, ScanTypes: RESET#
cell: jtag_tms_pad, pin: IO, ScanTypes: NOTEST
cell: jtag_tdi_pad, pin: IO, ScanTypes: NOTEST
cell: nvjtag_sel_pad, pin: IO, ScanTypes: JTAG_EN
cell: ap0_spi_pwr_kill_gp11_pad, pin: IO, ScanTypes: -
cell: mitigation0_pad, pin: IO, ScanTypes: -
cell: boot_qspi_clk_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: boot_qspi_io0_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: boot_qspi_io1_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: boot_qspi_io2_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: boot_qspi_io3_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: boot_qspi_cs_n_pad, pin: IO, ScanTypes: SCAN_BIDIR
cell: therm_pad, pin: DMINUS, ScanTypes: -
cell: therm_pad, pin: DPLUS, ScanTypes: -
cell: fuse_en_pad, pin: IO, ScanTypes: -
cell: mram_wp_n_pad, pin: IO, ScanTypes: -
cell: tsense_vref_dbg_pad, pin: IO_TS_VREF, ScanTypes: -
cell: xtal_clk_dft_pad, pin: IO, ScanTypes: REFCLK
::pkgtool::load_test_info_yml - Finished listing all scantypes 
Running with package "mid" defined in jtag/sr01_pkginfo_rtl.tn ...
(INFO:ATE_105) procedure 'ate_load_package' execute time is: 1 secs
(INFO:ATE_105) procedure 'ate_load_nvrail' execute time is: 1 secs
(INFO:VEC_384) Reading header file: ./../jtag/jtagreg_rtl/header_sr01.yaml
(INFO:VEC_384) Reading header file: ./../jtag/jtagreg_rtl/header_SRA_SYS0.yaml
(INFO:VEC_384) Reading header file: ./../jtag/jtagreg_rtl/header_testmaster_SRA_SYS0.yaml
(INFO:VEC_384) Reading header file: ./../jtag/jtagreg_rtl/header_SRA_SYS0_clstr.yaml
(INFO:VEC_384A) Reading JRD file: ./../jtag/jtagreg_rtl/SRA_SYS0_clstr/CLUSTER_SIB.jrd
(INFO:VEC_384) Reading header file: ./../jtag/jtagreg_rtl/header_SRA_TOP0.yaml
(INFO:VEC_384) Reading header file: ./../jtag/jtagreg_rtl/header_SRA_TOP0_clstr.yaml
(INFO:VEC_384A) Reading JRD file: ./../jtag/jtagreg_rtl/SRA_TOP0_clstr/CLUSTER_SIB.jrd
(INFO:VEC_384A) Reading JRD file: ./../jtag/jtagreg_rtl/testmaster_SRA_SYS0/TEST_MASTER_IR.jrd
(INFO:VEC_309) Allow multiple registers to be mapped to the same instruction code in instruction map file ./../jtag/jtagreg_rtl/instruction_map.yaml .
(INFO:VEC_384A) Reading JRD file: ./../jtag/jtagreg_rtl/SRA_SYS0_clstr/IR.jrd
(INFO:VEC_309) Allow multiple registers to be mapped to the same instruction code in instruction map file ./../jtag/jtagreg_rtl/SRA_SYS0_instruction_map.yaml .
(INFO:VEC_384A) Reading JRD file: ./../jtag/jtagreg_rtl/SRA_TOP0_clstr/IR.jrd
(INFO:VEC_309) Allow multiple registers to be mapped to the same instruction code in instruction map file ./../jtag/jtagreg_rtl/SRA_TOP0_instruction_map.yaml .
INFO: set property 'apply_jtag_reg_reset_value' to 1
(INFO:ATE_105) procedure 'ate_load_jtagConfig' execute time is: 1 secs
Start to validate the arguments in VerifReporting...
DFTTRACKER Server is online
Querying verifPlan from DFTTRACKER Server...
Found sr01 a01 verifPlan.
INFO: stand alone simulation with session ATESIM_RTL_65514622_20221129 and btach stand_alone_sim created
(INFO:VEC_699A) Connected to unix socket("tn_msg_set_suppression VEC_699B NO_SUPPRESS" to show server/port name)
INFO: jtag_freq is set to 500 Mhz
Mon Dec 19 03:33:50 2022 : VmSize 689 mB VmRSS 256 mB CPU 0h00m02s Elapsed 0h01m06s
INFO: JET connection happened at: ****************************************************************

INFO: loading prgmConfig
(INFO:ATEFLOW_322) The current jtag architecture is I1687; Source: pinClock; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_322
INFO: add_WSC_cycle high level programming property is force_enable
INFO: loading prgmConfig with standard dft modes programming file ./../jtag/dft_modes_prgm_rtl/sr01_dft_modes_programming_standard_rtl.yaml
INFO: loading prgmConfig with user defined dft modes programming file ./../jtag/dft_modes_prgm_rtl/sr01_dft_modes_programming_custom_rtl.yaml
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = ON.
(INFO:ATE_105) procedure 'ate_load_prgmConfig' execute time is: 1 secs
WARNING: No IP_SPEC from project spec file is found. ::ATE::AteFlowUtils::get_ip_insts will dump for all controllers.
ip_insts = u_sra_sys0 u_sra_top0 {u_sra_top0 SRA_TOP0_1500_wrapper} {u_sra_sys0 testmaster} {u_sra_sys0 SRA_SYS0_1500_wrapper} {u_sra_sys0 testmaster testmaster_cli_inst} {u_sra_sys0 SRA_SYS0_1500_wrapper sras0fsp0_cli_inst} {u_sra_sys0 SRA_SYS0_1500_wrapper CLUSTER_SIB} {u_sra_top0 SRA_TOP0_1500_wrapper srapad0gpioa_cli_inst} {u_sra_sys0 SRA_SYS0_1500_wrapper sras0fsp1_cli_inst} {u_sra_top0 SRA_TOP0_1500_wrapper srapad0gpiob_cli_inst} {u_sra_sys0 SRA_SYS0_1500_wrapper sras0misc0_cli_inst} {u_sra_top0 SRA_TOP0_1500_wrapper CLUSTER_SIB} {u_sra_sys0 SRA_SYS0_1500_wrapper sras0misc1_cli_inst}
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_top0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_top0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0.testmaster
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0.sras0fsp0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_top0.srapad0gpioa
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0.sras0fsp1
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_top0.srapad0gpiob
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0.sras0misc0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_top0
(INFO:ATE_105) Get verilog hier path from verilog name of header file. Result: u_sra_sys0.sras0misc1
INFO: processing local ATE minitmc config file: ../jtag/ATE_minitmc_config_rtl.yml
(INFO:ATE_105) procedure 'ate_load_padConfig' execute time is: 1 secs
*** Now update testConfig with user inputs
  Copying CLOCK_CONFIG to CURRENT_TEST map
  Copying INIT_SEQUENCES to CURRENT_TEST map
  Copying PACKAGES to CURRENT_TEST map
*** Check for extra overrides in test config file...

Enter ::ATE::j2h::SYS testAPI
RPX: skip_init 1
RPX: skip_init 2
debug_level=NORMAL
(INFO:ACV_100) [ACV general] ACV context: design_type='rtl'
(INFO:ACV_100) [ACV general] ACV context: clock_mode='jtag_bypass'
(INFO:ACV_100) [ACV general] ACV context: sub_clock_modes=''
(INFO:ACV_100) [ACV general] Reading in spec data for ip_type '__TOP__' from './../jtag/sr01_spec_rtl.yml'
(INFO:ACV_100) [ACV general] pkginfo_file='./../jtag/sr01_pkginfo_rtl.tn'
(INFO:ACV_110) [ACV always-on] init_clock_programming_config_r initializing acvConfig for design top "__TOP__"
(INFO:ACV_100) [ACV general] clock_programming_config file is './../jtag/clock_programming_config_rtl.yml'
(INFO:ACV_100) [ACV general] clock_inst_config file is './../jtag/clock_inst_config_rtl.yml'
(INFO:ACV_100) [ACV general] clock_module_config file is './../jtag/clock_module_config_rtl.yml'
(INFO:ACV_100) [ACV general] Expected ACV files './../jtag/clock_programming_config_rtl.yml, ./../jtag/clock_inst_config_rtl.yml, ./../jtag/clock_module_config_rtl.yml' do no exist.
(WARN:ACV_101) [ACV general] Clock programming config file ./../jtag/clock_programming_config_rtl.yml does not exist.
(WARN:ACV_101) [ACV general] ./../jtag/clock_programming_config_rtl.yml does not contain a map under clock_programming_config/jtag_bypass
(INFO:ACV_180) [ACV cross-scope] Disabled ACV cross scope
(INFO:ACV_100) [ACV general] Loading ACV inst info from ./../jtag/clock_inst_config_rtl.yml (scope=__TOP__)
(ERR_NONCRITICAL:ACV_102) [ACV general] Clock inst config file ./../jtag/clock_inst_config_rtl.yml does not exist.
(INFO:ACV_100) [ACV general] Loading ACV module info from from ./../jtag/clock_module_config_rtl.yml (scope=__TOP__)
(ERR_NONCRITICAL:ACV_102) [ACV general] Clock module config file ./../jtag/clock_module_config_rtl.yml does not exist.
(INFO:ACV_110) [ACV always-on] Calling config_apply_sub_clock_mode
(WARN:ACV_101) [ACV general] -pll_mode_override is currently not supported by your test_config.yml file
INFO: ACV run time stat (process_inst total): 00h:00m:00s:00ms

(INFO:ACV_190) [ACV acv_init] Printing finalized clock programming config report (summary table) for design "__TOP__"
Domain  Module  Type  clock_in_source  clock_in_freq  divisor  target_clock_out_freq  clock_out_freq  clock_out_tolerance  clock_out_error
------  ------  ----  ---------------  -------------  -------  ---------------------  --------------  -------------------  ---------------

(INFO:ACV_190) [ACV acv_init] Printing simplified clock programming report (summary tables) for design "__TOP__"

INFO: ACV run time stat (process_acv): 00h:00m:00s:02ms
INFO: ACV run time stat (process_acv_recursive): 00h:00m:00s:03ms
INFO: ACV run time stat (init_clock_programming): 00h:00m:00s:06ms
(INFO:ACV_110) [ACV always-on] init_clock_programming_config_r successfully initialized acvConfig for design module "__TOP__"

*** Done updating testConfig object
INFO: $testConfig object content:
ATE_FLOW_CONTROL:
  ATE_PADCTL_YML: ../jtag/ATE_padctl_rtl.yml
CLOCK_MODES:
  TBD: []
  bypass:
  - BYPASS_MODE_SERDESCLOCK
  - BYPASS_MODE_TESTCLOCK
  - p0
  - serdes
  - mbist
  - ram_access_req
  - STA_BYPASS_MODE_SERDESCLOCK
  - STA_INTEST_SSNCLOCK
  jtag_bypass:
  - jtag_mode
  none:
  - BYPASS_MODE_SERDESCLOCK
  - BYPASS_MODE_TESTCLOCK
  - none
  - GDDR5_5G
  - GDDR5_4G
  - SDDR4_1p4G
  - SDDR4_1p6G
  pll:
  - FTM_BYPASS_MODE_SERDESCLOCK
  - FTM_BYPASS_MODE_TESTCLOCK
  - FTM_BYPASS_MODE_TESTCLOCK_1X
  - FTM_BYPASS_MODE_TESTCLOCK_2X
  - TAM_EXTEST_FTM_SERDES
  - nafll_Ftm
  - ISM_CPM
  - p0
  - ist
  - BYPASS_MODE_ISTCLOCK
  - pll_htol
  - vco_spec_maxp
  - vco_spec_minm
  - p8
  - p5
  - HBM2E
  - hbm100
  - hbm1600
  - hbm400
  - GDDR6_3p5G
  - GDDR5_4G
  - GDDR5_4p5G
  - GDDR6_5G
  - GDDR6_5p25G
  - GDDR6_1G
  - GDDR6_p5G
  - GDDR6_5p5G
  - GDDR6_6G
  - GDDR6_6p5G
  - GDDR6_7G
  - GDDR6_8G
  - GDDR6_9G
  - SDDR4_p75G
  - SDDR4_p81G
  - GDDR6_2G
  - GDDR6_p75G
  - GDDR6_p405G
  - GDDR6_2G
  - GDDR6_2p25G
  - FB_HTOL_60M
  - FB_HTOL_40M
  - FB_HTOL_p2G
  - cml
  - eng_1
  - eng_2
  - pexGen2
  - fbClk1333
  - pexGen3
  - pexGen4
  - pexGen5
  - fbClk1066
  - pexGen1
  - jtag_goodn
  - dfd
  - scandebug
  - isd_mode
  - ftm_clip
  - stop_on_evnt
  - check_clock_stop
  - force_pmm_event
  - cg_enable
  - skip_padcal
  - pcie_scan_debug
  - ack_check
  - tmds_225
  - tmds_162
  - tmds_342
  - lvds_135
  - lvds_162
  - dclk_297
  - dclk_162
  - dclk_270
  - dclk_diff_297
  - dclk_diff_162
  - dclk_diff_270
  - pclk_297
  - pclk_342
  - pclk_diff_297
  - pclk_diff_342
  - dclk_diff_297_lvds_135
  - sequential
  - mbist
  - slow
  - nvlink_iobist
  - nvlink_50g
  - nvlink_28p125g
  - nvlink_25p78125g
  - nvlink_25g
  - nvlink_32g
  - nvlink_40g
  - nvlink_pam4_53g
  - nvlink_pam4_100g
  - nvlink_8g
  - nvlink_16g
  - c2c_40g
  - P0
  - ram_access_req
  - ist_clk
  - sppll_100
  - vpll_170
  - vpll_85
  - vpll_125
  - vpll_250
  - vpll_340
  - vpll_300
  - sppll_100
  - setup_tags
  - setup_lfa
  - custom_setup_reset
  - custom_setup_clock
  - custom_setup_chipctl
  - setup_top_constraints
CURRENT_TEST:
  CLOCK_CONFIG:
    jtag_bypass: []
    pll:
    - p0
  CURRENT_SUBTEST:
    TESTAPI_PROPS:
      dc_level_ctrl:
        flag_strict_jtag_setting: 0
        sel_dc_level_mode: flow_control
      execution_ctrl:
        ATE_padctl_init_behavior: flow_control
        chiplet_flow_certified: 0
        default_tck_multiple: 1
        description: Please add description through test API property
        dft_mode: ''
        global_eot_behavior: flow_control
        global_init_behavior: skip_init
        htol_pad_init_mode: htol
        ieee_1149_compliance: none
        ip_flow_certified: 0
        nv_jtag_mode_certified: 0
        pattern_auditor: 0
        preamble_behavior: flow_control
        primary_93kPort: ''
        subtest_eot_behavior: flow_control
        subtest_init_behavior: flow_control
        test_eot_behavior: flow_control
        test_features: secSHA2 noUphyPD J2H
        test_init_behavior: flow_control
        test_type: ''
        tier: 2
      test_mode_ctrl:
        sel_test_mode: mode_UNSET
      timing_ctrl:
        sel_timing_block: ''
    TESTSCRIPT_DEFINED_ARGS:
      ATE_config: ''
      IOCM: ''
      LB_config: ''
      LwATE_tot: ''
      ate_shell_debug: ''
      ate_shell_mode: ''
      check_FTC_config: ''
      check_vector_length: ''
      chiplet: 0
      chiplet_name: ''
      clock_duty: 0.5
      common_mode: ''
      compile_log: ''
      create_custom_port_pattern: ''
      custom_ioctl_mode: ''
      cycle_estimate: ''
      daemon_options: ''
      debug_level: ''
      debug_tag_config: ''
      default_tck_multiple: 01
      dft_mode: ''
      dfttracker_config: ''
      direct_force_mode: USER_CONTROL
      disable_vec_runlog: 0
      dry_run_mode: 0
      dump_FTC_config: ''
      dump_ate_pad_config: 0
      dump_evcd: 0
      dump_fsdb: 1
      dump_hier_reg_fstate: ''
      dump_reg_fstate: ''
      dump_shift_dr_mask: 0
      dump_stil_setup: 0
      dump_stil_setup_filename: ''
      dump_used_test_config: 0
      dump_verse_sequence: ''
      dvs: 0
      enable_custom_tb: 0
      enable_fail_log_gen: 0
      end_label: ''
      err_limit: 10000
      fail_log_config: ''
      fault_sim: 0
      flat: 0
      gen_clock_monitor_report: ''
      gen_debug_pattern: 0
      gen_parallel_load_vec: 0
      init_only: 0
      invoke_ATE: ''
      io_intf: ''
      ip_port_check_severity: ERROR
      jtag_bypass: 1
      jtag_freq: 500
      list_clocks: 0
      loose_func_level: 1
      max_tag_length: 5000
      min_repeat_cnt: ''
      noAtePinMap: 1
      no_auto_dry: 1
      no_autosync_check: 1
      no_compact_stil: 0
      no_dclevel: 0
      no_dotting: 0
      no_init: 0
      nvjtag: 0
      pack_log_name: ''
      parallel_load: user_control
      phaseId: 0
      pkg: ''
      pli_timeout: 86400
      pll: 0
      prog_pwrdwn_htol: 0
      recordFailedTags: ''
      recordSocket: ''
      remove_vec_tag: 0
      report_cycle_estimate: 0
      rtl: 1
      run_shmoo: ''
      save_and_continue: 0
      save_and_stop: 0
      save_sim_image: ''
      save_vcs: ''
      shell: ''
      single_controller_per_shift: 0
      skip_ATE_padctl_init: 1
      skip_USS: 0
      skip_acv_calculation: 0
      skip_ate_tree_label_check: 1
      skip_ateshell_pin_check: 0
      skip_branch_release_check: 0
      skip_clk_monitor_checker: 0
      skip_ip_clock_check: all
      skip_ip_port_check: all
      spec_info: ''
      spec_name: ''
      spf_always_display_signals: ''
      spf_enable_loop: 0
      spf_macro_name: test_setup
      spf_mask_signals: ''
      spf_output_compares: 0
      split_uhcdps: 1
      start_label: ''
      stil_trial: 0
      stub_mode: ''
      sub_clock_mode: ''
      sub_mode: ''
      test: SYS
      test_type: ''
      timing_constraints: ''
      tn_port: /tmp/atesim_rupingx_1671449563_7016
      use_custom_clock_def: ''
      use_local_family_atelib: 0
      use_local_std_atelib: 0
      use_tester_timing: 0
      v93k: 0
      vcs_log: ''
      vec: 0
      vec_file: ''
      vec_type: Agilent
      verbose: 0
      verilog: 1
      x_factor: 1
      x_mode_padding_cycle: ''
    name: SYS
    occ_mode: 0
    sub_modes: ''
  INIT_SEQUENCES:
    DEFAULT:
    - main_init
    - ::ATE::AteFlowUtils::verse_exec
  PACKAGES:
  - jtag_tasks 1.1
  - j2h 5.0
  - jtagtest_tasks 2.0
  - AteCustomUtils 1.0
  - AteChipctlUtils 1.0
  clock_mode: jtag_bypass
  design_scope: FULLCHIP
  design_type: rtl
  die_obj: (Die*)0x2567f20
  dry_run_mode: 0
  fuse_name: ''
  name: jtagtest.j2h
  nv_jtag_mode: 0
  package_obj: (Package*)0x24ee360
  purpose: verilog
  relative_path:
    ate2jtag: jtag/
    jtag2ate: ../
    test2jtag: ../jtag/
  resume_mode: 0
  save_vcs: 0
  save_vcs_file: ''
  selected_ate_config: ''
  selected_package: package_mid
  vec_type: Agilent
  vector_file: j2h_SYS_rtl_jtag_bypass
CUSTOM_IOCTL_MODE:
  ATE_FUNC:
    DC_LEVEL:
    - Pex_pad: ATE_FUNC
    - Nvhs0_pad: ATE_FUNC
    PAD_PROGRAM:
    - Pex_pad: ATE_PWRDWN
    - Nvhs0_pad: ATE_PWRDWN
  FB_HTOL:
    DC_LEVEL:
    - Fb*wdqs*pad: ATE_FUNC
    - Fb*cmd*pad: ATE_FUNC
    - fb_cal*pad: ATE_FUNC
    - Fb*_cdbctrl_pad: ATE_FUNC
    PAD_PROGRAM:
    - Fb*wdqs*pad: ATE_HTOL
    - Fb*cmd*pad: ATE_HTOL
    - fb_cal*pad: ATE_HTOL
    - Fb*_cdbctrl_pad: ATE_HTOL
  FB_VM1P2:
    DC_LEVEL:
    - Fb*wdqs*pad: ATE_FUNC
    - Fb*cmd*pad: ATE_FUNC
    - fb_cal*pad: ATE_FUNC
    - Fb*_cdbctrl_pad: ATE_FUNC
    PAD_PROGRAM:
    - Fb*wdqs*pad: ATE_PWRDWN
    - Fb*cmd*pad: ATE_PWRDWN
    - fb_cal*pad: ATE_PWRDWN
    - Fb*_cdbctrl_pad: ATE_PWRDWN
  FB_VM1P5:
    DC_LEVEL:
    - Fb*wdqs*pad: ATE_FUNC
    - Fb*cmd*pad: ATE_FUNC
    - fb_cal*pad: ATE_FUNC
    - Fb*_cdbctrl_pad: ATE_FUNC
    PAD_PROGRAM:
    - Fb*wdqs*pad: ATE_PWRDWN
    - Fb*cmd*pad: ATE_PWRDWN
    - fb_cal*pad: ATE_PWRDWN
    - Fb*_cdbctrl_pad: ATE_PWRDWN
  FB_VM1P35:
    DC_LEVEL:
    - Fb*wdqs*pad: ATE_FUNC
    - Fb*cmd*pad: ATE_FUNC
    - fb_cal*pad: ATE_FUNC
    - Fb*_cdbctrl_pad: ATE_FUNC
    PAD_PROGRAM:
    - Fb*wdqs*pad: ATE_PWRDWN
    - Fb*cmd*pad: ATE_PWRDWN
    - fb_cal*pad: ATE_PWRDWN
    - Fb*_cdbctrl_pad: ATE_PWRDWN
DEFAULT_IOCTL_MODES:
  DEFAULT:
    ATE_BOUNDARY:
    - hbm*_pad: OPHBM2E
    - Nvhs0_pad: OPUPHY
    - Gpio_6_pad: OPGPIO_VM1P2
    - Gpio_7_pad: OPGPIO_VM1P2
    - Gpio_8_pad: OPGPIO_VM1P2
    - Gpio_9_pad: OPGPIO_VM1P2
    - Gpio_10_pad: OPGPIO_VM1P2
    - Gpio_11_pad: OPGPIO_VM1P2
    - Gpio_12_pad: OPGPIO_VM1P2
    - Gpio_13_pad: OPGPIO_VM1P2
    - Gpio_14_pad: OPGPIO_VM1P2
    - fuse_en_pad: OPGPIO_VM1P2
    - Gpio_0_pad: OPGPIO_VM1P2
    - Gpio_1_pad: OPGPIO_VM1P2
    - Gpio_2_pad: OPGPIO_VM1P2
    - Gpio_3_pad: OPGPIO_VM1P2
    - Gpio_4_pad: OPGPIO_VM1P2
    - Gpio_5_pad: OPGPIO_VM1P2
    - Rom_si_pad: OPGPIO_VM1P2
    - Rom_so_pad: OPGPIO_VM1P2
    - rom_cs__pad: OPGPIO_VM1P2
    - rom_sclk_pad: OPGPIO_VM1P2
    - strap_0_pad: OPGPIO_VM1P2
    - strap_2_pad: OPGPIO_VM1P2
    - strap_3_pad: OPGPIO_VM1P2
    - strap_4_pad: OPGPIO_VM1P2
    - strap_5_pad: OPGPIO_VM1P2
    - xtaloutbuff_pad: OPGPIO_VM1P2
    - I2cc_scl_pad: OPGPIO
    - I2cc_sda_pad: OPGPIO
    - I2cs_scl_pad: OPGPIO
    - I2cs_sda_pad: OPGPIO
    - overt_pad: OPGPIO
    ATE_FUNC:
    - hbm*_pad: OPHBM2E
    - Nvhs0_pad: OPUPHY
    - Gpio_6_pad: OPGPIO_VM1P2
    - Gpio_7_pad: OPGPIO_VM1P2
    - Gpio_8_pad: OPGPIO_VM1P2
    - Gpio_9_pad: OPGPIO_VM1P2
    - Gpio_10_pad: OPGPIO_VM1P2
    - Gpio_11_pad: OPGPIO_VM1P2
    - Gpio_12_pad: OPGPIO_VM1P2
    - Gpio_13_pad: OPGPIO_VM1P2
    - Gpio_14_pad: OPGPIO_VM1P2
    - fuse_en_pad: OPGPIO_VM1P2
    - Gpio_0_pad: OPGPIO_VM1P2
    - Gpio_1_pad: OPGPIO_VM1P2
    - Gpio_2_pad: OPGPIO_VM1P2
    - Gpio_3_pad: OPGPIO_VM1P2
    - Gpio_4_pad: OPGPIO_VM1P2
    - Gpio_5_pad: OPGPIO_VM1P2
    - Rom_si_pad: OPGPIO_VM1P2
    - Rom_so_pad: OPGPIO_VM1P2
    - rom_cs__pad: OPGPIO_VM1P2
    - rom_sclk_pad: OPGPIO_VM1P2
    - strap_0_pad: OPGPIO_VM1P2
    - strap_2_pad: OPGPIO_VM1P2
    - strap_3_pad: OPGPIO_VM1P2
    - strap_4_pad: OPGPIO_VM1P2
    - strap_5_pad: OPGPIO_VM1P2
    - xtaloutbuff_pad: OPGPIO_VM1P2
    - I2cc_scl_pad: OPGPIO
    - I2cc_sda_pad: OPGPIO
    - I2cs_scl_pad: OPGPIO
    - I2cs_sda_pad: OPGPIO
    - overt_pad: OPGPIO
    ATE_HTOL:
    - hbm*_pad: OPHBM2E
    ATE_PWRDWN:
    - hbm*_pad: OPHBM2E
    ATE_TM:
    - hbm*_pad: OPHBM2E
    - Nvhs0_pad: OPUPHY
    - Gpio_6_pad: OPGPIO_VM1P2
    - Gpio_7_pad: OPGPIO_VM1P2
    - Gpio_8_pad: OPGPIO_VM1P2
    - Gpio_9_pad: OPGPIO_VM1P2
    - Gpio_10_pad: OPGPIO_VM1P2
    - Gpio_11_pad: OPGPIO_VM1P2
    - Gpio_12_pad: OPGPIO_VM1P2
    - Gpio_13_pad: OPGPIO_VM1P2
    - Gpio_14_pad: OPGPIO_VM1P2
    - fuse_en_pad: OPGPIO_VM1P2
    - Gpio_0_pad: OPGPIO_VM1P2
    - Gpio_1_pad: OPGPIO_VM1P2
    - Gpio_2_pad: OPGPIO_VM1P2
    - Gpio_3_pad: OPGPIO_VM1P2
    - Gpio_4_pad: OPGPIO_VM1P2
    - Gpio_5_pad: OPGPIO_VM1P2
    - Rom_si_pad: OPGPIO_VM1P2
    - Rom_so_pad: OPGPIO_VM1P2
    - rom_cs__pad: OPGPIO_VM1P2
    - rom_sclk_pad: OPGPIO_VM1P2
    - strap_0_pad: OPGPIO_VM1P2
    - strap_2_pad: OPGPIO_VM1P2
    - strap_3_pad: OPGPIO_VM1P2
    - strap_4_pad: OPGPIO_VM1P2
    - strap_5_pad: OPGPIO_VM1P2
    - xtaloutbuff_pad: OPGPIO_VM1P2
    - I2cc_scl_pad: OPGPIO
    - I2cc_sda_pad: OPGPIO
    - I2cs_scl_pad: OPGPIO
    - I2cs_sda_pad: OPGPIO
    - overt_pad: OPGPIO
EOT_SEQUENCES:
  TBD: []
  bypass: ''
  jtag_bypass: ''
  none: ''
  pll: ''
INIT_SEQUENCES:
  TBD: []
  bypass:
  - ::ATE::AteFlowUtils::exec_all_ip_init_wrapper
  - setup_lfa
  - main_init
  jtag_bypass:
  - ::ATE::AteFlowUtils::exec_all_ip_init_wrapper
  none: ''
  pll:
  - ::ATE::AteFlowUtils::exec_all_ip_init_wrapper
  - setup_lfa
  - main_init
MISS_UPM_PADS:
- BDGPIOLTL_AFCT6M21L_VD121812NC
- SBD_TXRX_AMBR90M21L
- GPHY_TX_CMBR90M21L180P70B
- BDGPIOLTLOD_AFCT6M21L_VD121812NC
- GPHY_RX_CMBR90M21L180P70B
- HBM_U6_IOX128_A
- HBM_U6_TEST_A
- UPHYDS_PLL1DS6_H5MBM21L180P70B
- SCB_C2C_U1_AR90
- HBM_U6_IOX64_A
- PLL40G_HBM_APESD_A1M21LT6
- UPHYDS_PLL1DS12_JMBR90M21L180P70B
- PLL32G_C2C_APESD_A1R90M21LT6
- BIRSTHD_AFCT6M21L_VD121812
- NBSDMEM_TRIM_IFCR90T6M21L
- BIRST_AFCT6M21L_VD121812
- OSCI27_CFCT6M21L_VD121212
- UPHYDS_PLL1DS24_JMBR90M21L180P70B
PATH_REPL_TABLE:
- /home/nvtools/engr/2022/12/18_04_06_03
- <NVDEV>
- /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01_ate_api
- <TN_NVDEV_ATE_API>
SIM_ENV:
  VCS:
    DENALI: /home/tools/cadence/vipcat_3psi_11.30-s044-24-10-2016/tools.lnx86/denali_64bit
    GCC_PATH: /home/utils/gcc-9.3.0-binutils-2.33.1
    IES_HOME: /home/tools/cadence/INCISIV12.20.009
    KDB: 1
    ROCKETSIM_HOME: /home/tools/rocketick/rocketsim-1.2.6.026.n.017
    VCS_HOME: /home/tools/vcs/2022.06-SP1
    VERDI_HOME: /home/tools/debussy/verdi3_2022.06-SP1
SPEC_ARG:
  ml_strap:
    DBVALUE: 56'h4c0002
    PORTLIST:
    - a
    - b
    - c
    - d
    - e
    - f
    - g
    - h
    STRAPDBPORT:
    - Gpio[12]
    - Gpio[1]
    - Gpio[0]
    STRAPPIN:
    - strap[3]
    - strap[2]
    - rom_sclk
    - strap[1]
    - Rom_so
    - strap[0]
    - strap[4]
    - Rom_si
  tmds:
    ref_sor0: DP_LVDS_DUAL_2PLL_BFC170P89B
    ref_sor1: DP_SINGLE_D3FCR90170P89B
    ref_sor2: DP_SINGLE_D3FCR90170P89B
    ref_sor3: DP_DUAL_2PLL_BFC200P116B
USER_CUSTOM_ARGS:
  1500_reset: 0
  ATERM: ''
  ATERM.arg: specify the different termination value for different usb iobist patterns
  ATPG_FTM_CM0: 0
  ATPG_FTM_CM1: 0
  ATPG_FTM_CM2: 0
  BKV: 0
  BShValue: ''
  BShValue.arg: Barrelshift value for fbiobist tests in strobe mode
  DUT_sense: ''
  DUT_sense.arg: if set "DUT_sense  1", will program DUT sense programming
  EMU_mode: ''
  EMU_mode.arg: To change programming of mbist for emulation setup
  FCV_sim_only_ftm: ''
  FCV_sim_only_ftm.arg: 1 dummy programming for FCV sim only
  FCV_sim_only_mbist: ''
  FCV_sim_only_mbist.arg: 1 dummy programming for FCV mbist sim only
  FCV_sim_only_sa: ''
  FCV_sim_only_sa.arg: 1 dummy programming for FCV sim only
  HS_CUR_LVL: ''
  HS_CUR_LVL.arg: specify the different current value for different usb iobist patterns
  Jtag2AxiEn: 0
  ObsBusDebug: 0
  RPD_CFG: ''
  RPD_CFG.arg: specify the different RPD_CFG for usb2 tests.
  RPD_CTRL: ''
  RPD_CTRL.arg: specify the different pull down value for different usb iobist patterns
  RPU_CFG: ''
  RPU_CFG.arg: specify the different RPU_CFG for usb2 tests
  SQUELCH: ''
  SQUELCH.arg: specify the SQUELCH for usb2 pads
  SerdesSelfTest_Init: 0
  TESTMUXA: ''
  TESTMUXA.arg: Argument to select output voltage(pllA) on the VCM pin of the dp_dual pad
  TESTMUXB: ''
  TESTMUXB.arg: Argument to select output voltage(pllB) on the VCM pin of the dp_dual pad
  VDD_internal: ''
  VDD_internal.arg: For POD verification purporse
  VT_sim_runtime_opt_only: 0
  ac_char_split: ''
  ac_char_split.arg: fb ac char support
  adc_coarse_gain: ''
  adc_coarse_gain.arg: used to specify coarse gain value of NAFLL ADC.
  adc_coarse_offset: ''
  adc_coarse_offset.arg: used to specify coarse offset value of NAFLL ADC.
  adc_coarse_vcm: ''
  adc_coarse_vcm.arg: used to specify coarse vcm value of ISENSE ADC.
  adc_cvdd_sense: ''
  adc_cvdd_sense.arg: used to specify cvdd_sense value of NAFLL/ISENSE ADCs.
  adc_dout: ''
  adc_dout.arg: used to specify dout data of NAFLL ADC.
  adc_gain: ''
  adc_gain.arg: used to specify gain value of NAFLL ADC.
  adc_gain_error: ''
  adc_gain_error.arg: used to specify gain error value of NAFLL/ISENSE ADCs.
  adc_lsb_sel: ''
  adc_lsb_sel.arg: used to specify lsb_sel value of NAFLL ADC.
  adc_nvdd: ''
  adc_nvdd.arg: used to specify input voltage of NAFLL ADC.
  adc_offset: ''
  adc_offset.arg: used to specify offset value of NAFLL ADC.
  adc_vcm: ''
  adc_vcm.arg: used to specify vcm value of ISENSE ADC
  adc_vcm_cal: ''
  adc_vcm_cal.arg: used to specify vcm_cal value of ISENSE ADC.
  adc_vcm_error: ''
  adc_vcm_error.arg: used to specify vcm error value of ISENSE ADC.
  adc_vinm_pi: ''
  adc_vinm_pi.arg: used to specify VINM value of ISENSE ADC.
  adc_vinp_int_error: ''
  adc_vinp_int_error.arg: used to specify vinp_int value of ISENSE ADC.
  adc_vinp_pi: ''
  adc_vinp_pi.arg: used to specify VINP value of ISENSE ADC.
  adc_vref_int: ''
  adc_vref_int.arg: used to specify vref_int value of NAFLL_ADC/ISENSE ADCs.
  add_init_fbio_pwr_on: 0
  ai_dbgRun: ''
  ai_dbgRun.arg: apply debug run of analog and ism tests. Waive some critical errors for temporary.
  ai_regexp: ''
  ai_regexp.arg: regular expression used to control which components should be targeted easily for ANALOG/ISM tests.
  align_cmd: ''
  align_cmd.arg: used in fbiobist
  align_data: ''
  align_data.arg: used in fbiobist
  all_clk: 0
  all_fbp_rpg_enable: 0
  all_fll: 0
  all_gpc_rpg_enable: 0
  all_pll: 0
  all_scan_debug_chain: 0
  all_top_fs: ''
  all_top_fs.arg: 1 to program all top_fs bits to 1 (fs clamps and redundant ports). 0 to not program any TOP_FS bits. 2 to program only FS clamp bits to 1
  all_tpc_rpg_enable: 0
  assertion_off: 0
  bist_tag_debug: 0
  bypass_cdc_macro: 0
  bypass_display_plls: 0
  cap_stagger: 0
  capture_buf_1: 0
  capture_count: ''
  capture_count.arg: capture counter value in internal se mode
  cdc_prgm: 0
  cell_type: ''
  cell_type.arg: ISM_MINI ROSC_COMP VNSENSE TSOSC ROSC_BIN_METAL ROSC_BIN ALL BIN_COMP_BIN_METAL
  change_periodic_eq_time_to_100us: 0
  channel: ''
  channel.arg: channel for fb hbm iobist tests
  channel_list: ''
  channel_list.arg: channel selection for fbiobist tests
  check_procedure: ''
  check_procedure.arg: this argument is used to check procedure when "check_procedure==1"
  chipletId_iobist: ''
  chipletId_iobist.arg: This is the cluster id which needs to be provided for which chiplet you want to run the test
  chiplet_id_bit: ''
  chiplet_id_bit.arg: chiplet id bit need to set 1
  chiplet_inst: ''
  chiplet_inst.arg: with this option , ruuse will call ip proc by chiplet_inst
  chiplet_string: ''
  chiplet_string.arg: chiplet names
  clk_force: 0
  clk_mux_verif: 0
  clk_pbuf: ''
  clk_pbuf.arg: override pattern for rdqs lanes
  clock_bypass_tests_use_fixed_freq: 0
  clock_div: ''
  clock_div.arg: clock division parameter for iobist/iochar clock type tests
  comp_char: ''
  comp_char.arg: comp pad calibration for FB
  concurrent: 0
  cpm_corelation: ''
  cpm_corelation.arg: Selected between Zero MAX MIN for ISM_CPM ISM_CPM_FAIL_PATH_FREQ
  cporft: ''
  cporft.arg: select CP or FT pattern for HBM IOBIST
  cr_security: 0
  cr_unlock: 0
  ctsroot_cov: ''
  ctsroot_cov.arg: 1 to enable the toggle of the tmc2clk_ctsroot_disable_clk_gating to enhance the coverage
  data_type: ''
  data_type.arg: select data or command for fb iobist
  dbg_bus_chiplet_name: ''
  dbg_bus_chiplet_name.arg: chiplet name for which ist debug bus need to enable
  dbg_bus_group: ''
  dbg_bus_group.arg: which group of the dbg bus need to observe
  dc_test: ''
  dc_test.arg: select specific dc test for fb interface
  debug_port_prog: ''
  debug_port_prog.arg: enable ftm_debug_port programming
  debug_port_program: 0
  debug_tag: 0
  dft_switch_force_release: 0
  dft_switch_force_value: ''
  dft_switch_force_value.arg: 0 or 1 or x or z the desired value to force onto the DFT switch force-release list (default x).
  disable_bscan_sample_hold: ''
  disable_bscan_sample_hold.arg: 1 to disable bscan and sample hold programming. default is to enable
  disable_chiplet_list: ''
  disable_chiplet_list.arg: ''
  disable_dieobj: 0
  disable_fan_pwm: ''
  disable_fan_pwm.arg: 1 to disable fan pwm through minitmc programming
  disable_gate_priv_signals: 0
  disable_gpc_all_lsclamps: 0
  disable_lpc_glpc: ''
  disable_lpc_glpc.arg: 1 to disable lpc/glpc setting
  disable_pll: ''
  disable_pll.arg: list the plls name you want to disable, it will override what we have for enable_pll
  disable_rr_group: 0
  disable_skip_repair_load: 0
  disp_pat_type: ''
  disp_pat_type.arg: sim or ate
  display_manual_override: 0
  display_pads_parallel_iobist_programming: 0
  dp_cmode: 0
  dram_edge_mode: 0
  draw_acv_metrics: 0
  dump_fbp: 0
  dump_testConfig_yml: ''
  dump_testConfig_yml.arg: dump acv clock config data to specified file in yml format, and exit
  dump_top: 0
  dvfs_mode: ''
  dvfs_mode.arg: define gpcpll dvfs test mode
  edge_mode: ''
  edge_mode.arg: user define edge_mode that will be run
  emission: 0
  en_bc: 0
  en_dft_pgclamp: 0
  en_func_lsclamp: 0
  en_gpc_all_lsclamps: 0
  en_lsclamp: 0
  en_pgclamp: 0
  en_ram_assist: 0
  en_sleep_en_pgclamp: 0
  en_sram_pgclamp: 0
  enable_all_scandebug_chain: 0
  enable_atpg_EOT: 0
  enable_bscan_sample_hold: ''
  enable_bscan_sample_hold.arg: 1 to enable sample hold of A and EN for all IOs in Padlets
  enable_cal_master: 0
  enable_check_ftm_engine_func_clock: 0
  enable_chiplet_list: ''
  enable_chiplet_list.arg: list the chiplet(instance) name you don't want to bypass
  enable_ddll_training: 0
  enable_debug_bus_all: ''
  enable_debug_bus_all.arg: 1 to enable debug bus GPIO
  enable_debug_bus_obs: ''
  enable_debug_bus_obs.arg: enable debug bus for MATHS
  enable_debug_bus_pin_list: ''
  enable_debug_bus_pin_list.arg: pin list of specific Gpio pads for debug bus
  enable_debug_bus_selection: ''
  enable_debug_bus_selection.arg: 1 to enable debug bus MUX
  enable_debug_bus_thru_bcell: ''
  enable_debug_bus_thru_bcell.arg: 1 to enable debug bus through Boundary Scan Cell
  enable_dp: 0
  enable_fll: ''
  enable_fll.arg: list the flls name you want to enable
  enable_g0_0_all_lsclamps: 0
  enable_g0_0_dft_lsclamps: 0
  enable_g0_1_all_lsclamps: 0
  enable_g0_1_dft_lsclamps: 0
  enable_g0_2_all_lsclamps: 0
  enable_g0_2_dft_lsclamps: 0
  enable_g0_3_all_lsclamps: 0
  enable_g0_3_dft_lsclamps: 0
  enable_g0_4_all_lsclamps: 0
  enable_g0_4_dft_lsclamps: 0
  enable_g0_5_all_lsclamps: 0
  enable_g0_5_dft_lsclamps: 0
  enable_g0_6_all_lsclamps: 0
  enable_g0_6_dft_lsclamps: 0
  enable_g0_7_all_lsclamps: 0
  enable_g0_7_dft_lsclamps: 0
  enable_gate_priv_signals: 0
  enable_glitch_check: 0
  enable_gpc_func_lsclamps: 0
  enable_gphy: 0
  enable_ip: ''
  enable_ip.arg: list the ip which you want to check in XTR
  enable_maths_scope: 0
  enable_nafll: 0
  enable_nmeas_during_ftm: 0
  enable_nvhs_cluster_body: 0
  enable_nvl_uphy: 0
  enable_obs_clk_ftm: ''
  enable_obs_clk_ftm.arg: 1 to observe clock at port level.
  enable_obs_fast_step_wide_en: ''
  enable_obs_fast_step_wide_en.arg: 1 to observe fast_step_wide_en.
  enable_obs_scan_en_ftm: ''
  enable_obs_scan_en_ftm.arg: 1 to enable the scan observation on pad in FTM mode
  enable_obs_scan_en_sa: ''
  enable_obs_scan_en_sa.arg: 1 to enable the scan observation on pad in SA mode
  enable_onehot: 0
  enable_pex_cluster_body: 0
  enable_pex_uphy: 0
  enable_pll: ''
  enable_pll.arg: list the plls name you want to enable
  enable_pll_force: ''
  enable_pll_force.arg: used for pll force
  enable_sample_hold_flush_seq: ''
  enable_sample_hold_flush_seq.arg: 1 to enable the workaround sample & hold flush feature
  enable_sample_hold_or_bscan: ''
  enable_sample_hold_or_bscan.arg: 1 to enable sample hold feature. default is bscan
  enable_scan_debug: ''
  enable_scan_debug.arg: list of scan debug chain
  enable_scandebug_chain: 0
  enable_scandebug_chain_list: ''
  enable_scandebug_chain_list.arg: list of scan debug chain
  enable_second_fuse_load: 0
  enable_t0_level_uphy: 0
  enable_uphy_internal_scope: 0
  enable_usb_uphy: 0
  eom_kill_retrain: ''
  eom_kill_retrain.arg: args to kill retrain enable in eom sequence.
  eom_waittime: ''
  eom_waittime.arg: args to add waittime from command line in us.Min 1 jtag cycle.If arg is null, it assumes 200us
  ext: ''
  ext.arg: setting for fbiobist externalloopback tests
  extra_disable_event_list: ''
  extra_disable_event_list.arg: define fro extra_disable_event_list
  fabric_mode_value: ''
  fabric_mode_value.arg: fabric mode value to generate patterns
  fast_sim_mode: 0
  fb_chiplet: ''
  fb_chiplet.arg: for running chiplet specific instances
  fb_hbm: ''
  fb_hbm.arg: fb_hbm iobist specific custom arguments
  fom_mode: ''
  fom_mode.arg: args to program different fom_modes ARG should be in the below format. STRING.fom_mode.nblks.nerrs
  force_dp: 0
  force_fuse_idle: 0
  force_nvl_uphy: 0
  force_pex_uphy: 0
  force_pll: 0
  force_uphy: 0
  force_usb_uphy: 0
  freerunning_serdes_clock: 0
  fs_en: ''
  fs_en.arg: Floor sweep enable for fbiobist
  fs_rpg_enable: 0
  fs_top_up: ''
  fs_top_up.arg: fs top up argument
  fs_top_up_init: 0
  ftm_dummy_cycle: ''
  ftm_dummy_cycle.arg: number of anticipated ATPG pattern cycles between scan_en negedge to the first testclk capture pulse edge. Default 10
  ftm_mode: ''
  ftm_mode.arg: Default dynamic_ftm. Choose from dynamic_ftm, hybrid_occ, occ
  ftm_phase_length_override: ''
  ftm_phase_length_override.arg: specify pairs of <chiplet_inst>.<field> <value>
  ftm_phase_override: ''
  ftm_phase_override.arg: specify pairs of <chiplet_inst>.<field> <value>
  ftm_sequential: 0
  ftm_stagger_us: ''
  ftm_stagger_us.arg: FTM staggering time between each gpc in microseconds
  full_chip: 0
  fuse_reset: 0
  fuse_valid_force: 1
  gen2_wide_mode: 0
  gen_mode: ''
  gen_mode.arg: PCIE clock run in different gen modes you specify , default run gen3
  gpc_fs_sku: ''
  gpc_fs_sku.arg: enable GPC FS sku. Should be used for only TAM.
  gpc_stagger_yaml: ''
  gpc_stagger_yaml.arg: YAML for broadcast GPC partition stagger config
  gr_rpg_enable: 0
  half_fbp_reverse_rpg_enable: 0
  half_fbp_rpg_enable: 0
  half_gpc_rpg_enable: 0
  half_link_pm: 0
  half_tpc_rpg_enable: 0
  hbm_channel: ''
  hbm_channel.arg: channel for fb hbm iobist tests
  hbm_mode: ''
  hbm_mode.arg: MATHS ATE to select HBM2E or HBM3
  host_reset: 0
  host_reset_1500: 0
  hostclk_div2: 0
  htol_vauxc_1p05: ''
  htol_vauxc_1p05.arg: htol vauxc setting for fb
  hybrid_SFM: ''
  hybrid_SFM.arg: 1 trimbcast programming for single flop mode gate sims
  ignore_vco_spec: ''
  ignore_vco_spec.arg: list of PLL instance names where you want ACV to dynamically extend PLL min/max limits as necessary from their frequency targets.
  imem_file: ''
  imem_file.arg: To provide package file for imem loading
  init_body_split: ''
  init_body_split.arg: init body split for htol
  instance: ''
  instance.arg: used in fbiobist tests
  instance_list: ''
  instance_list.arg: instance setting for fbiobist tests
  interp_sweep: 0
  involve_intertest_seq: 0
  io_program_mode_sel: ''
  io_program_mode_sel.arg: used for scan io prgm select
  iobist_fsim: 0
  iobist_lanewise: ''
  iobist_lanewise.arg: Provide info on lanewise patterns for iobist
  iobist_user_args: ''
  iobist_user_args.arg: to use user args for mbist
  iodfx_over_maths: 0
  ip_list: ''
  ip_list.arg: list of IPs to be programmed
  isense_for_tu117: ''
  isense_for_tu117.arg: switch from tu117/tu117 for isense adc.
  ism_analog_ip_level: ''
  ism_analog_ip_level.arg: flag to tell it is verified in IP level for ISM and analog tests.
  ism_analog_output_gen: ''
  ism_analog_output_gen.arg: switch used to specify if generate output files or not for ISM/ANALOG tests.
  ism_parallel_load: ''
  ism_parallel_load.arg: used to specify if simulation run with parallel load feature.
  ist_lbist_1chain: 0
  ist_lbist_6chain: 0
  ist_mode: 0
  jtag2xve_reset_override: 0
  jtag_broadcast_client_iobist: ''
  jtag_broadcast_client_iobist.arg: To set broadcast mode or not
  jtag_goodn: 0
  keep_byp: 0
  l2_rpg_enable: 0
  lane: ''
  lane.arg: trim selection for fbiobist tests
  lane_list: ''
  lane_list.arg: trim selection for fbiobist tests
  leakage_pin: ''
  leakage_pin.arg: enables a specific pin per brick for leakage measurements
  link_scan_mode: ''
  link_scan_mode.arg: tell link scan mode
  loadadj_dp: ''
  loadadj_dp.arg: program LOADADJ values
  local_TP: ''
  local_TP.arg: Parsing local test plan for ISM/ANALOG tests.
  local_ftm_mode: ''
  local_ftm_mode.arg: if 1,use local_ftm
  low_1687_opt: 1
  lpc_prog_disable: 0
  mask_drv_amp_electrical_parametrs: 0
  mask_electrical_parametrs: 0
  math_j2h: 0
  maths_ate_skip_upm: 0
  maths_init: 0
  maths_scope_domain: ''
  maths_scope_domain.arg: this is to tell which clock domain for maths clock scope. usually not needed as MAS could change the selection by TAG, but in case MAS was not working, and is only for debug
  maths_specific_reset_init: 0
  maths_specific_ssn_init: 0
  mbist_flat_mode: ''
  mbist_flat_mode.arg: By default 0 for rtl verif, 1 for flat-verif and production images
  mbist_un_init: 0
  mbist_user_args: ''
  mbist_user_args.arg: to use user args for mbist
  monitor: 0
  ms_rppg_enable: 0
  ms_rppg_only_enable: 0
  nafll: 0
  nafll_as_clk_src: 0
  nv_jtag_mode: 0
  nvl_link: ''
  nvl_link.arg: nvlink instance to be enabled
  nvl_rx_clk_select: ''
  nvl_rx_clk_select.arg: select rx clk source valid options are l0_rx, l3_rx and lx_tx
  nvlink_fast_phy: ''
  nvlink_fast_phy.arg: arg to use fast phy handshakes for speedup of simulation.
  nvlink_invert_data: ''
  nvlink_invert_data.arg: arg to invert the tx data as inverted by external loopback on loadboard.
  nvlink_refsel: ''
  nvlink_refsel.arg: arg to choose refclk freq for nvlink
  nvlink_setting: ''
  nvlink_setting.arg: arg to choose nvlink programmibng setting for different patterns No value means default setting.
  nvlink_sm: ''
  nvlink_sm.arg: arg to choose statemachine OR jtagsequence for nvlink
  nvlink_use_j2h: ''
  nvlink_use_j2h.arg: arg to use j2h instead of j2pri in nvlink.
  nvlink_vref: ''
  nvlink_vref.arg: arg to choose clock /analog voltage for nvlink/pex pads.
  obs_scan_en_ip: ''
  obs_scan_en_ip.arg: choose the IP that we want to obs its internal scan_en
  off_pex_assert: 0
  offset_nafll: 0
  onehot_mode: ''
  onehot_mode.arg: user define onehot_mode that will be run
  open_loop_for_nafll: 0
  override_dump_disable: 0
  overrige_pll_freq: ''
  overrige_pll_freq.arg: override the pll freq by cmd
  pa_inst: ''
  pa_inst.arg: used in fbiobist
  pad_inst_regexp_list: ''
  pad_inst_regexp_list.arg: list of all pad instance regexp for including for a given module during padcatl verif test
  padcal_vref: 0
  patbuf_data: ''
  patbuf_data.arg: patbuf_data is used for fbiobist if not in prbs mode
  patternBuf: ''
  patternBuf.arg: specify the patternBuf data, replicate the data the number of times patternBuffer width. Use only in binary.
  pattern_gen: ''
  pattern_gen.arg: if set "pattern_gen = 1", will generate STIL pattern
  pbuf1: ''
  pbuf1.arg: used in fbiobist
  pbuf2: ''
  pbuf2.arg: used in fbiobist
  pex_chiplet_name: ''
  pex_chiplet_name.arg: chiplet_name where pex exists
  pex_clk_trim_jtag: ''
  pex_clk_trim_jtag.arg: Enables pex clock trimmer programming through jtag
  pex_config_type: ''
  pex_config_type.arg: Configuring pex electrical parameterseither jtag or j2h
  pex_debug_jtag_force: ''
  pex_debug_jtag_force.arg: Adds debug jtag_forces
  pex_eom: ''
  pex_eom.arg: enable eom RX patterns for EYE height/width readings
  pex_link: ''
  pex_link.arg: pex instance to be enabled
  pex_ltssm_lpbk_wait_time_ms: ''
  pex_ltssm_lpbk_wait_time_ms.arg: Wait cycles needed to reach pex ltssm lpbk state
  pex_num_lanes: ''
  pex_num_lanes.arg: number of lanes in pex_iobist
  pex_pad_electrical: ''
  pex_pad_electrical.arg: Enables pex pad electrical settings programing through jtag
  pex_pad_electrical_j2h: ''
  pex_pad_electrical_j2h.arg: Enables pex pad electrical settings programing through jtag
  pex_pat_type: ''
  pex_pat_type.arg: pattern generation for either ate or sim
  pex_pbuf_data: ''
  pex_pbuf_data.arg: pass pbuf data to be loaded into pattern buffer
  pex_read_back_reg: ''
  pex_read_back_reg.arg: Read back pex cfg registers
  pex_read_back_stat_reg: 0
  pex_secm: ''
  pex_secm.arg: enable TX SE-CM single ended common mode bypass patterns
  pinmux_mode: ''
  pinmux_mode.arg: select the pin mux mode
  pll_target_override: ''
  pll_target_override.arg: for ACV
  pod_Down_TH: ''
  pod_Down_TH.arg: For POD verification purporse
  pod_FF_GATE_Vmin: ''
  pod_FF_GATE_Vmin.arg: For POD verification purporse
  pod_GATE_Vmin: ''
  pod_GATE_Vmin.arg: For POD verification purporse
  pod_Up_TH: ''
  pod_Up_TH.arg: For POD verification purporse
  pod_VDD_internal: ''
  pod_VDD_internal.arg: For POD verification purporse
  pre_set_gpc_power_status: 0
  preload_image: 0
  priv_ring_constraint: 0
  program_agc: ''
  program_agc.arg: args to enable agc programming in pex/nvhs.
  program_fabric_mode: 0
  protocol_bist_ip: ''
  protocol_bist_ip.arg: 1 to enable Protocol bist IP controller test
  protocol_bist_link: ''
  protocol_bist_link.arg: 1 to enable Protocol bist Scanlink test
  protocol_bist_top: ''
  protocol_bist_top.arg: 1 to enable Protocol bist top controller test
  pullu_pulld: ''
  pullu_pulld.arg: To enable pull up and pull dn for GPIO char
  qeye_enable: 0
  qpop_depth: ''
  qpop_depth.arg: fb iobist qpop depth
  read_debug_regs: ''
  read_debug_regs.arg: args to enable reset programming.
  reduced_partition_segments: ''
  reduced_partition_segments.arg: 1 if number of segment is less than 6
  refmpll_mode: 0
  remove_power_pin: 0
  rep_chnl: ''
  rep_chnl.arg: used in fbiobist
  reset_1500: 0
  reset_from_sf: ''
  reset_from_sf.arg: reset_from_sf
  reset_override_for_x: 0
  resync_fstate: ''
  resync_fstate.arg: fstate yml file for the resync_serdes procedure
  resync_serdes: 0
  ribist_compile1_skip: 0
  ribist_compile3_skip: 0
  rpbuf: ''
  rpbuf.arg: used in fbiobist
  rsf_fstate: ''
  rsf_fstate.arg: rsf_fstate
  run_chiplet: ''
  run_chiplet.arg: args to choose which chiplet to run
  rx_sel: ''
  rx_sel.arg: fb_hbm iobist specific custom arguments
  rx_term_mode_1: ''
  rx_term_mode_1.arg: args to select 50_ohm or 100_ohm in rx_termination.
  sa_standalone_clk_config: 0
  sbchar_purpose: ''
  sbchar_purpose.arg: specify the purpose genvec or verilog of jtag override.
  scalejtag: ''
  scalejtag.arg: use this for using modifying set_tck_multiple. Implemented
  scan_freq: ''
  scan_freq.arg: FTM scan frequency (90.1 MHz default in simulation), used to calculate phase and phase_length fields
  se_assert: ''
  se_assert.arg: SE assert counter value in internal se mode
  se_deassert: ''
  se_deassert.arg: SE deassert counter value in internal se mode
  secm_register_update: ''
  secm_register_update.arg: args to enable tx_rate_ctrl register prorgamming.
  secondary_die_init: 0
  self_extra: 0
  serdes_div_ratio: ''
  serdes_div_ratio.arg: choose serdes divider value
  serdes_div_ratio_GPD_F0: ''
  serdes_div_ratio_GPD_F0.arg: choose serdes divider value
  serdes_div_ratio_GPD_G0: ''
  serdes_div_ratio_GPD_G0.arg: choose serdes divider value
  serdes_div_ratio_GPD_M0: ''
  serdes_div_ratio_GPD_M0.arg: choose serdes divider value
  serdes_div_ratio_GPD_N0: ''
  serdes_div_ratio_GPD_N0.arg: choose serdes divider value
  serdes_div_ratio_GPD_S0: ''
  serdes_div_ratio_GPD_S0.arg: choose serdes divider value
  serdes_div_ratio_GPD_X0: ''
  serdes_div_ratio_GPD_X0.arg: choose serdes divider value
  serdes_stagger: 0
  shut_drampll: 0
  shut_testclk: 0
  sim_with_upm: ''
  sim_with_upm.arg: For ISM, specify to run simulation with those settings defined in UPM file.
  simple_test: ''
  simple_test.arg: if add "-simple_test 1", we will just test several SEL values for
  skip_atpg_part: 0
  skip_bypass_cdc_macro: 0
  skip_custom_post_reset: 0
  skip_custom_release_reset: 0
  skip_custom_setup_chipctl: 0
  skip_custom_setup_clock: 0
  skip_custom_setup_pad: 0
  skip_custom_setup_pll_postreset: 0
  skip_custom_setup_pll_prereset: 0
  skip_custom_setup_postclock: 0
  skip_custom_setup_preclock: 0
  skip_custom_setup_reset: 0
  skip_custom_setup_sdiv14: 0
  skip_div_reset: 0
  skip_fuse_reset_override: 0
  skip_hbm_cluster: 0
  skip_init_chip_clock: 0
  skip_init_fbio_pwr_on: 0
  skip_io_program: 0
  skip_ism_analog_module_file: ''
  skip_ism_analog_module_file.arg: turn off importing ISM/ANALOG cell module file.
  skip_jtag_clk_async_rst_ovr: 0
  skip_mbb_cluster: 0
  skip_mbist_body: ''
  skip_mbist_body.arg: 0 run mbist body
  skip_nvhs_cluster: 0
  skip_overall_init: 0
  skip_pad_control_disab: 0
  skip_padcal: 0
  skip_pex: 0
  skip_pex_cluster: 0
  skip_pex_proc: 0
  skip_prgm_com: 0
  skip_scan_en_obs: 0
  skip_second_reset_assertion: 0
  skip_setup_lfa: 0
  skip_setup_top_constraints: 0
  skip_static_fuse_wait: 0
  skip_stub: 0
  skip_ufi_program: 0
  skip_unlock_jtag: 0
  skip_uphy_fsm_force: 0
  special_unlock_stub: 0
  stagger_enable: ''
  stagger_enable.arg: 1 to enable clock staggering
  stagger_yaml: ''
  stagger_yaml.arg: YAML for partition stagger config
  status_link_width: ''
  status_link_width.arg: 1,2,4,8
  strapValue: ''
  strapValue.arg: strapValue setting for jtagtest boundary test. If bsdl file define strap0=1, set strapValue=1, otherwise set strapValue=0
  subtest_mbist: ''
  subtest_mbist.arg: mbist test to be run for MATHS ATE
  syncptr: ''
  syncptr.arg: SYNC_PTR value for fbiobist tests
  tag_iochar_en: 0
  tag_on_all_regs: 0
  tam_forceflow: 0
  tam_ip_broadcast_fast_scanin_default_pipes: ''
  tam_ip_broadcast_fast_scanin_default_pipes.arg: Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
  tam_ip_broadcast_fast_scanin_pipes: ''
  tam_ip_broadcast_fast_scanin_pipes.arg: Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
  tam_ip_from_tam_top_fast_scanout_pipes: ''
  tam_ip_from_tam_top_fast_scanout_pipes.arg: Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
  tam_ip_tam_top_fast_scanin_pipes: ''
  tam_ip_tam_top_fast_scanin_pipes.arg: Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
  tam_ip_tam_top_fast_scanout_pipes: ''
  tam_ip_tam_top_fast_scanout_pipes.arg: Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
  tam_ip_to_tam_top_fast_scanin_pipes: ''
  tam_ip_to_tam_top_fast_scanin_pipes.arg: Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
  tam_link_fast_scanin_pipes: ''
  tam_link_fast_scanin_pipes.arg: Scan Link Fast Pipes added in RTL, and available in noscan netlist
  tam_link_fast_scanout_pipes: ''
  tam_link_fast_scanout_pipes.arg: Scan Link Fast Pipes added in RTL, and available in noscan netlist
  tam_maths_backbone: 0
  target_region: ''
  target_region.arg: to use user args for mbist
  test_trigger: 0
  tmax_init: 0
  top_reset_1500: 0
  trim: ''
  trim.arg: trim setting for fbiobist tests
  trimmer_verify: 0
  tsense: 0
  tsense_avss: ''
  tsense_avss.arg: gen tsense_avss pattern
  tsense_fuse: ''
  tsense_fuse.arg: gen tsense_post_cal pattern
  turn_off_eq_waittime: ''
  turn_off_eq_waittime.arg: arg to turn off periodic equalization before running the eom test. Default value is 200us
  tx_amp_val: ''
  tx_amp_val.arg: To parse TX_AMP value for display pads.
  tx_pu_val: ''
  tx_pu_val.arg: To parse TX_PU value for display pads.
  unbpyass_duplicate_gpc: 0
  unique_chiplet: 0
  uphy_1x_2x: ''
  uphy_1x_2x.arg: for uphy
  uphy_clk: ''
  uphy_clk.arg: uphy debug clock on UPHY TERMP pi
  uphy_clk_idle: 0
  uphy_clk_sel_func: 0
  uphy_drv_pre: ''
  uphy_drv_pre.arg: uphy's TX_DRV_PRE value
  uphy_l4_list: ''
  uphy_l4_list.arg: UPHY l4 pad list
  uphy_l8_list: ''
  uphy_l8_list.arg: UPHY l8 pad list
  uphy_l16_byp_data_list: ''
  uphy_l16_byp_data_list.arg: bypass list for the uphy iochar
  uphy_l16_list: ''
  uphy_l16_list.arg: UPHY l16 pad list
  uphy_lane: ''
  uphy_lane.arg: for uphy internal clock scope
  uphy_link: ''
  uphy_link.arg: uphy pad instance for vos/pmu read
  uphy_no_power_down: 0
  uphy_nvhs_lanes: ''
  uphy_nvhs_lanes.arg: UPHY lanes for NVHS
  uphy_partition: ''
  uphy_partition.arg: for uphy internal clock scope
  uphy_secm: ''
  uphy_secm.arg: enable TX SE-CM single ended common mode bypass patterns
  uphy_sub_lane: ''
  uphy_sub_lane.arg: for uphy internal clock scope
  use_imem_load_file: ''
  use_imem_load_file.arg: To take data and address info from package file. Otherwise by default aaaa is written on rams.
  vaux: ''
  vaux.arg: VAUXC/P and VCLAMP settings for fbiobist tests
  vddp: ''
  vddp.arg: VDDP setting for fbiobist tests
  vdect_Down_TH: ''
  vdect_Down_TH.arg: For VDECT verification purporse
  vdect_Up_TH: ''
  vdect_Up_TH.arg: For VDECT verification purporse
  vdect_enable_vdd_change: ''
  vdect_enable_vdd_change.arg: For VDECT verification purpose
  vend_id: 0
  verify_pex_ovrd: ''
  verify_pex_ovrd.arg: verified pex pll/pad ctl vals for override
  vidle_production_mode: 0
  vref_sel: ''
  vref_sel.arg: used in fbiobist
  wbr_injectX: 0
  wr_align_list: ''
  wr_align_list.arg: enables wr align override during fb iobsit iochar tests
  xtr_ip_broadcast_fast_scanin_default_pipes: ''
  xtr_ip_broadcast_fast_scanin_default_pipes.arg: Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
  xtr_ip_broadcast_fast_scanin_pipes: ''
  xtr_ip_broadcast_fast_scanin_pipes.arg: Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
  xtr_ip_control_slow_compensatory_default_pipes: ''
  xtr_ip_control_slow_compensatory_default_pipes.arg: Default slow compensatory pipes
  xtr_ip_control_slow_compensatory_pipes: ''
  xtr_ip_control_slow_compensatory_pipes.arg: Controlled using XTR_TAM_CTL/UJ_XTRControl_IDUCtrlPipeSel0, XTR_TAM_CTL/UJ_XTRControl_IDUCtrlPipeSel1
  xtr_ip_control_slow_default_pipes: ''
  xtr_ip_control_slow_default_pipes.arg: Slow Pipes added by Scan Flow between IDU partition and CODEC partitions
  xtr_ip_control_slow_pipes: ''
  xtr_ip_control_slow_pipes.arg: Slow Pipes added by Scan Flow between IDU partition and CODEC partitions
  xtr_ip_from_tam_top_fast_scanout_pipes: ''
  xtr_ip_from_tam_top_fast_scanout_pipes.arg: Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
  xtr_ip_misr_slow_pipes: ''
  xtr_ip_misr_slow_pipes.arg: Slow Pipes added by Scan Flow between partition on misr_daisy_scan_out path
  xtr_ip_tam_top_fast_scanin_pipes: ''
  xtr_ip_tam_top_fast_scanin_pipes.arg: Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
  xtr_ip_tam_top_fast_scanout_pipes: ''
  xtr_ip_tam_top_fast_scanout_pipes.arg: Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
  xtr_ip_to_tam_top_fast_scanin_pipes: ''
  xtr_ip_to_tam_top_fast_scanin_pipes.arg: Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
  xtr_link_fast_scanin_pipes: ''
  xtr_link_fast_scanin_pipes.arg: Scan Link Fast Pipes added in RTL, and available in noscan netlist
  xtr_link_fast_scanout_pipes: ''
  xtr_link_fast_scanout_pipes.arg: Scan Link Fast Pipes added in RTL, and available in noscan netlist
  xtr_proc_jtag_config_mtc_div_offset: ''
  xtr_proc_jtag_config_mtc_div_offset.arg: Offset between proc_clk_en and data being sent from MTC.
  xtr_proc_jtag_config_mtc_procClk_pipes: ''
  xtr_proc_jtag_config_mtc_procClk_pipes.arg: Number of pipe stages on proc_clk_en
  xtr_proc_jtag_config_mtc_rPipes: ''
  xtr_proc_jtag_config_mtc_rPipes.arg: Number of pipe stages from MTC to IP
  xtr_proc_jtag_config_mtc_scanin_dw: ''
  xtr_proc_jtag_config_mtc_scanin_dw.arg: Number of scanin double words (Rounded to the nearest multiple of 32).
  xtr_proc_jtag_config_mtc_scanout_dw: ''
  xtr_proc_jtag_config_mtc_scanout_dw.arg: Number of scanout double words (Rounded to the nearest mutliple of 32).
  xtr_proc_jtag_config_mtc_seFall2seRise: ''
  xtr_proc_jtag_config_mtc_seFall2seRise.arg: Number of cycles after SE Fall to SE rise (Capture)
  xtr_proc_jtag_config_mtc_seRise2shiftClkEn: ''
  xtr_proc_jtag_config_mtc_seRise2shiftClkEn.arg: Number of cycles after rising of SE to enable shift_clk_en
  xtr_proc_jtag_config_mtc_se_pipes: ''
  xtr_proc_jtag_config_mtc_se_pipes.arg: Number of pipe stages on Scan Enable
  xtr_proc_jtag_config_mtc_shiftClkEnFall2seFall: ''
  xtr_proc_jtag_config_mtc_shiftClkEnFall2seFall.arg: Number of cycles after falling of Shift_clk_en to Scan Enable=0
  xtr_proc_jtag_config_mtc_shiftClkEn_pipes: ''
  xtr_proc_jtag_config_mtc_shiftClkEn_pipes.arg: Number of pipe stages on shift_clk_en
  xtr_proc_jtag_config_mtc_wPipes: ''
  xtr_proc_jtag_config_mtc_wPipes.arg: Number of pipe stages from IP to MTC
  xtr_proc_jtag_config_mtc_wr_fifo_wr_limit: ''
  xtr_proc_jtag_config_mtc_wr_fifo_wr_limit.arg: Number of entries that can be written into MTC Write FIFO (in case a stall occurs).
  xtr_scan_in: ''
  xtr_scan_in.arg: 24, 18, 12, 6
  xtr_target_ip_list: ''
  xtr_target_ip_list.arg: list of IPs for which ufi reset should be deasserted. List the IPs whose XTR codec you want to enable here.
  xtr_ufi_selftest: 0
acv_config_key: __TOP__
(INFO:ATE_105) procedure 'ate_load_testConfig' execute time is: 1 secs
(INFO:AFU_057) In label 'DRY_RUN_INITIALIZATION' dump signature 'V0_0'
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_535) Cycle 0, set TCK multiple to 1.
Checking if custom power overrides are present from dir /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/jtagtest 
Sourcing ../jtag//custom_power_override_define.tn file
INFO: Adding pins to tn_shell with args: -addInAsIo -useNewGndFilter -onlyAddBalledPins ...
(WARN:VEC_784) pin GND appears to be a ground, but isn't defined in the die.xml voltages section
(WARN:VEC_784) pin syspll_agnd appears to be a ground, but isn't defined in the die.xml voltages section
(INFO:VEC_630A) Removing IO's not connected to balls
(INFO:VEC_630B)     removing pin ->erot_vdd0p8
(INFO:VEC_630B)     removing pin ->GND
(INFO:VEC_630B)     removing pin ->syspll_agnd
INFO: Entering ATE_padctl_initialization at cycle 0
(INFO:ATE_123) UPM status is NA
(WARN:ATE_144) UPM_SPEC map is missing in ../jtag/ATE_padctl_rtl.yml.
INFO: ATE_padctl_initialization is skipped due to command line option
INFO: Leaving ATE_padctl_initialization at cycle 0
No FUSE defined for this project
(INFO:VEC_308) Cycle 0, Pin "nvjtag_sel", WFC changes '0' -> '1'.
INFO: Current clock mode is JTAG_BYPASS
	INFO: clock ap1_qspi_clk mode BYPASS is running with default setting
	Warning: clock xtal_clk_dft mode REF is running with default setting
INFO: -noAtePinMap option specified in cmdline, skip pin table reading...
WARNING: dc level config file does not exist or is empty
INFO: By default, flow will apply custom_IOCM_spec_rtl.tn.
(INFO:VEC_308) Cycle 0, Pin "TB_IOCM_select_None_en", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_clock_mon_error", WFC changes '0' -> 'L'.
(INFO:VEC_308) Cycle 0, Pin "TB_clock_mon_error", WFC changes 'L' -> 'X'.
(INFO:VEC_564) TB_enable_fsdb_dump set_pin_property excluded_from_signature 1
(INFO:VEC_564) TB_enable_evcd_dump set_pin_property excluded_from_signature 1
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_5", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_8", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_13", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_15", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_16", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_17", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_freq_18", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_tck_mult_0", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "TB_package_mid", WFC changes '0' -> '1'.
(INFO:VEC_308) Cycle 0, Pin "jtag_trst_", WFC changes '1' -> '0'.
(INFO:AFU_033) rename is used in namespace '::struct::tree' - rename ::struct::tree_tcl ::struct::tree.
(INFO:AFU_033) rename is used in namespace '::struct::tree' - rename ::struct::tree::prune_tcl ::struct::tree::prune.
INFO: use ftm clock 'ap1_qspi_clk' with period '2000' to set reference ftm base clock
FUSE INFO : Setting kfuse fuse_size to 192 32 
INFO: dbg find fuse_name 
(INFO:ATE_168) skip_ip_port_check tn arg: all
(INFO:ATE_168) ip_port_check_severity tn arg: ERROR
(INFO:ATE_168) skip all ip fixed port check
(INFO:ATE_168) skip_ip_clock_check: all
(INFO:ATE_168) skip all ip clock port check
INFO: FSDB Dump enabled
(INFO:VEC_308) Cycle 0, Pin "TB_enable_fsdb_dump", WFC changes '0' -> '1'.
INFO: found preamble procedure "::test_preamble_procedure", executing before reset_tap call...
globalize_user_custom_arg: Info: Analyse -verilog
globalize_user_custom_arg: Info: Analyse -rtl
globalize_user_custom_arg: Info: Analyse -tn_port
globalize_user_custom_arg: Info: Analyse -jtag_bypass
globalize_user_custom_arg: Info: Analyse -test
globalize_user_custom_arg: Info: Analyse -verilog
globalize_user_custom_arg: Info: Analyse -rtl
globalize_user_custom_arg: Info: Analyse -no_autosync_check
globalize_user_custom_arg: Info: Analyse -skip_ip_port_check
globalize_user_custom_arg: Info: Analyse -skip_ATE_padctl_init
globalize_user_custom_arg: Info: Analyse -low_1687_opt
globalize_user_custom_arg: Info: Analyse -dump_fsdb
globalize_user_custom_arg: Info: Analyse -fuse_valid_force
globalize_user_custom_arg: Info: Analyse -skip_ate_tree_label_check
globalize_user_custom_arg: Info: Analyse -no_auto_dry
globalize_user_custom_arg: Info: Analyse -max_tag_length
globalize_user_custom_arg: Info: Analyse -noAtePinMap
globalize_user_custom_arg: Info: Analyse -jtag_freq
12/19/2022 03:33:51==============@cycle 0 ENTER procedure: ::test_preamble_procedure==============
test_name is: jtagtest.j2h
subtest_name is: SYS
design_type is: rtl
design_scope is: FULLCHIP
clock_mode is : jtag_bypass
sub_clock_mode is : 
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
sub_modes is: 
ATE_config = 
#######################INFO:PRINT MAP testConfig###########################
 ATE_FLOW_CONTROL (MAP)
	 ATE_PADCTL_YML - ../jtag/ATE_padctl_rtl.yml
 CLOCK_MODES (MAP)
	 TBD (VECTOR) - 
	 bypass (VECTOR) - BYPASS_MODE_SERDESCLOCK BYPASS_MODE_TESTCLOCK p0 serdes mbist ram_access_req STA_BYPASS_MODE_SERDESCLOCK STA_INTEST_SSNCLOCK
	 jtag_bypass (VECTOR) - jtag_mode
	 none (VECTOR) - BYPASS_MODE_SERDESCLOCK BYPASS_MODE_TESTCLOCK none GDDR5_5G GDDR5_4G SDDR4_1p4G SDDR4_1p6G
	 pll (VECTOR) - FTM_BYPASS_MODE_SERDESCLOCK FTM_BYPASS_MODE_TESTCLOCK FTM_BYPASS_MODE_TESTCLOCK_1X FTM_BYPASS_MODE_TESTCLOCK_2X TAM_EXTEST_FTM_SERDES nafll_Ftm ISM_CPM p0 ist BYPASS_MODE_ISTCLOCK pll_htol vco_spec_maxp vco_spec_minm p8 p5 HBM2E hbm100 hbm1600 hbm400 GDDR6_3p5G GDDR5_4G GDDR5_4p5G GDDR6_5G GDDR6_5p25G GDDR6_1G GDDR6_p5G GDDR6_5p5G GDDR6_6G GDDR6_6p5G GDDR6_7G GDDR6_8G GDDR6_9G SDDR4_p75G SDDR4_p81G GDDR6_2G GDDR6_p75G GDDR6_p405G GDDR6_2G GDDR6_2p25G FB_HTOL_60M FB_HTOL_40M FB_HTOL_p2G cml eng_1 eng_2 pexGen2 fbClk1333 pexGen3 pexGen4 pexGen5 fbClk1066 pexGen1 jtag_goodn dfd scandebug isd_mode ftm_clip stop_on_evnt check_clock_stop force_pmm_event cg_enable skip_padcal pcie_scan_debug ack_check tmds_225 tmds_162 tmds_342 lvds_135 lvds_162 dclk_297 dclk_162 dclk_270 dclk_diff_297 dclk_diff_162 dclk_diff_270 pclk_297 pclk_342 pclk_diff_297 pclk_diff_342 dclk_diff_297_lvds_135 sequential mbist slow nvlink_iobist nvlink_50g nvlink_28p125g nvlink_25p78125g nvlink_25g nvlink_32g nvlink_40g nvlink_pam4_53g nvlink_pam4_100g nvlink_8g nvlink_16g c2c_40g P0 ram_access_req ist_clk sppll_100 vpll_170 vpll_85 vpll_125 vpll_250 vpll_340 vpll_300 sppll_100 setup_tags setup_lfa custom_setup_reset custom_setup_clock custom_setup_chipctl setup_top_constraints
 CURRENT_TEST (MAP)
	 ATE_padctl_prerun - 0
	 CLOCK_CONFIG (MAP)
		 jtag_bypass (VECTOR) - 
		 pll (VECTOR) - p0
	 CURRENT_SUBTEST (MAP)
		 TESTAPI_PROPS (MAP)
			 dc_level_ctrl (MAP)
				 flag_strict_jtag_setting - 0
				 sel_dc_level_mode - flow_control
			 execution_ctrl (MAP)
				 ATE_padctl_init_behavior - flow_control
				 chiplet_flow_certified - 0
				 default_tck_multiple - 1
				 description - Please add description through test API property
				 dft_mode - 
				 global_eot_behavior - flow_control
				 global_init_behavior - skip_init
				 htol_pad_init_mode - htol
				 ieee_1149_compliance - none
				 ip_flow_certified - 0
				 nv_jtag_mode_certified - 0
				 pattern_auditor - 0
				 preamble_behavior - flow_control
				 primary_93kPort - 
				 subtest_eot_behavior - flow_control
				 subtest_init_behavior - flow_control
				 test_eot_behavior - flow_control
				 test_features - secSHA2 noUphyPD J2H
				 test_init_behavior - flow_control
				 test_type - 
				 tier - 2
			 test_mode_ctrl (MAP)
				 sel_test_mode - mode_UNSET
			 timing_ctrl (MAP)
				 sel_timing_block - 
		 TESTSCRIPT_DEFINED_ARGS (MAP)
			 ATE_config - 
			 IOCM - 
			 LB_config - 
			 LwATE_tot - 
			 ate_shell_debug - 
			 ate_shell_mode - 
			 check_FTC_config - 
			 check_vector_length - 
			 chiplet - 0
			 chiplet_name - 
			 clock_duty - 0.5
			 common_mode - 
			 compile_log - 
			 create_custom_port_pattern - 
			 custom_ioctl_mode - 
			 cycle_estimate - 
			 daemon_options - 
			 debug_level - 
			 debug_tag_config - 
			 default_tck_multiple - 01
			 dft_mode - 
			 dfttracker_config - 
			 direct_force_mode - USER_CONTROL
			 disable_vec_runlog - 0
			 dry_run_mode - 0
			 dump_FTC_config - 
			 dump_ate_pad_config - 0
			 dump_evcd - 0
			 dump_fsdb - 1
			 dump_hier_reg_fstate - 
			 dump_reg_fstate - 
			 dump_shift_dr_mask - 0
			 dump_stil_setup - 0
			 dump_stil_setup_filename - 
			 dump_used_test_config - 0
			 dump_verse_sequence - 
			 dvs - 0
			 enable_custom_tb - 0
			 enable_fail_log_gen - 0
			 end_label - 
			 err_limit - 10000
			 fail_log_config - 
			 fault_sim - 0
			 flat - 0
			 gen_clock_monitor_report - 
			 gen_debug_pattern - 0
			 gen_parallel_load_vec - 0
			 init_only - 0
			 invoke_ATE - 
			 io_intf - 
			 ip_port_check_severity - ERROR
			 jtag_bypass - 1
			 jtag_freq - 500
			 list_clocks - 0
			 loose_func_level - 1
			 max_tag_length - 5000
			 min_repeat_cnt - 
			 noAtePinMap - 1
			 no_auto_dry - 1
			 no_autosync_check - 1
			 no_compact_stil - 0
			 no_dclevel - 0
			 no_dotting - 0
			 no_init - 0
			 nvjtag - 0
			 pack_log_name - 
			 parallel_load - user_control
			 phaseId - 0
			 pkg - 
			 pli_timeout - 86400
			 pll - 0
			 prog_pwrdwn_htol - 0
			 recordFailedTags - 
			 recordSocket - 
			 remove_vec_tag - 0
			 report_cycle_estimate - 0
			 rtl - 1
			 run_shmoo - 
			 save_and_continue - 0
			 save_and_stop - 0
			 save_sim_image - 
			 save_vcs - 
			 shell - 
			 single_controller_per_shift - 0
			 skip_ATE_padctl_init - 1
			 skip_USS - 0
			 skip_acv_calculation - 0
			 skip_ate_tree_label_check - 1
			 skip_ateshell_pin_check - 0
			 skip_branch_release_check - 0
			 skip_clk_monitor_checker - 0
			 skip_ip_clock_check - all
			 skip_ip_port_check - all
			 spec_info - 
			 spec_name - 
			 spf_always_display_signals - 
			 spf_enable_loop - 0
			 spf_macro_name - test_setup
			 spf_mask_signals - 
			 spf_output_compares - 0
			 split_uhcdps - 1
			 start_label - 
			 stil_trial - 0
			 stub_mode - 
			 sub_clock_mode - 
			 sub_mode - 
			 test - SYS
			 test_type - 
			 timing_constraints - 
			 tn_port - /tmp/atesim_rupingx_1671449563_7016
			 use_custom_clock_def - 
			 use_local_family_atelib - 0
			 use_local_std_atelib - 0
			 use_tester_timing - 0
			 v93k - 0
			 vcs_log - 
			 vec - 0
			 vec_file - 
			 vec_type - Agilent
			 verbose - 0
			 verilog - 1
			 x_factor - 1
			 x_mode_padding_cycle - 
		 name - SYS
		 occ_mode - 0
		 sub_modes - 
	 INIT_SEQUENCES (MAP)
		 DEFAULT (VECTOR) - main_init ::ATE::AteFlowUtils::verse_exec
	 PACKAGES (VECTOR) - {jtag_tasks 1.1} {j2h 5.0} {jtagtest_tasks 2.0} {AteCustomUtils 1.0} {AteChipctlUtils 1.0}
	 clock_mode - jtag_bypass
	 design_scope - FULLCHIP
	 design_type - rtl
	 die_obj - (Die*)0x2567f20
	 dry_run_mode - 0
	 fuse_name - 
	 name - jtagtest.j2h
	 nv_jtag_mode - 0
	 package_obj - (Package*)0x24ee360
	 purpose - verilog
	 relative_path (MAP)
		 ate2jtag - jtag/
		 jtag2ate - ../
		 test2jtag - ../jtag/
	 resume_mode - 0
	 save_vcs - 0
	 save_vcs_file - 
	 selected_ate_config - 
	 selected_package - package_mid
	 vec_type - Agilent
	 vector_file - j2h_SYS_rtl_jtag_bypass
 CUSTOM_IOCTL_MODE (MAP)
	 ATE_FUNC (MAP)
		 DC_LEVEL (VECTOR) - {Config MAP} {Config MAP}
		 PAD_PROGRAM (VECTOR) - {Config MAP} {Config MAP}
	 FB_HTOL (MAP)
		 DC_LEVEL (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
		 PAD_PROGRAM (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
	 FB_VM1P2 (MAP)
		 DC_LEVEL (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
		 PAD_PROGRAM (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
	 FB_VM1P5 (MAP)
		 DC_LEVEL (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
		 PAD_PROGRAM (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
	 FB_VM1P35 (MAP)
		 DC_LEVEL (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
		 PAD_PROGRAM (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP}
 DEFAULT_IOCTL_MODES (MAP)
	 DEFAULT (MAP)
		 ATE_BOUNDARY (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP}
		 ATE_FUNC (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP}
		 ATE_HTOL (VECTOR) - {Config MAP}
		 ATE_PWRDWN (VECTOR) - {Config MAP}
		 ATE_TM (VECTOR) - {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP} {Config MAP}
 EOT_SEQUENCES (MAP)
	 TBD (VECTOR) - 
	 bypass - 
	 jtag_bypass - 
	 none - 
	 pll - 
 FlowReserved (MAP)
	 dummy_pin_table_mode - 0
 INIT_SEQUENCES (MAP)
	 TBD (VECTOR) - 
	 bypass (VECTOR) - ::ATE::AteFlowUtils::exec_all_ip_init_wrapper setup_lfa main_init
	 jtag_bypass (VECTOR) - ::ATE::AteFlowUtils::exec_all_ip_init_wrapper
	 none - 
	 pll (VECTOR) - ::ATE::AteFlowUtils::exec_all_ip_init_wrapper setup_lfa main_init
 MISS_UPM_PADS (VECTOR) - BDGPIOLTL_AFCT6M21L_VD121812NC SBD_TXRX_AMBR90M21L GPHY_TX_CMBR90M21L180P70B BDGPIOLTLOD_AFCT6M21L_VD121812NC GPHY_RX_CMBR90M21L180P70B HBM_U6_IOX128_A HBM_U6_TEST_A UPHYDS_PLL1DS6_H5MBM21L180P70B SCB_C2C_U1_AR90 HBM_U6_IOX64_A PLL40G_HBM_APESD_A1M21LT6 UPHYDS_PLL1DS12_JMBR90M21L180P70B PLL32G_C2C_APESD_A1R90M21LT6 BIRSTHD_AFCT6M21L_VD121812 NBSDMEM_TRIM_IFCR90T6M21L BIRST_AFCT6M21L_VD121812 OSCI27_CFCT6M21L_VD121212 UPHYDS_PLL1DS24_JMBR90M21L180P70B
 PATH_REPL_TABLE (VECTOR) - /home/nvtools/engr/2022/12/18_04_06_03 <NVDEV> /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01_ate_api <TN_NVDEV_ATE_API>
 SIM_ENV (MAP)
	 VCS (MAP)
		 DENALI - /home/tools/cadence/vipcat_3psi_11.30-s044-24-10-2016/tools.lnx86/denali_64bit
		 GCC_PATH - /home/utils/gcc-9.3.0-binutils-2.33.1
		 IES_HOME - /home/tools/cadence/INCISIV12.20.009
		 KDB - 1
		 ROCKETSIM_HOME - /home/tools/rocketick/rocketsim-1.2.6.026.n.017
		 VCS_HOME - /home/tools/vcs/2022.06-SP1
		 VERDI_HOME - /home/tools/debussy/verdi3_2022.06-SP1
 SPEC_ARG (MAP)
	 ml_strap (MAP)
		 DBVALUE - 56'h4c0002
		 PORTLIST (VECTOR) - a b c d e f g h
		 STRAPDBPORT (VECTOR) - {Gpio[12]} {Gpio[1]} {Gpio[0]}
		 STRAPPIN (VECTOR) - {strap[3]} {strap[2]} rom_sclk {strap[1]} Rom_so {strap[0]} {strap[4]} Rom_si
	 tmds (MAP)
		 ref_sor0 - DP_LVDS_DUAL_2PLL_BFC170P89B
		 ref_sor1 - DP_SINGLE_D3FCR90170P89B
		 ref_sor2 - DP_SINGLE_D3FCR90170P89B
		 ref_sor3 - DP_DUAL_2PLL_BFC200P116B
 USER_CUSTOM_ARGS (MAP)
	 1500_reset - 0
	 ATERM - 
	 ATERM.arg - specify the different termination value for different usb iobist patterns
	 ATPG_FTM_CM0 - 0
	 ATPG_FTM_CM1 - 0
	 ATPG_FTM_CM2 - 0
	 BKV - 0
	 BShValue - 
	 BShValue.arg - Barrelshift value for fbiobist tests in strobe mode
	 DUT_sense - 
	 DUT_sense.arg - if set "DUT_sense  1", will program DUT sense programming
	 EMU_mode - 
	 EMU_mode.arg - To change programming of mbist for emulation setup
	 FCV_sim_only_ftm - 
	 FCV_sim_only_ftm.arg - 1 dummy programming for FCV sim only
	 FCV_sim_only_mbist - 
	 FCV_sim_only_mbist.arg - 1 dummy programming for FCV mbist sim only
	 FCV_sim_only_sa - 
	 FCV_sim_only_sa.arg - 1 dummy programming for FCV sim only
	 HS_CUR_LVL - 
	 HS_CUR_LVL.arg - specify the different current value for different usb iobist patterns
	 Jtag2AxiEn - 0
	 ObsBusDebug - 0
	 RPD_CFG - 
	 RPD_CFG.arg - specify the different RPD_CFG for usb2 tests.
	 RPD_CTRL - 
	 RPD_CTRL.arg - specify the different pull down value for different usb iobist patterns
	 RPU_CFG - 
	 RPU_CFG.arg - specify the different RPU_CFG for usb2 tests
	 SQUELCH - 
	 SQUELCH.arg - specify the SQUELCH for usb2 pads
	 SerdesSelfTest_Init - 0
	 TESTMUXA - 
	 TESTMUXA.arg - Argument to select output voltage(pllA) on the VCM pin of the dp_dual pad
	 TESTMUXB - 
	 TESTMUXB.arg - Argument to select output voltage(pllB) on the VCM pin of the dp_dual pad
	 VDD_internal - 
	 VDD_internal.arg - For POD verification purporse
	 VT_sim_runtime_opt_only - 0
	 ac_char_split - 
	 ac_char_split.arg - fb ac char support
	 adc_coarse_gain - 
	 adc_coarse_gain.arg - used to specify coarse gain value of NAFLL ADC.
	 adc_coarse_offset - 
	 adc_coarse_offset.arg - used to specify coarse offset value of NAFLL ADC.
	 adc_coarse_vcm - 
	 adc_coarse_vcm.arg - used to specify coarse vcm value of ISENSE ADC.
	 adc_cvdd_sense - 
	 adc_cvdd_sense.arg - used to specify cvdd_sense value of NAFLL/ISENSE ADCs.
	 adc_dout - 
	 adc_dout.arg - used to specify dout data of NAFLL ADC.
	 adc_gain - 
	 adc_gain.arg - used to specify gain value of NAFLL ADC.
	 adc_gain_error - 
	 adc_gain_error.arg - used to specify gain error value of NAFLL/ISENSE ADCs.
	 adc_lsb_sel - 
	 adc_lsb_sel.arg - used to specify lsb_sel value of NAFLL ADC.
	 adc_nvdd - 
	 adc_nvdd.arg - used to specify input voltage of NAFLL ADC.
	 adc_offset - 
	 adc_offset.arg - used to specify offset value of NAFLL ADC.
	 adc_vcm - 
	 adc_vcm.arg - used to specify vcm value of ISENSE ADC
	 adc_vcm_cal - 
	 adc_vcm_cal.arg - used to specify vcm_cal value of ISENSE ADC.
	 adc_vcm_error - 
	 adc_vcm_error.arg - used to specify vcm error value of ISENSE ADC.
	 adc_vinm_pi - 
	 adc_vinm_pi.arg - used to specify VINM value of ISENSE ADC.
	 adc_vinp_int_error - 
	 adc_vinp_int_error.arg - used to specify vinp_int value of ISENSE ADC.
	 adc_vinp_pi - 
	 adc_vinp_pi.arg - used to specify VINP value of ISENSE ADC.
	 adc_vref_int - 
	 adc_vref_int.arg - used to specify vref_int value of NAFLL_ADC/ISENSE ADCs.
	 add_init_fbio_pwr_on - 0
	 ai_dbgRun - 
	 ai_dbgRun.arg - apply debug run of analog and ism tests. Waive some critical errors for temporary.
	 ai_regexp - 
	 ai_regexp.arg - regular expression used to control which components should be targeted easily for ANALOG/ISM tests.
	 align_cmd - 
	 align_cmd.arg - used in fbiobist
	 align_data - 
	 align_data.arg - used in fbiobist
	 all_clk - 0
	 all_fbp_rpg_enable - 0
	 all_fll - 0
	 all_gpc_rpg_enable - 0
	 all_pll - 0
	 all_scan_debug_chain - 0
	 all_top_fs - 
	 all_top_fs.arg - 1 to program all top_fs bits to 1 (fs clamps and redundant ports). 0 to not program any TOP_FS bits. 2 to program only FS clamp bits to 1
	 all_tpc_rpg_enable - 0
	 assertion_off - 0
	 bist_tag_debug - 0
	 bypass_cdc_macro - 0
	 bypass_display_plls - 0
	 cap_stagger - 0
	 capture_buf_1 - 0
	 capture_count - 
	 capture_count.arg - capture counter value in internal se mode
	 cdc_prgm - 0
	 cell_type - 
	 cell_type.arg - ISM_MINI ROSC_COMP VNSENSE TSOSC ROSC_BIN_METAL ROSC_BIN ALL BIN_COMP_BIN_METAL
	 change_periodic_eq_time_to_100us - 0
	 channel - 
	 channel.arg - channel for fb hbm iobist tests
	 channel_list - 
	 channel_list.arg - channel selection for fbiobist tests
	 check_procedure - 
	 check_procedure.arg - this argument is used to check procedure when "check_procedure==1"
	 chipletId_iobist - 
	 chipletId_iobist.arg - This is the cluster id which needs to be provided for which chiplet you want to run the test
	 chiplet_id_bit - 
	 chiplet_id_bit.arg - chiplet id bit need to set 1
	 chiplet_inst - 
	 chiplet_inst.arg - with this option , ruuse will call ip proc by chiplet_inst
	 chiplet_string - 
	 chiplet_string.arg - chiplet names
	 clk_force - 0
	 clk_mux_verif - 0
	 clk_pbuf - 
	 clk_pbuf.arg - override pattern for rdqs lanes
	 clock_bypass_tests_use_fixed_freq - 0
	 clock_div - 
	 clock_div.arg - clock division parameter for iobist/iochar clock type tests
	 comp_char - 
	 comp_char.arg - comp pad calibration for FB
	 concurrent - 0
	 cpm_corelation - 
	 cpm_corelation.arg - Selected between Zero MAX MIN for ISM_CPM ISM_CPM_FAIL_PATH_FREQ
	 cporft - 
	 cporft.arg - select CP or FT pattern for HBM IOBIST
	 cr_security - 0
	 cr_unlock - 0
	 ctsroot_cov - 
	 ctsroot_cov.arg - 1 to enable the toggle of the tmc2clk_ctsroot_disable_clk_gating to enhance the coverage
	 data_type - 
	 data_type.arg - select data or command for fb iobist
	 dbg_bus_chiplet_name - 
	 dbg_bus_chiplet_name.arg - chiplet name for which ist debug bus need to enable
	 dbg_bus_group - 
	 dbg_bus_group.arg - which group of the dbg bus need to observe
	 dc_test - 
	 dc_test.arg - select specific dc test for fb interface
	 debug_port_prog - 
	 debug_port_prog.arg - enable ftm_debug_port programming
	 debug_port_program - 0
	 debug_tag - 0
	 dft_switch_force_release - 0
	 dft_switch_force_value - 
	 dft_switch_force_value.arg - 0 or 1 or x or z the desired value to force onto the DFT switch force-release list (default x).
	 disable_bscan_sample_hold - 
	 disable_bscan_sample_hold.arg - 1 to disable bscan and sample hold programming. default is to enable
	 disable_chiplet_list - 
	 disable_chiplet_list.arg - 
	 disable_dieobj - 0
	 disable_fan_pwm - 
	 disable_fan_pwm.arg - 1 to disable fan pwm through minitmc programming
	 disable_gate_priv_signals - 0
	 disable_gpc_all_lsclamps - 0
	 disable_lpc_glpc - 
	 disable_lpc_glpc.arg - 1 to disable lpc/glpc setting
	 disable_pll - 
	 disable_pll.arg - list the plls name you want to disable, it will override what we have for enable_pll
	 disable_rr_group - 0
	 disable_skip_repair_load - 0
	 disp_pat_type - 
	 disp_pat_type.arg - sim or ate
	 display_manual_override - 0
	 display_pads_parallel_iobist_programming - 0
	 dp_cmode - 0
	 dram_edge_mode - 0
	 draw_acv_metrics - 0
	 dump_fbp - 0
	 dump_testConfig_yml - 
	 dump_testConfig_yml.arg - dump acv clock config data to specified file in yml format, and exit
	 dump_top - 0
	 dvfs_mode - 
	 dvfs_mode.arg - define gpcpll dvfs test mode
	 edge_mode - 
	 edge_mode.arg - user define edge_mode that will be run
	 emission - 0
	 en_bc - 0
	 en_dft_pgclamp - 0
	 en_func_lsclamp - 0
	 en_gpc_all_lsclamps - 0
	 en_lsclamp - 0
	 en_pgclamp - 0
	 en_ram_assist - 0
	 en_sleep_en_pgclamp - 0
	 en_sram_pgclamp - 0
	 enable_all_scandebug_chain - 0
	 enable_atpg_EOT - 0
	 enable_bscan_sample_hold - 
	 enable_bscan_sample_hold.arg - 1 to enable sample hold of A and EN for all IOs in Padlets
	 enable_cal_master - 0
	 enable_check_ftm_engine_func_clock - 0
	 enable_chiplet_list - 
	 enable_chiplet_list.arg - list the chiplet(instance) name you don't want to bypass
	 enable_ddll_training - 0
	 enable_debug_bus_all - 
	 enable_debug_bus_all.arg - 1 to enable debug bus GPIO
	 enable_debug_bus_obs - 
	 enable_debug_bus_obs.arg - enable debug bus for MATHS
	 enable_debug_bus_pin_list - 
	 enable_debug_bus_pin_list.arg - pin list of specific Gpio pads for debug bus
	 enable_debug_bus_selection - 
	 enable_debug_bus_selection.arg - 1 to enable debug bus MUX
	 enable_debug_bus_thru_bcell - 
	 enable_debug_bus_thru_bcell.arg - 1 to enable debug bus through Boundary Scan Cell
	 enable_dp - 0
	 enable_fll - 
	 enable_fll.arg - list the flls name you want to enable
	 enable_g0_0_all_lsclamps - 0
	 enable_g0_0_dft_lsclamps - 0
	 enable_g0_1_all_lsclamps - 0
	 enable_g0_1_dft_lsclamps - 0
	 enable_g0_2_all_lsclamps - 0
	 enable_g0_2_dft_lsclamps - 0
	 enable_g0_3_all_lsclamps - 0
	 enable_g0_3_dft_lsclamps - 0
	 enable_g0_4_all_lsclamps - 0
	 enable_g0_4_dft_lsclamps - 0
	 enable_g0_5_all_lsclamps - 0
	 enable_g0_5_dft_lsclamps - 0
	 enable_g0_6_all_lsclamps - 0
	 enable_g0_6_dft_lsclamps - 0
	 enable_g0_7_all_lsclamps - 0
	 enable_g0_7_dft_lsclamps - 0
	 enable_gate_priv_signals - 0
	 enable_glitch_check - 0
	 enable_gpc_func_lsclamps - 0
	 enable_gphy - 0
	 enable_ip - 
	 enable_ip.arg - list the ip which you want to check in XTR
	 enable_maths_scope - 0
	 enable_nafll - 0
	 enable_nmeas_during_ftm - 0
	 enable_nvhs_cluster_body - 0
	 enable_nvl_uphy - 0
	 enable_obs_clk_ftm - 
	 enable_obs_clk_ftm.arg - 1 to observe clock at port level.
	 enable_obs_fast_step_wide_en - 
	 enable_obs_fast_step_wide_en.arg - 1 to observe fast_step_wide_en.
	 enable_obs_scan_en_ftm - 
	 enable_obs_scan_en_ftm.arg - 1 to enable the scan observation on pad in FTM mode
	 enable_obs_scan_en_sa - 
	 enable_obs_scan_en_sa.arg - 1 to enable the scan observation on pad in SA mode
	 enable_onehot - 0
	 enable_pex_cluster_body - 0
	 enable_pex_uphy - 0
	 enable_pll - 
	 enable_pll.arg - list the plls name you want to enable
	 enable_pll_force - 
	 enable_pll_force.arg - used for pll force
	 enable_sample_hold_flush_seq - 
	 enable_sample_hold_flush_seq.arg - 1 to enable the workaround sample & hold flush feature
	 enable_sample_hold_or_bscan - 
	 enable_sample_hold_or_bscan.arg - 1 to enable sample hold feature. default is bscan
	 enable_scan_debug - 
	 enable_scan_debug.arg - list of scan debug chain
	 enable_scandebug_chain - 0
	 enable_scandebug_chain_list - 
	 enable_scandebug_chain_list.arg - list of scan debug chain
	 enable_second_fuse_load - 0
	 enable_t0_level_uphy - 0
	 enable_uphy_internal_scope - 0
	 enable_usb_uphy - 0
	 eom_kill_retrain - 
	 eom_kill_retrain.arg - args to kill retrain enable in eom sequence.
	 eom_waittime - 
	 eom_waittime.arg - args to add waittime from command line in us.Min 1 jtag cycle.If arg is null, it assumes 200us
	 ext - 
	 ext.arg - setting for fbiobist externalloopback tests
	 extra_disable_event_list - 
	 extra_disable_event_list.arg - define fro extra_disable_event_list
	 fabric_mode_value - 
	 fabric_mode_value.arg - fabric mode value to generate patterns
	 fast_sim_mode - 0
	 fb_chiplet - 
	 fb_chiplet.arg - for running chiplet specific instances
	 fb_hbm - 
	 fb_hbm.arg - fb_hbm iobist specific custom arguments
	 fom_mode - 
	 fom_mode.arg - args to program different fom_modes ARG should be in the below format. STRING.fom_mode.nblks.nerrs
	 force_dp - 0
	 force_fuse_idle - 0
	 force_nvl_uphy - 0
	 force_pex_uphy - 0
	 force_pll - 0
	 force_uphy - 0
	 force_usb_uphy - 0
	 freerunning_serdes_clock - 0
	 fs_en - 
	 fs_en.arg - Floor sweep enable for fbiobist
	 fs_rpg_enable - 0
	 fs_top_up - 
	 fs_top_up.arg - fs top up argument
	 fs_top_up_init - 0
	 ftm_dummy_cycle - 
	 ftm_dummy_cycle.arg - number of anticipated ATPG pattern cycles between scan_en negedge to the first testclk capture pulse edge. Default 10
	 ftm_mode - 
	 ftm_mode.arg - Default dynamic_ftm. Choose from dynamic_ftm, hybrid_occ, occ
	 ftm_phase_length_override - 
	 ftm_phase_length_override.arg - specify pairs of <chiplet_inst>.<field> <value>
	 ftm_phase_override - 
	 ftm_phase_override.arg - specify pairs of <chiplet_inst>.<field> <value>
	 ftm_sequential - 0
	 ftm_stagger_us - 
	 ftm_stagger_us.arg - FTM staggering time between each gpc in microseconds
	 full_chip - 0
	 fuse_reset - 0
	 fuse_valid_force - 1
	 gen2_wide_mode - 0
	 gen_mode - 
	 gen_mode.arg - PCIE clock run in different gen modes you specify , default run gen3
	 gpc_fs_sku - 
	 gpc_fs_sku.arg - enable GPC FS sku. Should be used for only TAM.
	 gpc_stagger_yaml - 
	 gpc_stagger_yaml.arg - YAML for broadcast GPC partition stagger config
	 gr_rpg_enable - 0
	 half_fbp_reverse_rpg_enable - 0
	 half_fbp_rpg_enable - 0
	 half_gpc_rpg_enable - 0
	 half_link_pm - 0
	 half_tpc_rpg_enable - 0
	 hbm_channel - 
	 hbm_channel.arg - channel for fb hbm iobist tests
	 hbm_mode - 
	 hbm_mode.arg - MATHS ATE to select HBM2E or HBM3
	 host_reset - 0
	 host_reset_1500 - 0
	 hostclk_div2 - 0
	 htol_vauxc_1p05 - 
	 htol_vauxc_1p05.arg - htol vauxc setting for fb
	 hybrid_SFM - 
	 hybrid_SFM.arg - 1 trimbcast programming for single flop mode gate sims
	 ignore_vco_spec - 
	 ignore_vco_spec.arg - list of PLL instance names where you want ACV to dynamically extend PLL min/max limits as necessary from their frequency targets.
	 imem_file - 
	 imem_file.arg - To provide package file for imem loading
	 init_body_split - 
	 init_body_split.arg - init body split for htol
	 instance - 
	 instance.arg - used in fbiobist tests
	 instance_list - 
	 instance_list.arg - instance setting for fbiobist tests
	 interp_sweep - 0
	 involve_intertest_seq - 0
	 io_program_mode_sel - 
	 io_program_mode_sel.arg - used for scan io prgm select
	 iobist_fsim - 0
	 iobist_lanewise - 
	 iobist_lanewise.arg - Provide info on lanewise patterns for iobist
	 iobist_user_args - 
	 iobist_user_args.arg - to use user args for mbist
	 iodfx_over_maths - 0
	 ip_list - 
	 ip_list.arg - list of IPs to be programmed
	 isense_for_tu117 - 
	 isense_for_tu117.arg - switch from tu117/tu117 for isense adc.
	 ism_analog_ip_level - 
	 ism_analog_ip_level.arg - flag to tell it is verified in IP level for ISM and analog tests.
	 ism_analog_output_gen - 
	 ism_analog_output_gen.arg - switch used to specify if generate output files or not for ISM/ANALOG tests.
	 ism_parallel_load - 
	 ism_parallel_load.arg - used to specify if simulation run with parallel load feature.
	 ist_lbist_1chain - 0
	 ist_lbist_6chain - 0
	 ist_mode - 0
	 jtag2xve_reset_override - 0
	 jtag_broadcast_client_iobist - 
	 jtag_broadcast_client_iobist.arg - To set broadcast mode or not
	 jtag_goodn - 0
	 keep_byp - 0
	 l2_rpg_enable - 0
	 lane - 
	 lane.arg - trim selection for fbiobist tests
	 lane_list - 
	 lane_list.arg - trim selection for fbiobist tests
	 leakage_pin - 
	 leakage_pin.arg - enables a specific pin per brick for leakage measurements
	 link_scan_mode - 
	 link_scan_mode.arg - tell link scan mode
	 loadadj_dp - 
	 loadadj_dp.arg - program LOADADJ values
	 local_TP - 
	 local_TP.arg - Parsing local test plan for ISM/ANALOG tests.
	 local_ftm_mode - 
	 local_ftm_mode.arg - if 1,use local_ftm
	 low_1687_opt - 1
	 lpc_prog_disable - 0
	 mask_drv_amp_electrical_parametrs - 0
	 mask_electrical_parametrs - 0
	 math_j2h - 0
	 maths_ate_skip_upm - 0
	 maths_init - 0
	 maths_scope_domain - 
	 maths_scope_domain.arg - this is to tell which clock domain for maths clock scope. usually not needed as MAS could change the selection by TAG, but in case MAS was not working, and is only for debug
	 maths_specific_reset_init - 0
	 maths_specific_ssn_init - 0
	 mbist_flat_mode - 
	 mbist_flat_mode.arg - By default 0 for rtl verif, 1 for flat-verif and production images
	 mbist_un_init - 0
	 mbist_user_args - 
	 mbist_user_args.arg - to use user args for mbist
	 monitor - 0
	 ms_rppg_enable - 0
	 ms_rppg_only_enable - 0
	 nafll - 0
	 nafll_as_clk_src - 0
	 nv_jtag_mode - 0
	 nvl_link - 
	 nvl_link.arg - nvlink instance to be enabled
	 nvl_rx_clk_select - 
	 nvl_rx_clk_select.arg - select rx clk source valid options are l0_rx, l3_rx and lx_tx
	 nvlink_fast_phy - 
	 nvlink_fast_phy.arg - arg to use fast phy handshakes for speedup of simulation.
	 nvlink_invert_data - 
	 nvlink_invert_data.arg - arg to invert the tx data as inverted by external loopback on loadboard.
	 nvlink_refsel - 
	 nvlink_refsel.arg - arg to choose refclk freq for nvlink
	 nvlink_setting - 
	 nvlink_setting.arg - arg to choose nvlink programmibng setting for different patterns No value means default setting.
	 nvlink_sm - 
	 nvlink_sm.arg - arg to choose statemachine OR jtagsequence for nvlink
	 nvlink_use_j2h - 
	 nvlink_use_j2h.arg - arg to use j2h instead of j2pri in nvlink.
	 nvlink_vref - 
	 nvlink_vref.arg - arg to choose clock /analog voltage for nvlink/pex pads.
	 obs_scan_en_ip - 
	 obs_scan_en_ip.arg - choose the IP that we want to obs its internal scan_en
	 off_pex_assert - 0
	 offset_nafll - 0
	 onehot_mode - 
	 onehot_mode.arg - user define onehot_mode that will be run
	 open_loop_for_nafll - 0
	 override_dump_disable - 0
	 overrige_pll_freq - 
	 overrige_pll_freq.arg - override the pll freq by cmd
	 pa_inst - 
	 pa_inst.arg - used in fbiobist
	 pad_inst_regexp_list - 
	 pad_inst_regexp_list.arg - list of all pad instance regexp for including for a given module during padcatl verif test
	 padcal_vref - 0
	 patbuf_data - 
	 patbuf_data.arg - patbuf_data is used for fbiobist if not in prbs mode
	 patternBuf - 
	 patternBuf.arg - specify the patternBuf data, replicate the data the number of times patternBuffer width. Use only in binary.
	 pattern_gen - 
	 pattern_gen.arg - if set "pattern_gen = 1", will generate STIL pattern
	 pbuf1 - 
	 pbuf1.arg - used in fbiobist
	 pbuf2 - 
	 pbuf2.arg - used in fbiobist
	 pex_chiplet_name - 
	 pex_chiplet_name.arg - chiplet_name where pex exists
	 pex_clk_trim_jtag - 
	 pex_clk_trim_jtag.arg - Enables pex clock trimmer programming through jtag
	 pex_config_type - 
	 pex_config_type.arg - Configuring pex electrical parameterseither jtag or j2h
	 pex_debug_jtag_force - 
	 pex_debug_jtag_force.arg - Adds debug jtag_forces
	 pex_eom - 
	 pex_eom.arg - enable eom RX patterns for EYE height/width readings
	 pex_link - 
	 pex_link.arg - pex instance to be enabled
	 pex_ltssm_lpbk_wait_time_ms - 
	 pex_ltssm_lpbk_wait_time_ms.arg - Wait cycles needed to reach pex ltssm lpbk state
	 pex_num_lanes - 
	 pex_num_lanes.arg - number of lanes in pex_iobist
	 pex_pad_electrical - 
	 pex_pad_electrical.arg - Enables pex pad electrical settings programing through jtag
	 pex_pad_electrical_j2h - 
	 pex_pad_electrical_j2h.arg - Enables pex pad electrical settings programing through jtag
	 pex_pat_type - 
	 pex_pat_type.arg - pattern generation for either ate or sim
	 pex_pbuf_data - 
	 pex_pbuf_data.arg - pass pbuf data to be loaded into pattern buffer
	 pex_read_back_reg - 
	 pex_read_back_reg.arg - Read back pex cfg registers
	 pex_read_back_stat_reg - 0
	 pex_secm - 
	 pex_secm.arg - enable TX SE-CM single ended common mode bypass patterns
	 pinmux_mode - 
	 pinmux_mode.arg - select the pin mux mode
	 pll_target_override - 
	 pll_target_override.arg - for ACV
	 pod_Down_TH - 
	 pod_Down_TH.arg - For POD verification purporse
	 pod_FF_GATE_Vmin - 
	 pod_FF_GATE_Vmin.arg - For POD verification purporse
	 pod_GATE_Vmin - 
	 pod_GATE_Vmin.arg - For POD verification purporse
	 pod_Up_TH - 
	 pod_Up_TH.arg - For POD verification purporse
	 pod_VDD_internal - 
	 pod_VDD_internal.arg - For POD verification purporse
	 pre_set_gpc_power_status - 0
	 preload_image - 0
	 priv_ring_constraint - 0
	 program_agc - 
	 program_agc.arg - args to enable agc programming in pex/nvhs.
	 program_fabric_mode - 0
	 protocol_bist_ip - 
	 protocol_bist_ip.arg - 1 to enable Protocol bist IP controller test
	 protocol_bist_link - 
	 protocol_bist_link.arg - 1 to enable Protocol bist Scanlink test
	 protocol_bist_top - 
	 protocol_bist_top.arg - 1 to enable Protocol bist top controller test
	 pullu_pulld - 
	 pullu_pulld.arg - To enable pull up and pull dn for GPIO char
	 qeye_enable - 0
	 qpop_depth - 
	 qpop_depth.arg - fb iobist qpop depth
	 read_debug_regs - 
	 read_debug_regs.arg - args to enable reset programming.
	 reduced_partition_segments - 
	 reduced_partition_segments.arg - 1 if number of segment is less than 6
	 refmpll_mode - 0
	 remove_power_pin - 0
	 rep_chnl - 
	 rep_chnl.arg - used in fbiobist
	 reset_1500 - 0
	 reset_from_sf - 
	 reset_from_sf.arg - reset_from_sf
	 reset_override_for_x - 0
	 resync_fstate - 
	 resync_fstate.arg - fstate yml file for the resync_serdes procedure
	 resync_serdes - 0
	 ribist_compile1_skip - 0
	 ribist_compile3_skip - 0
	 rpbuf - 
	 rpbuf.arg - used in fbiobist
	 rsf_fstate - 
	 rsf_fstate.arg - rsf_fstate
	 run_chiplet - 
	 run_chiplet.arg - args to choose which chiplet to run
	 rx_sel - 
	 rx_sel.arg - fb_hbm iobist specific custom arguments
	 rx_term_mode_1 - 
	 rx_term_mode_1.arg - args to select 50_ohm or 100_ohm in rx_termination.
	 sa_standalone_clk_config - 0
	 sbchar_purpose - 
	 sbchar_purpose.arg - specify the purpose genvec or verilog of jtag override.
	 scalejtag - 
	 scalejtag.arg - use this for using modifying set_tck_multiple. Implemented
	 scan_freq - 
	 scan_freq.arg - FTM scan frequency (90.1 MHz default in simulation), used to calculate phase and phase_length fields
	 se_assert - 
	 se_assert.arg - SE assert counter value in internal se mode
	 se_deassert - 
	 se_deassert.arg - SE deassert counter value in internal se mode
	 secm_register_update - 
	 secm_register_update.arg - args to enable tx_rate_ctrl register prorgamming.
	 secondary_die_init - 0
	 self_extra - 0
	 serdes_div_ratio - 
	 serdes_div_ratio.arg - choose serdes divider value
	 serdes_div_ratio_GPD_F0 - 
	 serdes_div_ratio_GPD_F0.arg - choose serdes divider value
	 serdes_div_ratio_GPD_G0 - 
	 serdes_div_ratio_GPD_G0.arg - choose serdes divider value
	 serdes_div_ratio_GPD_M0 - 
	 serdes_div_ratio_GPD_M0.arg - choose serdes divider value
	 serdes_div_ratio_GPD_N0 - 
	 serdes_div_ratio_GPD_N0.arg - choose serdes divider value
	 serdes_div_ratio_GPD_S0 - 
	 serdes_div_ratio_GPD_S0.arg - choose serdes divider value
	 serdes_div_ratio_GPD_X0 - 
	 serdes_div_ratio_GPD_X0.arg - choose serdes divider value
	 serdes_stagger - 0
	 shut_drampll - 0
	 shut_testclk - 0
	 sim_with_upm - 
	 sim_with_upm.arg - For ISM, specify to run simulation with those settings defined in UPM file.
	 simple_test - 
	 simple_test.arg - if add "-simple_test 1", we will just test several SEL values for
	 skip_atpg_part - 0
	 skip_bypass_cdc_macro - 0
	 skip_custom_post_reset - 0
	 skip_custom_release_reset - 0
	 skip_custom_setup_chipctl - 0
	 skip_custom_setup_clock - 0
	 skip_custom_setup_pad - 0
	 skip_custom_setup_pll_postreset - 0
	 skip_custom_setup_pll_prereset - 0
	 skip_custom_setup_postclock - 0
	 skip_custom_setup_preclock - 0
	 skip_custom_setup_reset - 0
	 skip_custom_setup_sdiv14 - 0
	 skip_div_reset - 0
	 skip_fuse_reset_override - 0
	 skip_hbm_cluster - 0
	 skip_init_chip_clock - 0
	 skip_init_fbio_pwr_on - 0
	 skip_io_program - 0
	 skip_ism_analog_module_file - 
	 skip_ism_analog_module_file.arg - turn off importing ISM/ANALOG cell module file.
	 skip_jtag_clk_async_rst_ovr - 0
	 skip_mbb_cluster - 0
	 skip_mbist_body - 
	 skip_mbist_body.arg - 0 run mbist body
	 skip_nvhs_cluster - 0
	 skip_overall_init - 0
	 skip_pad_control_disab - 0
	 skip_padcal - 0
	 skip_pex - 0
	 skip_pex_cluster - 0
	 skip_pex_proc - 0
	 skip_prgm_com - 0
	 skip_scan_en_obs - 0
	 skip_second_reset_assertion - 0
	 skip_setup_lfa - 0
	 skip_setup_top_constraints - 0
	 skip_static_fuse_wait - 0
	 skip_stub - 0
	 skip_ufi_program - 0
	 skip_unlock_jtag - 0
	 skip_uphy_fsm_force - 0
	 special_unlock_stub - 0
	 stagger_enable - 
	 stagger_enable.arg - 1 to enable clock staggering
	 stagger_yaml - 
	 stagger_yaml.arg - YAML for partition stagger config
	 status_link_width - 
	 status_link_width.arg - 1,2,4,8
	 strapValue - 
	 strapValue.arg - strapValue setting for jtagtest boundary test. If bsdl file define strap0=1, set strapValue=1, otherwise set strapValue=0
	 subtest_mbist - 
	 subtest_mbist.arg - mbist test to be run for MATHS ATE
	 syncptr - 
	 syncptr.arg - SYNC_PTR value for fbiobist tests
	 tag_iochar_en - 0
	 tag_on_all_regs - 0
	 tam_forceflow - 0
	 tam_ip_broadcast_fast_scanin_default_pipes - 
	 tam_ip_broadcast_fast_scanin_default_pipes.arg - Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
	 tam_ip_broadcast_fast_scanin_pipes - 
	 tam_ip_broadcast_fast_scanin_pipes.arg - Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
	 tam_ip_from_tam_top_fast_scanout_pipes - 
	 tam_ip_from_tam_top_fast_scanout_pipes.arg - Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
	 tam_ip_tam_top_fast_scanin_pipes - 
	 tam_ip_tam_top_fast_scanin_pipes.arg - Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
	 tam_ip_tam_top_fast_scanout_pipes - 
	 tam_ip_tam_top_fast_scanout_pipes.arg - Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
	 tam_ip_to_tam_top_fast_scanin_pipes - 
	 tam_ip_to_tam_top_fast_scanin_pipes.arg - Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
	 tam_link_fast_scanin_pipes - 
	 tam_link_fast_scanin_pipes.arg - Scan Link Fast Pipes added in RTL, and available in noscan netlist
	 tam_link_fast_scanout_pipes - 
	 tam_link_fast_scanout_pipes.arg - Scan Link Fast Pipes added in RTL, and available in noscan netlist
	 tam_maths_backbone - 0
	 target_region - 
	 target_region.arg - to use user args for mbist
	 test_trigger - 0
	 tmax_init - 0
	 top_reset_1500 - 0
	 trim - 
	 trim.arg - trim setting for fbiobist tests
	 trimmer_verify - 0
	 tsense - 0
	 tsense_avss - 
	 tsense_avss.arg - gen tsense_avss pattern
	 tsense_fuse - 
	 tsense_fuse.arg - gen tsense_post_cal pattern
	 turn_off_eq_waittime - 
	 turn_off_eq_waittime.arg - arg to turn off periodic equalization before running the eom test. Default value is 200us
	 tx_amp_val - 
	 tx_amp_val.arg - To parse TX_AMP value for display pads.
	 tx_pu_val - 
	 tx_pu_val.arg - To parse TX_PU value for display pads.
	 unbpyass_duplicate_gpc - 0
	 unique_chiplet - 0
	 uphy_1x_2x - 
	 uphy_1x_2x.arg - for uphy
	 uphy_clk - 
	 uphy_clk.arg - uphy debug clock on UPHY TERMP pi
	 uphy_clk_idle - 0
	 uphy_clk_sel_func - 0
	 uphy_drv_pre - 
	 uphy_drv_pre.arg - uphy's TX_DRV_PRE value
	 uphy_l4_list - 
	 uphy_l4_list.arg - UPHY l4 pad list
	 uphy_l8_list - 
	 uphy_l8_list.arg - UPHY l8 pad list
	 uphy_l16_byp_data_list - 
	 uphy_l16_byp_data_list.arg - bypass list for the uphy iochar
	 uphy_l16_list - 
	 uphy_l16_list.arg - UPHY l16 pad list
	 uphy_lane - 
	 uphy_lane.arg - for uphy internal clock scope
	 uphy_link - 
	 uphy_link.arg - uphy pad instance for vos/pmu read
	 uphy_no_power_down - 0
	 uphy_nvhs_lanes - 
	 uphy_nvhs_lanes.arg - UPHY lanes for NVHS
	 uphy_partition - 
	 uphy_partition.arg - for uphy internal clock scope
	 uphy_secm - 
	 uphy_secm.arg - enable TX SE-CM single ended common mode bypass patterns
	 uphy_sub_lane - 
	 uphy_sub_lane.arg - for uphy internal clock scope
	 use_imem_load_file - 
	 use_imem_load_file.arg - To take data and address info from package file. Otherwise by default aaaa is written on rams.
	 vaux - 
	 vaux.arg - VAUXC/P and VCLAMP settings for fbiobist tests
	 vddp - 
	 vddp.arg - VDDP setting for fbiobist tests
	 vdect_Down_TH - 
	 vdect_Down_TH.arg - For VDECT verification purporse
	 vdect_Up_TH - 
	 vdect_Up_TH.arg - For VDECT verification purporse
	 vdect_enable_vdd_change - 
	 vdect_enable_vdd_change.arg - For VDECT verification purpose
	 vend_id - 0
	 verify_pex_ovrd - 
	 verify_pex_ovrd.arg - verified pex pll/pad ctl vals for override
	 vidle_production_mode - 0
	 vref_sel - 
	 vref_sel.arg - used in fbiobist
	 wbr_injectX - 0
	 wr_align_list - 
	 wr_align_list.arg - enables wr align override during fb iobsit iochar tests
	 xtr_ip_broadcast_fast_scanin_default_pipes - 
	 xtr_ip_broadcast_fast_scanin_default_pipes.arg - Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
	 xtr_ip_broadcast_fast_scanin_pipes - 
	 xtr_ip_broadcast_fast_scanin_pipes.arg - Fast Pipes added by Scan Flow between IDU partition and CODEC partitions, plus one pipe available in TAM TOP
	 xtr_ip_control_slow_compensatory_default_pipes - 
	 xtr_ip_control_slow_compensatory_default_pipes.arg - Default slow compensatory pipes
	 xtr_ip_control_slow_compensatory_pipes - 
	 xtr_ip_control_slow_compensatory_pipes.arg - Controlled using XTR_TAM_CTL/UJ_XTRControl_IDUCtrlPipeSel0, XTR_TAM_CTL/UJ_XTRControl_IDUCtrlPipeSel1
	 xtr_ip_control_slow_default_pipes - 
	 xtr_ip_control_slow_default_pipes.arg - Slow Pipes added by Scan Flow between IDU partition and CODEC partitions
	 xtr_ip_control_slow_pipes - 
	 xtr_ip_control_slow_pipes.arg - Slow Pipes added by Scan Flow between IDU partition and CODEC partitions
	 xtr_ip_from_tam_top_fast_scanout_pipes - 
	 xtr_ip_from_tam_top_fast_scanout_pipes.arg - Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
	 xtr_ip_misr_slow_pipes - 
	 xtr_ip_misr_slow_pipes.arg - Slow Pipes added by Scan Flow between partition on misr_daisy_scan_out path
	 xtr_ip_tam_top_fast_scanin_pipes - 
	 xtr_ip_tam_top_fast_scanin_pipes.arg - Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
	 xtr_ip_tam_top_fast_scanout_pipes - 
	 xtr_ip_tam_top_fast_scanout_pipes.arg - Fast Pipes available in TAM_TOP modules and enabled on a need basis. 00-all bypassed, 01-only 1 pipe enabled, 10-only 2 pipes enabled, 11-only 3 pipes enabled
	 xtr_ip_to_tam_top_fast_scanin_pipes - 
	 xtr_ip_to_tam_top_fast_scanin_pipes.arg - Fast Pipes added by Scan Flow between Chiplet boundary and IDU partition
	 xtr_link_fast_scanin_pipes - 
	 xtr_link_fast_scanin_pipes.arg - Scan Link Fast Pipes added in RTL, and available in noscan netlist
	 xtr_link_fast_scanout_pipes - 
	 xtr_link_fast_scanout_pipes.arg - Scan Link Fast Pipes added in RTL, and available in noscan netlist
	 xtr_proc_jtag_config_mtc_div_offset - 
	 xtr_proc_jtag_config_mtc_div_offset.arg - Offset between proc_clk_en and data being sent from MTC.
	 xtr_proc_jtag_config_mtc_procClk_pipes - 
	 xtr_proc_jtag_config_mtc_procClk_pipes.arg - Number of pipe stages on proc_clk_en
	 xtr_proc_jtag_config_mtc_rPipes - 
	 xtr_proc_jtag_config_mtc_rPipes.arg - Number of pipe stages from MTC to IP
	 xtr_proc_jtag_config_mtc_scanin_dw - 
	 xtr_proc_jtag_config_mtc_scanin_dw.arg - Number of scanin double words (Rounded to the nearest multiple of 32).
	 xtr_proc_jtag_config_mtc_scanout_dw - 
	 xtr_proc_jtag_config_mtc_scanout_dw.arg - Number of scanout double words (Rounded to the nearest mutliple of 32).
	 xtr_proc_jtag_config_mtc_seFall2seRise - 
	 xtr_proc_jtag_config_mtc_seFall2seRise.arg - Number of cycles after SE Fall to SE rise (Capture)
	 xtr_proc_jtag_config_mtc_seRise2shiftClkEn - 
	 xtr_proc_jtag_config_mtc_seRise2shiftClkEn.arg - Number of cycles after rising of SE to enable shift_clk_en
	 xtr_proc_jtag_config_mtc_se_pipes - 
	 xtr_proc_jtag_config_mtc_se_pipes.arg - Number of pipe stages on Scan Enable
	 xtr_proc_jtag_config_mtc_shiftClkEnFall2seFall - 
	 xtr_proc_jtag_config_mtc_shiftClkEnFall2seFall.arg - Number of cycles after falling of Shift_clk_en to Scan Enable=0
	 xtr_proc_jtag_config_mtc_shiftClkEn_pipes - 
	 xtr_proc_jtag_config_mtc_shiftClkEn_pipes.arg - Number of pipe stages on shift_clk_en
	 xtr_proc_jtag_config_mtc_wPipes - 
	 xtr_proc_jtag_config_mtc_wPipes.arg - Number of pipe stages from IP to MTC
	 xtr_proc_jtag_config_mtc_wr_fifo_wr_limit - 
	 xtr_proc_jtag_config_mtc_wr_fifo_wr_limit.arg - Number of entries that can be written into MTC Write FIFO (in case a stall occurs).
	 xtr_scan_in - 
	 xtr_scan_in.arg - 24, 18, 12, 6
	 xtr_target_ip_list - 
	 xtr_target_ip_list.arg - list of IPs for which ufi reset should be deasserted. List the IPs whose XTR codec you want to enable here.
	 xtr_ufi_selftest - 0
 acv_config_key - __TOP__
#############################PRINT END####################################
INFO: Call API to set property for JET on i1687 design
test_name is: jtagtest.j2h
INFO: set_property i1687_astar_optimization_level Low (Suggested added in Bug 3544628 to avoid long dryrun time, detail usage in Bug 3505332)
INFO: Reset pins are : erot_reset_n jtag_trst_
NFO: Assert chip reset pin: erot_reset_n...
(INFO:VEC_308) Cycle 0, Pin "erot_reset_n", WFC changes '1' -> '0'.
NFO: Assert chip reset pin: jtag_trst_...
INFO : gh100 pkid is 593
INFO: force fuse sense done , so we won't need to wait for fuse loading
12/19/2022 03:33:51==============@cycle 0 ENTER procedure: ::ATE::AteChipctlUtils::get_power_pin_from_die==============
INFO: power pins {syspll_agnd syspll_avdd fuse_src vddp_misc1_int mram_vreg_ext vddp_ap0_int GND vddp_ap1_int vclamp_ap0_int vclamp_ap1_int mram_vddio erot_vdd0p8 vddp_misc0_int vddp_vrefro_int mram_test_ana1 mram_test_ana2 mram_test_ana3}
12/19/2022 03:33:51==============@cycle 0 LEAVE procedure: ::ATE::AteChipctlUtils::get_power_pin_from_die==============
INFO: The current run dir is : /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/jtagtest
INFO: The current chip_ctl.tn version is : //ate/sr01/a01/jtag/chip_ctl.tn#2 - /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/jtag/chip_ctl.tn
(INFO:VEC_308) Cycle 0, Pin "fuse_en", WFC changes '0' -> '1'.
API_INFO: Setting $ACTIVE_REG_LIST to following: total 0 registers
12/19/2022 03:33:52==============@cycle 0 LEAVE procedure: ::test_preamble_procedure==============
(INFO:VEC_548) begin of reset_tap
TB_IOCM_select_None_en
TB_IOCM_select_htol_en
TB_clock_byp_mon_active
TB_clock_glitch_mon_active
TB_clock_mon_active
TB_clock_mon_error
TB_clock_mon_heartBeat_active
TB_clock_mon_mode_0
TB_clock_mon_mode_1
TB_clock_mon_mode_2
TB_clock_pll_mon_active
TB_clock_scandebug_stage1
TB_clock_scandebug_stage2
TB_clock_scandebug_stage3
TB_enable_custom_tb
TB_enable_evcd_dump
TB_enable_fsdb_dump
TB_package_d
TB_package_mid
TB_save_vcs_session
TB_sd_partition_aware_enable
TB_sd_sim_final_chk
TB_tck_freq_0
TB_tck_freq_1
TB_tck_freq_10
TB_tck_freq_11
TB_tck_freq_12
TB_tck_freq_13
TB_tck_freq_14
TB_tck_freq_15
TB_tck_freq_16
TB_tck_freq_17
TB_tck_freq_18
TB_tck_freq_19
TB_tck_freq_2
TB_tck_freq_20
TB_tck_freq_3
TB_tck_freq_4
TB_tck_freq_5
TB_tck_freq_6
TB_tck_freq_7
TB_tck_freq_8
TB_tck_freq_9
TB_tck_mult_0
TB_tck_mult_1
TB_tck_mult_2
TB_tck_mult_3
TB_tck_mult_4
ap0_boot_ctrl_0_n_gp01
ap0_boot_ctrl_1_n_gp02
ap0_fw_intr_n_gp05
ap0_i3c_scl
ap0_i3c_sda
ap0_mux_ctrl_n_gp06
ap0_pgood_gp07
ap0_qspi_clk
ap0_qspi_cs0_n
ap0_qspi_cs1_n
ap0_qspi_erot_cs_n
ap0_qspi_io0
ap0_qspi_io1
ap0_qspi_io2
ap0_qspi_io3
ap0_reset_ind_n_gp09
ap0_reset_mon_n_gp10
ap0_reset_n_gp08
ap0_spi_pwr_kill_gp11
ap1_boot_ctrl_0_n_gp12
ap1_boot_ctrl_1_n_gp13
ap1_fw_intr_n_gp16
ap1_i3c_scl
ap1_i3c_sda
ap1_mux_ctrl_n_gp17
ap1_pgood_gp18
ap1_qspi_clk
ap1_qspi_cs0_n
ap1_qspi_cs1_n
ap1_qspi_erot_cs_n
ap1_qspi_io0
ap1_qspi_io1
ap1_qspi_io2
ap1_qspi_io3
ap1_reset_ind_n_gp20
ap1_reset_mon_n_gp21
ap1_reset_n_gp19
ap1_spi_pwr_kill_gp22
boot_qspi_clk
boot_qspi_cs_n
boot_qspi_io0
boot_qspi_io1
boot_qspi_io2
boot_qspi_io3
erot_error_n
erot_gnt_ap0_n_gp04
erot_gnt_ap1_n_gp15
erot_led_gp23
erot_oob_dspi_clk
erot_oob_dspi_cs_n
erot_oob_dspi_intr_n
erot_oob_dspi_io0
erot_oob_dspi_io1
erot_oob_i3c_scl
erot_oob_i3c_sda
erot_qspi0_clk
erot_qspi0_cs0_n
erot_qspi0_cs1_n
erot_qspi0_io0
erot_qspi0_io1
erot_qspi0_io2
erot_qspi0_io3
erot_qspi1_clk
erot_qspi1_cs0_n
erot_qspi1_cs1_n
erot_qspi1_io0
erot_qspi1_io1
erot_qspi1_io2
erot_qspi1_io3
erot_recovery_n
erot_req_ap0_n_gp03
erot_req_ap1_n_gp14
erot_reset_n
erot_vdd1p8_1
erot_vdd_good
fuse_en
fuse_src
jtag_tck
jtag_tdi
jtag_tdo
jtag_tms
jtag_trst_
misc_i2c_scl_gp24
misc_i2c_sda_gp25
mram_vddio
mram_vreg_ext
mram_wp_n
nvjtag_sel
obs0_gp26
obs1_gp27
tsense_vref_dbg
uart_rx
uart_tx
vclamp_ap0_int
vclamp_ap1_int
vddp_ap0_int
vddp_ap1_int
vddp_misc0_int
vddp_misc1_int
vddp_vrefro_int
xtal_clk_dft
<end_header>
(INFO:VEC_313) TN->PLI: force tb.ftm_mode 0 0 0
(INFO:VEC_313) TN->PLI: force tb.htol_mode 0 0 0
(INFO:VEC_313) TN->PLI: s3_ucli_cmd force tb.ftm_ref_clk 1, 0 1000ps -repeat 2000ps
(INFO:VEC_313) TN->PLI: force tb.TB_fuse_valid_force 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.syspll_agnd 0 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.syspll_avdd 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.fuse_src 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vddp_misc1_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.mram_vreg_ext 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vddp_ap0_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.GND 0 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vddp_ap1_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vclamp_ap0_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vclamp_ap1_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.mram_vddio 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.erot_vdd0p8 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vddp_misc0_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.vddp_vrefro_int 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.mram_test_ana1 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.mram_test_ana2 1 0 0
(INFO:VEC_313) TN->PLI: force tb.chip.mram_test_ana3 1 0 0
(INFO:VEC_590) Jtag 1149 compliance mode is on
    cycle 13  shift_ir 10 018
        shift_ir_binary 0000011000
(INFO:VEC_301) Cycle 18 ChainIndex=0 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 18 ChainIndex=0 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 19 ChainIndex=1 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 20 ChainIndex=2 Programming value 8'h05 --> 8'h06 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/TEST_MASTER_CTRL
    cycle 30  shift_dr 19 00000
        expected XXXXXXXXXXXXXXXXXXX
        shift_dr_binary 0000000000000000000
        shift_dr_mask U111111111111111111
(INFO:VEC_301) Cycle 33 ChainIndex=0 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/TEST_MASTER_CTRL"
(INFO:VEC_569A) Cycle 33 ChainIndex=0 Retaining value 1'h0 --> 1'h0 for field="host_sel"
(INFO:VEC_569A) Cycle 34 ChainIndex=1 Retaining value 1'h0 --> 1'h0 for field="mtc_sel"
(INFO:VEC_569A) Cycle 35 ChainIndex=2 Retaining value 1'h0 --> 1'h0 for field="host_active"
(INFO:VEC_569A) Cycle 36 ChainIndex=3 Retaining value 1'h0 --> 1'h0 for field="mtc_active"
(INFO:VEC_569A) Cycle 37 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="host_active_error"
(INFO:VEC_569A) Cycle 38 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="nvjtag_sel_soft_dis"
(INFO:VEC_569A) Cycle 39 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="clear_host_fuse_active_error"
(INFO:VEC_569A) Cycle 40 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="non_bypass_wsc_pipeline"
(INFO:VEC_569A) Cycle 41 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="force_nvjtag_tdo"
(INFO:VEC_569A) Cycle 42 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="jtag_req"
(INFO:VEC_569A) Cycle 43 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="ist_sel"
(INFO:VEC_569A) Cycle 44 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="isfi_sel"
(INFO:VEC_569A) Cycle 45 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="ist_active"
(INFO:VEC_569A) Cycle 46 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="isfi_active"
(INFO:VEC_569A) Cycle 47 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="ist_active_error"
(INFO:VEC_569A) Cycle 48 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="isfi_active_error"
(INFO:VEC_569A) Cycle 49 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="allow_insystem_mode"
(INFO:VEC_569A) Cycle 50 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="tap_ir_path_select"
(INFO:VEC_300A) Cycle 51 ChainIndex=18 Programming value 1'h1 --> 1'h0 for field="jtag_compliance_en"
(INFO:VEC_590) Jtag 1149 compliance mode is off
(INFO:VEC_549) end of reset_tap
INFO: test api force skip all init

INFO: executing Global INIT Sequence ...
(INFO:AFU_057) In label 'INIT_BEGIN' dump signature 'V0_24128'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:132.000ns test_cycle:66 tck_cycle:66
(INFO:VEC_378) Cycle Info: wait_cycles (start@54, end@119) = 66 cycles. Accumulated 66 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@120, end@120) = 1 cycles. Accumulated 67 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
(INFO:AFU_057) In label 'GLOBAL_INIT_END' dump signature 'V0_27537'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:238.000ns test_cycle:119 tck_cycle:119
(INFO:VEC_378) Cycle Info: wait_cycles (start@121, end@239) = 119 cycles. Accumulated 186 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@240, end@240) = 1 cycles. Accumulated 187 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.

INFO: executing Test INIT Sequence ...
(INFO:ATE_110) 12/19/2022 03:33:56 starting test specific init sequence 'main_init' @cycle 241
12/19/2022 03:33:56==============@cycle 241 ENTER procedure: ::main_init==============
12/19/2022 03:33:56==============@cycle 241 ENTER procedure: ::ATE::AteChipctlUtils::chipctl_main_init==============
test_name is: jtagtest.j2h
test_group is: jtagtest
sub_test_group is: j2h
clock_mode is : jtag_bypass
INFO: read /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/overall_init.yml
(INFO:VEC_352) VERSE: define_event: Got event "ANCHOR_event__pre_prgm_before_pll".
(INFO:VEC_352) VERSE: define_event: Got event "ANCHOR_event__post_prgm_after_all".
INFO: check reuse key for atelib, custom__fullchip_chipctl_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/custom/custom__fullchip_chipctl_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "fullchip_custom_event".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/custom/custom__fullchip_chipctl_setup.atelib".
INFO: check reuse key for atelib, custom__ip_chipctl_setup.atelib
INFO: not found reuse keyword, skip atelib: custom__ip_chipctl_setup.atelib
INFO: check reuse key for atelib, std__DFT_AO_REGS_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__DFT_AO_REGS_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "common_DFT_AO_REG_test_mode_clamp".
(INFO:VEC_352) VERSE: define_event: Got event "common_DFT_AO_REG_enableDFTmode_async".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__DFT_AO_REGS_setup.atelib".
INFO: event list,common_DFT_AO_REG_test_mode_clamp common_DFT_AO_REG_enableDFTmode_async
INFO: check reuse key for atelib, std__IST_DBG_CONFIG_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__IST_DBG_CONFIG_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "IST_DBG_CONFIG_setup".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__IST_DBG_CONFIG_setup.atelib".
INFO: event list,IST_DBG_CONFIG_setup
INFO: check reuse key for atelib, std__assert_chip_reset.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__assert_chip_reset.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "assert_reset".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__assert_chip_reset.atelib".
INFO: event list,assert_reset
INFO: check reuse key for atelib, std__bypass_cluster.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__bypass_cluster.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "bypass_cluster".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__bypass_cluster.atelib".
INFO: event list,bypass_cluster
INFO: check reuse key for atelib, std__clock_logic_common_override.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__clock_logic_common_override.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "clock_logic_common_override".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__clock_logic_common_override.atelib".
INFO: event list,clock_logic_common_override
INFO: check reuse key for atelib, std__clock_seq.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__clock_seq.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "Step_1_disable_clock_gating".
(INFO:VEC_352) VERSE: define_event: Got event "Step_2_cdc_reset_override".
(INFO:VEC_352) VERSE: define_event: Got event "Step_3_enable_ssn_bus_clk_by_jtag".
(INFO:VEC_352) VERSE: define_event: Got event "Step_4_bypass_divider_after_ftmsm".
(INFO:VEC_352) VERSE: define_event: Got event "Step_5_ssn_bus_clk_config".
(INFO:VEC_352) VERSE: define_event: Got event "Step_6_disable_ssn_bus_clk_by_jtag".
(INFO:VEC_352) VERSE: define_event: Got event "Step_7_clk_pccm_ctl_program".
(INFO:VEC_352) VERSE: define_event: Got event "Step_8_program_before_ftmsm".
(INFO:VEC_352) VERSE: define_event: Got event "Step_9_clk_ctl_program".
(INFO:VEC_352) VERSE: define_event: Got event "Step_10_program_hbmpll_clkout_mux2nd".
(INFO:VEC_352) VERSE: define_event: Got event "Step_11_program_ftm_sel_clk".
(INFO:VEC_352) VERSE: define_event: Got event "Step_12_release_xtr_part_reset".
(INFO:VEC_352) VERSE: define_event: Got event "Step_13_general_programming_for_lbist_test".
(INFO:VEC_352) VERSE: define_event: Got event "Step_14_assert_test_mode".
(INFO:VEC_352) VERSE: define_event: Got event "Step_15_xclk_ftm_ate_override".
(INFO:VEC_352) VERSE: define_event: Got event "Step_16_ftmsm_setting_for_mbist".
(INFO:VEC_352) VERSE: define_event: Got event "Step_17_switch_to_jtag_reg_clk_for_mbist".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__clock_seq.atelib".
INFO: event list,Step_1_disable_clock_gating Step_2_cdc_reset_override Step_3_enable_ssn_bus_clk_by_jtag Step_4_bypass_divider_after_ftmsm Step_5_ssn_bus_clk_config Step_6_disable_ssn_bus_clk_by_jtag Step_7_clk_pccm_ctl_program Step_8_program_before_ftmsm Step_9_clk_ctl_program Step_10_program_hbmpll_clkout_mux2nd Step_11_program_ftm_sel_clk Step_12_release_xtr_part_reset Step_13_general_programming_for_lbist_test Step_14_assert_test_mode Step_15_xclk_ftm_ate_override Step_16_ftmsm_setting_for_mbist Step_17_switch_to_jtag_reg_clk_for_mbist
INFO: check reuse key for atelib, std__clock_trimmer_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__clock_trimmer_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "bypass_clock_trimmer_1".
(INFO:VEC_352) VERSE: define_event: Got event "bypass_clock_trimmer_0".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__clock_trimmer_setup.atelib".
INFO: event list,bypass_clock_trimmer_1 bypass_clock_trimmer_0
INFO: check reuse key for atelib, std__common_ssn_init.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__common_ssn_init.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "ssn_common_init/Step_1_ssn_scan_clk_config".
(INFO:VEC_352) VERSE: define_event: Got event "ssn_common_init/Step_2_ssn_control_setup".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__common_ssn_init.atelib".
INFO: event list,Step_1_ssn_scan_clk_config Step_2_ssn_control_setup
INFO: check reuse key for atelib, std__deassert_chip_reset.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__deassert_chip_reset.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "deassert_reset".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__deassert_chip_reset.atelib".
INFO: event list,deassert_reset
INFO: check reuse key for atelib, std__dft_switch_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__dft_switch_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "dft_switch_setup/dft_switch_setup_Step1".
(INFO:VEC_352) VERSE: define_event: Got event "dft_switch_setup/dft_switch_setup_Step2".
(INFO:VEC_352) VERSE: define_event: Got event "dft_switch_setup/dft_switch_setup_Step3".
(INFO:VEC_352) VERSE: define_event: Got event "dft_switch_setup/dft_switch_setup_Step4".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__dft_switch_setup.atelib".
INFO: event list,dft_switch_setup_Step1 dft_switch_setup_Step2 dft_switch_setup_Step3 dft_switch_setup_Step4
INFO: check reuse key for atelib, std__disable_POD_SCPM.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__disable_POD_SCPM.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "disable_POD_SCPM".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__disable_POD_SCPM.atelib".
INFO: event list,disable_POD_SCPM
INFO: check reuse key for atelib, std__disable_clock_gating.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__disable_clock_gating.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "disable_clock_gating_ATPG_CTL".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__disable_clock_gating.atelib".
INFO: event list,disable_clock_gating_ATPG_CTL
INFO: check reuse key for atelib, std__dummy_ATE_padctl_initialization.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__dummy_ATE_padctl_initialization.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "ATE_padctl_initialization/ATE_padctl_initialization_dummy".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__dummy_ATE_padctl_initialization.atelib".
INFO: check reuse key for atelib, std__enable_cluster_body.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__enable_cluster_body.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "enable_cluster_body".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__enable_cluster_body.atelib".
INFO: check reuse key for atelib, std__force_release_dft_switch.atelib
INFO: check reuse key for atelib, std__fuse_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__fuse_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "fuse_wait".
(INFO:VEC_352) VERSE: define_event: Got event "check_fuse_valid".
(INFO:VEC_352) VERSE: define_event: Got event "fuse_reset_override_val".
(INFO:VEC_352) VERSE: define_event: Got event "fuse_reset_override_mask".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__fuse_setup.atelib".
INFO: event list,fuse_wait check_fuse_valid fuse_reset_override_val fuse_reset_override_mask
INFO: check reuse key for atelib, std__fuseless_fuse_jtag_override.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__fuseless_fuse_jtag_override.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "fuseless_fuse_jtag_override".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__fuseless_fuse_jtag_override.atelib".
INFO: event list,fuseless_fuse_jtag_override
INFO: check reuse key for atelib, std__gate_priv_signals.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__gate_priv_signals.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "gate_priv_signals".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__gate_priv_signals.atelib".
INFO: check reuse key for atelib, std__io_upm_custom_program.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__io_upm_custom_program.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "io_upm_custom_program".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__io_upm_custom_program.atelib".
INFO: event list,io_upm_custom_program
INFO: check reuse key for atelib, std__jtag_global_fuse_mask.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__jtag_global_fuse_mask.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "fuse_jtag_global_fuse_mask".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__jtag_global_fuse_mask.atelib".
INFO: event list,fuse_jtag_global_fuse_mask
INFO: check reuse key for atelib, std__math_ist_ssn_init.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__math_ist_ssn_init.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "Step_1_ssn_maths_ist_config".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__math_ist_ssn_init.atelib".
INFO: check reuse key for atelib, std__nonsecure_programming.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__nonsecure_programming.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "nonsecure_programming".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__nonsecure_programming.atelib".
INFO: event list,nonsecure_programming
INFO: check reuse key for atelib, std__nontestmaster_unlock_jtag.atelib
INFO: not found reuse keyword, skip atelib: std__nontestmaster_unlock_jtag.atelib
INFO: check reuse key for atelib, std__pad_control_disable.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__pad_control_disable.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "pad_control_disable".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__pad_control_disable.atelib".
INFO: event list,pad_control_disable
INFO: check reuse key for atelib, std__pin_based_ssn_init.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__pin_based_ssn_init.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "Step_1_ssn_pin_based_config".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__pin_based_ssn_init.atelib".
INFO: event list,Step_1_ssn_pin_based_config
INFO: check reuse key for atelib, std__progm_power_lsclamp.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__progm_power_lsclamp.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "progm_power_lsclamp/lsclamp_mask_programming_non_gpc".
(INFO:VEC_352) VERSE: define_event: Got event "progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__progm_power_lsclamp.atelib".
INFO: event list,lsclamp_mask_programming_non_gpc lsclamp_val_deassert_programming_non_gpc
INFO: check reuse key for atelib, std__progm_power_pgclamp.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__progm_power_pgclamp.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "progm_power_pgclamp/setup_sram_sleep_en_mask".
(INFO:VEC_352) VERSE: define_event: Got event "progm_power_pgclamp/lpc_mbist_programming".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__progm_power_pgclamp.atelib".
INFO: event list,setup_sram_sleep_en_mask lpc_mbist_programming
INFO: check reuse key for atelib, std__second_fuse_setup.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__second_fuse_setup.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "jtag_fuse_reset_override_mask_second".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__second_fuse_setup.atelib".
INFO: event list,jtag_fuse_reset_override_mask_second
INFO: check reuse key for atelib, std__set_group.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__set_group.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "maths_backbone_program/set_maths_backbone".
(INFO:VEC_352) VERSE: define_event: Got event "maths_backbone_program/set_backbone_group".
(INFO:VEC_352) VERSE: define_event: Got event "maths_backbone_program/bypass_maths_backbone".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__set_group.atelib".
INFO: check reuse key for atelib, std__set_pattern_block.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__set_pattern_block.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "maths_end_pattern_block".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__set_pattern_block.atelib".
INFO: check reuse key for atelib, std__toggle_gpu_func_reset_init.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__toggle_gpu_func_reset_init.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "assert_functional_reset_init".
(INFO:VEC_352) VERSE: define_event: Got event "deassert_functional_reset_init".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__toggle_gpu_func_reset_init.atelib".
INFO: event list,assert_functional_reset_init deassert_functional_reset_init
INFO: check reuse key for atelib, std__unlock_jtag.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__unlock_jtag.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "unlock_jtag".
(INFO:VEC_352) VERSE: define_event: Got event "check_unlock".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__unlock_jtag.atelib".
INFO: event list,unlock_jtag check_unlock
INFO: check reuse key for atelib, std__uphy_chain_program.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__uphy_chain_program.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "uphy_mgmt_clk_override".
(INFO:VEC_352) VERSE: define_event: Got event "uphy_reg_program".
(INFO:VEC_352) VERSE: define_event: Got event "override_uphy_upm_clamp_en".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/global_init/std__uphy_chain_program.atelib".
INFO: event list,uphy_mgmt_clk_override uphy_reg_program override_uphy_upm_clamp_en
INFO: Disable event Step_.*_ftmsm_setting_for_mbist
INFO: Disable event Step_.*_switch_to_jtag_reg_clk_for_mbist
INFO: set fullchip constraint
INFO: set_constraint assert_reset -> nonsecure_programming -> deassert_reset -> fuse_wait -> check_fuse_valid -> bypass_cluster -> unlock_jtag -> maths_backbone_program/.* -> progm_power_lsclamp/.* -> check_unlock -> gate_priv_signals -> fuseless_fuse_jtag_override -> fuse_jtag_global_fuse_mask -> disable_POD_SCPM -> fuse_reset_override_val -> fuse_reset_override_mask -> progm_power_pgclamp/.* -> assert_functional_reset_init -> IST_DBG_CONFIG_setup -> clock_logic_common_override -> pad_control_disable -> ATE_padctl_initialization/.* -> io_upm_custom_program -> Step_.*_disable_clock_gating -> disable_clock_gating_ATPG_CTL -> bypass_clock_trimmer_1 -> Step_.*_cdc_reset_override -> bypass_clock_trimmer_0 -> common_DFT_AO_REG_test_mode_clamp -> common_DFT_AO_REG_enableDFTmode_async
INFO: set_constraint bypass_clock_trimmer_0 -> deassert_functional_reset_init -> jtag_fuse_reset_override_mask_second -> dft_switch_setup/dft_switch_setup_Step2
INFO: set_constraint uphy_mgmt_clk_override -> uphy_reg_program -> override_uphy_upm_clamp_en -> deassert_functional_reset_init
INFO: set_constraint deassert_functional_reset_init -> Step_.*_enable_ssn_bus_clk_by_jtag
INFO: set_constraint ssn_common_init/.* -> Step_1_ssn_pin_based_config -> Step_1_ssn_maths_ist_config -> enable_cluster_body -> maths_end_pattern_block
INFO: set_constraint dft_switch_setup/dft_switch_setup_Step1 -> deassert_functional_reset_init -> dft_switch_setup/dft_switch_setup_Step2
INFO: set _BEFORE_OTHERS_ assert_reset
(INFO:VEC_499) VERSE: define_group: Group "_BEFORE_OTHERS_" is defined.
INFO: set _BEFORE_OTHERS_ assert_functional_reset_init
INFO: set _BEFORE_OTHERS_ Step_.*_disable_clock_gating
INFO: set _BEFORE_OTHERS_ Step_.*_cdc_reset_override
INFO: set _BEFORE_OTHERS_ nonsecure_programming
INFO: set _BEFORE_OTHERS_ gate_priv_signals
INFO: set _BEFORE_OTHERS_ deassert_reset
INFO: set _BEFORE_OTHERS_ fuse_wait
INFO: set _BEFORE_OTHERS_ check_fuse_valid
INFO: set _BEFORE_OTHERS_ unlock_jtag
INFO: set _BEFORE_OTHERS_ check_unlock
INFO: set _BEFORE_OTHERS_ fuseless_fuse_jtag_override
INFO: set _BEFORE_OTHERS_ fuse_jtag_global_fuse_mask
INFO: set _BEFORE_OTHERS_ fuse_reset_override_val
INFO: set _BEFORE_OTHERS_ fuse_reset_override_mask
INFO: set _BEFORE_OTHERS_ clock_logic_common_override
INFO: set _BEFORE_OTHERS_ bypass_clock_trimmer_1
INFO: set _BEFORE_OTHERS_ bypass_clock_trimmer_0
INFO: set _BEFORE_OTHERS_ disable_clock_gating_ATPG_CTL
INFO: set _BEFORE_OTHERS_ common_DFT_AO_REG_test_mode_clamp
INFO: set _BEFORE_OTHERS_ common_DFT_AO_REG_enableDFTmode_async
INFO: set _BEFORE_OTHERS_ IST_DBG_CONFIG_setup
INFO: set _BEFORE_OTHERS_ bypass_cluster
INFO: set _BEFORE_OTHERS_ progm_power_lsclamp/.*
INFO: set _BEFORE_OTHERS_ disable_POD_SCPM
INFO: set _BEFORE_OTHERS_ progm_power_pgclamp/.*
INFO: set _BEFORE_OTHERS_ io_upm_custom_program
INFO: set _BEFORE_OTHERS_ pad_control_disable
INFO: set _BEFORE_OTHERS_ ATE_padctl_initialization/.*
INFO: set _BEFORE_OTHERS_ maths_backbone_program/.*
INFO: set _AFTER_OTHERS_ ssn_common_init/.*
(INFO:VEC_499) VERSE: define_group: Group "_AFTER_OTHERS_" is defined.
INFO: set _AFTER_OTHERS_ Step_1_ssn_pin_based_config
INFO: set _AFTER_OTHERS_ Step_1_ssn_maths_ist_config
INFO: set _AFTER_OTHERS_ maths_end_pattern_block
INFO: set _AFTER_OTHERS_ enable_cluster_body
INFO: read /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/jtagtest/jtagtest__init.yml
subtest_name is: SYS
clock_mode is : jtag_bypass
sub_clock_mode is : 
ATE_config is 
sub_modes is: 
INFO: check key: testgroup
INFO: check key: subtestgroup
INFO: skip key: j2h
INFO: check key: clockmode
INFO: skip key: jtag_bypass
INFO: check key: subtest
INFO: check reuse key for atelib, init_pmc_enable.atelib
(INFO:VEC_351) VERSE: parse_library: Reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/jtagtest/init_pmc_enable.atelib"...
(INFO:VEC_352) VERSE: define_event: Got event "init_pmc_enable".
(INFO:VEC_351A) VERSE: parse_library: Finish reading ATElib file "/home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/../../sr01_ate_api/nvtools/tnlib/ATE/atelib/jtagtest/init_pmc_enable.atelib".
INFO: set _AFTER_OTHERS_ init_pmc_enable
INFO: check key: submode
INFO: skip key: 
INFO: check key: subclockmode
INFO: skip key: 
12/19/2022 03:33:56==============@cycle 241 LEAVE procedure: ::ATE::AteChipctlUtils::chipctl_main_init==============
(INFO:ATE_105) procedure '::main_init' execute time is: 1 secs
(INFO:ATE_110) 12/19/2022 03:33:56 starting test specific init sequence '::ATE::AteFlowUtils::verse_exec' @cycle 241
disableEventEnd in set_disable_event_count_index: 3
(INFO:ATE_105) -cycle_estimate is not set
(INFO:AFU_061) Start_of_VERSE_EXEC_1111111111
(INFO:AFU_071) VERSE group '_AFTER_OTHERS_' has member 'ssn_common_init/Step_1_ssn_scan_clk_config ssn_common_init/Step_2_ssn_control_setup Step_1_ssn_pin_based_config Step_1_ssn_maths_ist_config maths_end_pattern_block enable_cluster_body init_pmc_enable'
(INFO:AFU_061) Property 'constraint' of group '_AFTER_OTHERS_' is ''
(INFO:AFU_061) Property 'soft_constraint' of group '_AFTER_OTHERS_' is ''
(INFO:AFU_071) VERSE group '_BEFORE_OTHERS_' has member 'assert_reset assert_functional_reset_init Step_1_disable_clock_gating Step_2_cdc_reset_override nonsecure_programming gate_priv_signals deassert_reset fuse_wait check_fuse_valid unlock_jtag check_unlock fuseless_fuse_jtag_override fuse_jtag_global_fuse_mask fuse_reset_override_val fuse_reset_override_mask clock_logic_common_override bypass_clock_trimmer_1 bypass_clock_trimmer_0 disable_clock_gating_ATPG_CTL common_DFT_AO_REG_test_mode_clamp common_DFT_AO_REG_enableDFTmode_async IST_DBG_CONFIG_setup bypass_cluster progm_power_lsclamp/lsclamp_mask_programming_non_gpc progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc disable_POD_SCPM progm_power_pgclamp/lpc_mbist_programming progm_power_pgclamp/setup_sram_sleep_en_mask io_upm_custom_program pad_control_disable ATE_padctl_initialization/ATE_padctl_initialization_dummy maths_backbone_program/bypass_maths_backbone maths_backbone_program/set_backbone_group maths_backbone_program/set_maths_backbone'
(INFO:AFU_061) Property 'constraint' of group '_BEFORE_OTHERS_' is ''
(INFO:AFU_061) Property 'soft_constraint' of group '_BEFORE_OTHERS_' is ''
(INFO:AFU_061) Property 'enable' of event 'ANCHOR_event__post_prgm_after_all' is '1'
(INFO:AFU_061) Property 'is_active' of event 'ANCHOR_event__post_prgm_after_all' is '1'
(INFO:AFU_061) Property 'wait' of event 'ANCHOR_event__post_prgm_after_all' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'ANCHOR_event__post_prgm_after_all' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'constraint' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'modes' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'support_modes' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'default_modes' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'sequential' of event 'ANCHOR_event__post_prgm_after_all' is '0'
(INFO:AFU_061) Property 'program_args' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'break_point' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'top_replica' of event 'ANCHOR_event__post_prgm_after_all' is ''
(INFO:AFU_061) Property 'enable' of event 'ANCHOR_event__pre_prgm_before_pll' is '1'
(INFO:AFU_061) Property 'is_active' of event 'ANCHOR_event__pre_prgm_before_pll' is '1'
(INFO:AFU_061) Property 'wait' of event 'ANCHOR_event__pre_prgm_before_pll' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'ANCHOR_event__pre_prgm_before_pll' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'constraint' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'modes' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'support_modes' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'default_modes' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'sequential' of event 'ANCHOR_event__pre_prgm_before_pll' is '0'
(INFO:AFU_061) Property 'program_args' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'break_point' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'top_replica' of event 'ANCHOR_event__pre_prgm_before_pll' is ''
(INFO:AFU_061) Property 'enable' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is '1'
(INFO:AFU_061) Property 'is_active' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is '1'
(INFO:AFU_061) Property 'wait' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'constraint' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is '{pad_control_disable -> ATE_padctl_initialization/ATE_padctl_initialization_dummy} {ATE_padctl_initialization/ATE_padctl_initialization_dummy -> io_upm_custom_program}'
(INFO:AFU_061) Property 'modes' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'support_modes' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'default_modes' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'sequential' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is '0'
(INFO:AFU_061) Property 'program_args' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'break_point' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'top_replica' of event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' is ''
(INFO:AFU_061) Property 'enable' of event 'IST_DBG_CONFIG_setup' is '1'
(INFO:AFU_061) Property 'is_active' of event 'IST_DBG_CONFIG_setup' is '1'
(INFO:AFU_061) Property 'wait' of event 'IST_DBG_CONFIG_setup' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'IST_DBG_CONFIG_setup' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'constraint' of event 'IST_DBG_CONFIG_setup' is '{assert_functional_reset_init -> IST_DBG_CONFIG_setup} {IST_DBG_CONFIG_setup -> clock_logic_common_override}'
(INFO:AFU_061) Property 'modes' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'support_modes' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'default_modes' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'sequential' of event 'IST_DBG_CONFIG_setup' is '0'
(INFO:AFU_061) Property 'program_args' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'break_point' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'top_replica' of event 'IST_DBG_CONFIG_setup' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_10_program_hbmpll_clkout_mux2nd' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_10_program_hbmpll_clkout_mux2nd' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_10_program_hbmpll_clkout_mux2nd' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_10_program_hbmpll_clkout_mux2nd' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_10_program_hbmpll_clkout_mux2nd' is '{Step_9_clk_ctl_program -> Step_10_program_hbmpll_clkout_mux2nd} {Step_10_program_hbmpll_clkout_mux2nd -> Step_11_program_ftm_sel_clk}'
(INFO:AFU_061) Property 'modes' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_10_program_hbmpll_clkout_mux2nd' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_10_program_hbmpll_clkout_mux2nd' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_11_program_ftm_sel_clk' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_11_program_ftm_sel_clk' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_11_program_ftm_sel_clk' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_11_program_ftm_sel_clk' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_11_program_ftm_sel_clk' is '{Step_10_program_hbmpll_clkout_mux2nd -> Step_11_program_ftm_sel_clk} {Step_11_program_ftm_sel_clk -> Step_12_release_xtr_part_reset}'
(INFO:AFU_061) Property 'modes' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_11_program_ftm_sel_clk' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_11_program_ftm_sel_clk' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_12_release_xtr_part_reset' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_12_release_xtr_part_reset' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_12_release_xtr_part_reset' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_12_release_xtr_part_reset' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_12_release_xtr_part_reset' is '{Step_11_program_ftm_sel_clk -> Step_12_release_xtr_part_reset} {Step_12_release_xtr_part_reset -> Step_13_general_programming_for_lbist_test}'
(INFO:AFU_061) Property 'modes' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_12_release_xtr_part_reset' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_12_release_xtr_part_reset' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_13_general_programming_for_lbist_test' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_13_general_programming_for_lbist_test' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_13_general_programming_for_lbist_test' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_13_general_programming_for_lbist_test' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_13_general_programming_for_lbist_test' is '{Step_12_release_xtr_part_reset -> Step_13_general_programming_for_lbist_test} {Step_13_general_programming_for_lbist_test -> Step_14_assert_test_mode}'
(INFO:AFU_061) Property 'modes' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_13_general_programming_for_lbist_test' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_13_general_programming_for_lbist_test' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_14_assert_test_mode' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_14_assert_test_mode' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_14_assert_test_mode' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_14_assert_test_mode' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_14_assert_test_mode' is '{Step_13_general_programming_for_lbist_test -> Step_14_assert_test_mode} {Step_14_assert_test_mode -> Step_15_xclk_ftm_ate_override}'
(INFO:AFU_061) Property 'modes' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_14_assert_test_mode' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_14_assert_test_mode' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_15_xclk_ftm_ate_override' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_15_xclk_ftm_ate_override' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_15_xclk_ftm_ate_override' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_15_xclk_ftm_ate_override' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_15_xclk_ftm_ate_override' is '{Step_14_assert_test_mode -> Step_15_xclk_ftm_ate_override} {Step_15_xclk_ftm_ate_override -> Step_16_ftmsm_setting_for_mbist}'
(INFO:AFU_061) Property 'modes' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_15_xclk_ftm_ate_override' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_15_xclk_ftm_ate_override' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_16_ftmsm_setting_for_mbist' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_16_ftmsm_setting_for_mbist' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_16_ftmsm_setting_for_mbist' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_16_ftmsm_setting_for_mbist' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_16_ftmsm_setting_for_mbist' is '{Step_15_xclk_ftm_ate_override -> Step_16_ftmsm_setting_for_mbist} {Step_16_ftmsm_setting_for_mbist -> Step_17_switch_to_jtag_reg_clk_for_mbist}'
(INFO:AFU_061) Property 'modes' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_16_ftmsm_setting_for_mbist' is '1'
(INFO:AFU_061) Property 'program_args' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_16_ftmsm_setting_for_mbist' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is '0'
(INFO:AFU_061) Property 'is_active' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is '0'
(INFO:AFU_061) Property 'wait' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is '{Step_16_ftmsm_setting_for_mbist -> Step_17_switch_to_jtag_reg_clk_for_mbist}'
(INFO:AFU_061) Property 'modes' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is '1'
(INFO:AFU_061) Property 'program_args' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_17_switch_to_jtag_reg_clk_for_mbist' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_1_disable_clock_gating' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_1_disable_clock_gating' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_1_disable_clock_gating' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_1_disable_clock_gating' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_1_disable_clock_gating' is '{Step_1_disable_clock_gating -> Step_2_cdc_reset_override} {io_upm_custom_program -> Step_1_disable_clock_gating} {Step_1_disable_clock_gating -> disable_clock_gating_ATPG_CTL}'
(INFO:AFU_061) Property 'modes' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_1_disable_clock_gating' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_1_disable_clock_gating' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_1_ssn_maths_ist_config' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_1_ssn_maths_ist_config' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_1_ssn_maths_ist_config' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'Step_1_ssn_maths_ist_config' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_1_ssn_maths_ist_config' is '{Step_1_ssn_pin_based_config -> Step_1_ssn_maths_ist_config} {Step_1_ssn_maths_ist_config -> enable_cluster_body}'
(INFO:AFU_061) Property 'modes' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_1_ssn_maths_ist_config' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_1_ssn_maths_ist_config' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_1_ssn_pin_based_config' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_1_ssn_pin_based_config' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_1_ssn_pin_based_config' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'Step_1_ssn_pin_based_config' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_1_ssn_pin_based_config' is '{ssn_common_init/Step_1_ssn_scan_clk_config -> Step_1_ssn_pin_based_config} {ssn_common_init/Step_2_ssn_control_setup -> Step_1_ssn_pin_based_config} {Step_1_ssn_pin_based_config -> Step_1_ssn_maths_ist_config}'
(INFO:AFU_061) Property 'modes' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_1_ssn_pin_based_config' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_1_ssn_pin_based_config' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_2_cdc_reset_override' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_2_cdc_reset_override' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_2_cdc_reset_override' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_2_cdc_reset_override' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_2_cdc_reset_override' is '{Step_1_disable_clock_gating -> Step_2_cdc_reset_override} {Step_2_cdc_reset_override -> Step_3_enable_ssn_bus_clk_by_jtag} {bypass_clock_trimmer_1 -> Step_2_cdc_reset_override} {Step_2_cdc_reset_override -> bypass_clock_trimmer_0}'
(INFO:AFU_061) Property 'modes' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_2_cdc_reset_override' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_2_cdc_reset_override' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is '{Step_2_cdc_reset_override -> Step_3_enable_ssn_bus_clk_by_jtag} {Step_3_enable_ssn_bus_clk_by_jtag -> Step_4_bypass_divider_after_ftmsm} {deassert_functional_reset_init -> Step_3_enable_ssn_bus_clk_by_jtag}'
(INFO:AFU_061) Property 'modes' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is '1'
(INFO:AFU_061) Property 'program_args' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_3_enable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_4_bypass_divider_after_ftmsm' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_4_bypass_divider_after_ftmsm' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_4_bypass_divider_after_ftmsm' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_4_bypass_divider_after_ftmsm' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_4_bypass_divider_after_ftmsm' is '{Step_3_enable_ssn_bus_clk_by_jtag -> Step_4_bypass_divider_after_ftmsm} {Step_4_bypass_divider_after_ftmsm -> Step_5_ssn_bus_clk_config}'
(INFO:AFU_061) Property 'modes' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_4_bypass_divider_after_ftmsm' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_4_bypass_divider_after_ftmsm' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_5_ssn_bus_clk_config' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_5_ssn_bus_clk_config' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_5_ssn_bus_clk_config' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_5_ssn_bus_clk_config' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_5_ssn_bus_clk_config' is '{Step_4_bypass_divider_after_ftmsm -> Step_5_ssn_bus_clk_config} {Step_5_ssn_bus_clk_config -> Step_6_disable_ssn_bus_clk_by_jtag}'
(INFO:AFU_061) Property 'modes' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_5_ssn_bus_clk_config' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_5_ssn_bus_clk_config' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is '{Step_5_ssn_bus_clk_config -> Step_6_disable_ssn_bus_clk_by_jtag} {Step_6_disable_ssn_bus_clk_by_jtag -> Step_7_clk_pccm_ctl_program}'
(INFO:AFU_061) Property 'modes' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is '1'
(INFO:AFU_061) Property 'program_args' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_6_disable_ssn_bus_clk_by_jtag' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_7_clk_pccm_ctl_program' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_7_clk_pccm_ctl_program' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_7_clk_pccm_ctl_program' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_7_clk_pccm_ctl_program' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_7_clk_pccm_ctl_program' is '{Step_6_disable_ssn_bus_clk_by_jtag -> Step_7_clk_pccm_ctl_program} {Step_7_clk_pccm_ctl_program -> Step_8_program_before_ftmsm}'
(INFO:AFU_061) Property 'modes' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_7_clk_pccm_ctl_program' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_7_clk_pccm_ctl_program' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_8_program_before_ftmsm' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_8_program_before_ftmsm' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_8_program_before_ftmsm' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_8_program_before_ftmsm' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_8_program_before_ftmsm' is '{Step_7_clk_pccm_ctl_program -> Step_8_program_before_ftmsm} {Step_8_program_before_ftmsm -> Step_9_clk_ctl_program}'
(INFO:AFU_061) Property 'modes' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_8_program_before_ftmsm' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_8_program_before_ftmsm' is ''
(INFO:AFU_061) Property 'enable' of event 'Step_9_clk_ctl_program' is '1'
(INFO:AFU_061) Property 'is_active' of event 'Step_9_clk_ctl_program' is '1'
(INFO:AFU_061) Property 'wait' of event 'Step_9_clk_ctl_program' is '>=40'
(INFO:AFU_061) Property 'scope' of event 'Step_9_clk_ctl_program' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'constraint' of event 'Step_9_clk_ctl_program' is '{Step_8_program_before_ftmsm -> Step_9_clk_ctl_program} {Step_9_clk_ctl_program -> Step_10_program_hbmpll_clkout_mux2nd}'
(INFO:AFU_061) Property 'modes' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'support_modes' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'default_modes' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'sequential' of event 'Step_9_clk_ctl_program' is '0'
(INFO:AFU_061) Property 'program_args' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'break_point' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'top_replica' of event 'Step_9_clk_ctl_program' is ''
(INFO:AFU_061) Property 'enable' of event 'assert_functional_reset_init' is '1'
(INFO:AFU_061) Property 'is_active' of event 'assert_functional_reset_init' is '1'
(INFO:AFU_061) Property 'wait' of event 'assert_functional_reset_init' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'assert_functional_reset_init' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'constraint' of event 'assert_functional_reset_init' is '{assert_functional_reset_init -> deassert_functional_reset_init} {progm_power_pgclamp/lpc_mbist_programming -> assert_functional_reset_init} {progm_power_pgclamp/setup_sram_sleep_en_mask -> assert_functional_reset_init} {assert_functional_reset_init -> IST_DBG_CONFIG_setup}'
(INFO:AFU_061) Property 'modes' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'support_modes' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'default_modes' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'sequential' of event 'assert_functional_reset_init' is '1'
(INFO:AFU_061) Property 'program_args' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'break_point' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'top_replica' of event 'assert_functional_reset_init' is ''
(INFO:AFU_061) Property 'enable' of event 'assert_reset' is '1'
(INFO:AFU_061) Property 'is_active' of event 'assert_reset' is '1'
(INFO:AFU_061) Property 'wait' of event 'assert_reset' is '>=1000ps'
(INFO:AFU_061) Property 'scope' of event 'assert_reset' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'constraint' of event 'assert_reset' is '{assert_reset -> nonsecure_programming}'
(INFO:AFU_061) Property 'modes' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'support_modes' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'default_modes' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'sequential' of event 'assert_reset' is '1'
(INFO:AFU_061) Property 'program_args' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'break_point' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'top_replica' of event 'assert_reset' is ''
(INFO:AFU_061) Property 'enable' of event 'bypass_clock_trimmer_0' is '1'
(INFO:AFU_061) Property 'is_active' of event 'bypass_clock_trimmer_0' is '1'
(INFO:AFU_061) Property 'wait' of event 'bypass_clock_trimmer_0' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'bypass_clock_trimmer_0' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'constraint' of event 'bypass_clock_trimmer_0' is '{bypass_clock_trimmer_1 -> bypass_clock_trimmer_0} {Step_2_cdc_reset_override -> bypass_clock_trimmer_0} {bypass_clock_trimmer_0 -> common_DFT_AO_REG_test_mode_clamp} {bypass_clock_trimmer_0 -> deassert_functional_reset_init}'
(INFO:AFU_061) Property 'modes' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'support_modes' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'default_modes' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'sequential' of event 'bypass_clock_trimmer_0' is '0'
(INFO:AFU_061) Property 'program_args' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'break_point' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'top_replica' of event 'bypass_clock_trimmer_0' is ''
(INFO:AFU_061) Property 'enable' of event 'bypass_clock_trimmer_1' is '1'
(INFO:AFU_061) Property 'is_active' of event 'bypass_clock_trimmer_1' is '1'
(INFO:AFU_061) Property 'wait' of event 'bypass_clock_trimmer_1' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'bypass_clock_trimmer_1' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'constraint' of event 'bypass_clock_trimmer_1' is '{bypass_clock_trimmer_1 -> bypass_clock_trimmer_0} {disable_clock_gating_ATPG_CTL -> bypass_clock_trimmer_1} {bypass_clock_trimmer_1 -> Step_2_cdc_reset_override}'
(INFO:AFU_061) Property 'modes' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'support_modes' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'default_modes' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'sequential' of event 'bypass_clock_trimmer_1' is '0'
(INFO:AFU_061) Property 'program_args' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'break_point' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'top_replica' of event 'bypass_clock_trimmer_1' is ''
(INFO:AFU_061) Property 'enable' of event 'bypass_cluster' is '1'
(INFO:AFU_061) Property 'is_active' of event 'bypass_cluster' is '1'
(INFO:AFU_061) Property 'wait' of event 'bypass_cluster' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'bypass_cluster' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'constraint' of event 'bypass_cluster' is '{check_fuse_valid -> bypass_cluster} {bypass_cluster -> unlock_jtag}'
(INFO:AFU_061) Property 'modes' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'support_modes' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'default_modes' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'sequential' of event 'bypass_cluster' is '0'
(INFO:AFU_061) Property 'program_args' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'break_point' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'top_replica' of event 'bypass_cluster' is ''
(INFO:AFU_061) Property 'enable' of event 'check_fuse_valid' is '1'
(INFO:AFU_061) Property 'is_active' of event 'check_fuse_valid' is '1'
(INFO:AFU_061) Property 'wait' of event 'check_fuse_valid' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'check_fuse_valid' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'constraint' of event 'check_fuse_valid' is '{fuse_wait -> check_fuse_valid} {check_fuse_valid -> bypass_cluster}'
(INFO:AFU_061) Property 'modes' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'support_modes' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'default_modes' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'sequential' of event 'check_fuse_valid' is '0'
(INFO:AFU_061) Property 'program_args' of event 'check_fuse_valid' is '-shiftIr -shiftDr'
(INFO:AFU_061) Property 'break_point' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'top_replica' of event 'check_fuse_valid' is ''
(INFO:AFU_061) Property 'enable' of event 'check_unlock' is '1'
(INFO:AFU_061) Property 'is_active' of event 'check_unlock' is '1'
(INFO:AFU_061) Property 'wait' of event 'check_unlock' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'check_unlock' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'constraint' of event 'check_unlock' is '{unlock_jtag -> check_unlock} {progm_power_lsclamp/lsclamp_mask_programming_non_gpc -> check_unlock} {progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc -> check_unlock} {check_unlock -> gate_priv_signals}'
(INFO:AFU_061) Property 'modes' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'support_modes' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'default_modes' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'sequential' of event 'check_unlock' is '1'
(INFO:AFU_061) Property 'program_args' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'break_point' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'top_replica' of event 'check_unlock' is ''
(INFO:AFU_061) Property 'enable' of event 'clock_logic_common_override' is '1'
(INFO:AFU_061) Property 'is_active' of event 'clock_logic_common_override' is '1'
(INFO:AFU_061) Property 'wait' of event 'clock_logic_common_override' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'clock_logic_common_override' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'constraint' of event 'clock_logic_common_override' is '{IST_DBG_CONFIG_setup -> clock_logic_common_override} {clock_logic_common_override -> pad_control_disable}'
(INFO:AFU_061) Property 'modes' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'support_modes' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'default_modes' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'sequential' of event 'clock_logic_common_override' is '1'
(INFO:AFU_061) Property 'program_args' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'break_point' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'top_replica' of event 'clock_logic_common_override' is ''
(INFO:AFU_061) Property 'enable' of event 'common_DFT_AO_REG_enableDFTmode_async' is '1'
(INFO:AFU_061) Property 'is_active' of event 'common_DFT_AO_REG_enableDFTmode_async' is '1'
(INFO:AFU_061) Property 'wait' of event 'common_DFT_AO_REG_enableDFTmode_async' is '>=1000ps'
(INFO:AFU_061) Property 'scope' of event 'common_DFT_AO_REG_enableDFTmode_async' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'constraint' of event 'common_DFT_AO_REG_enableDFTmode_async' is '{common_DFT_AO_REG_test_mode_clamp -> common_DFT_AO_REG_enableDFTmode_async} {common_DFT_AO_REG_test_mode_clamp -> common_DFT_AO_REG_enableDFTmode_async}'
(INFO:AFU_061) Property 'modes' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'support_modes' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'default_modes' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'sequential' of event 'common_DFT_AO_REG_enableDFTmode_async' is '0'
(INFO:AFU_061) Property 'program_args' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'break_point' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'top_replica' of event 'common_DFT_AO_REG_enableDFTmode_async' is ''
(INFO:AFU_061) Property 'enable' of event 'common_DFT_AO_REG_test_mode_clamp' is '1'
(INFO:AFU_061) Property 'is_active' of event 'common_DFT_AO_REG_test_mode_clamp' is '1'
(INFO:AFU_061) Property 'wait' of event 'common_DFT_AO_REG_test_mode_clamp' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'common_DFT_AO_REG_test_mode_clamp' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'constraint' of event 'common_DFT_AO_REG_test_mode_clamp' is '{common_DFT_AO_REG_test_mode_clamp -> common_DFT_AO_REG_enableDFTmode_async} {bypass_clock_trimmer_0 -> common_DFT_AO_REG_test_mode_clamp} {common_DFT_AO_REG_test_mode_clamp -> common_DFT_AO_REG_enableDFTmode_async}'
(INFO:AFU_061) Property 'modes' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'support_modes' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'default_modes' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'sequential' of event 'common_DFT_AO_REG_test_mode_clamp' is '0'
(INFO:AFU_061) Property 'program_args' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'break_point' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'top_replica' of event 'common_DFT_AO_REG_test_mode_clamp' is ''
(INFO:AFU_061) Property 'enable' of event 'deassert_functional_reset_init' is '1'
(INFO:AFU_061) Property 'is_active' of event 'deassert_functional_reset_init' is '1'
(INFO:AFU_061) Property 'wait' of event 'deassert_functional_reset_init' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'deassert_functional_reset_init' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'constraint' of event 'deassert_functional_reset_init' is '{assert_functional_reset_init -> deassert_functional_reset_init} {bypass_clock_trimmer_0 -> deassert_functional_reset_init} {deassert_functional_reset_init -> jtag_fuse_reset_override_mask_second} {override_uphy_upm_clamp_en -> deassert_functional_reset_init} {deassert_functional_reset_init -> Step_3_enable_ssn_bus_clk_by_jtag} {dft_switch_setup/dft_switch_setup_Step1 -> deassert_functional_reset_init} {deassert_functional_reset_init -> dft_switch_setup/dft_switch_setup_Step2}'
(INFO:AFU_061) Property 'modes' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'support_modes' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'default_modes' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'sequential' of event 'deassert_functional_reset_init' is '1'
(INFO:AFU_061) Property 'program_args' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'break_point' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'top_replica' of event 'deassert_functional_reset_init' is ''
(INFO:AFU_061) Property 'enable' of event 'deassert_reset' is '1'
(INFO:AFU_061) Property 'is_active' of event 'deassert_reset' is '1'
(INFO:AFU_061) Property 'wait' of event 'deassert_reset' is '>=1000ps'
(INFO:AFU_061) Property 'scope' of event 'deassert_reset' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'constraint' of event 'deassert_reset' is '{nonsecure_programming -> deassert_reset} {deassert_reset -> fuse_wait}'
(INFO:AFU_061) Property 'modes' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'support_modes' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'default_modes' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'sequential' of event 'deassert_reset' is '1'
(INFO:AFU_061) Property 'program_args' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'break_point' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'top_replica' of event 'deassert_reset' is ''
(INFO:AFU_061) Property 'enable' of event 'dft_switch_setup/dft_switch_setup_Step1' is '1'
(INFO:AFU_061) Property 'is_active' of event 'dft_switch_setup/dft_switch_setup_Step1' is '1'
(INFO:AFU_061) Property 'wait' of event 'dft_switch_setup/dft_switch_setup_Step1' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'dft_switch_setup/dft_switch_setup_Step1' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'constraint' of event 'dft_switch_setup/dft_switch_setup_Step1' is '{dft_switch_setup/dft_switch_setup_Step1 -> dft_switch_setup/dft_switch_setup_Step2} {dft_switch_setup/dft_switch_setup_Step1 -> deassert_functional_reset_init}'
(INFO:AFU_061) Property 'modes' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'support_modes' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'default_modes' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'sequential' of event 'dft_switch_setup/dft_switch_setup_Step1' is '1'
(INFO:AFU_061) Property 'program_args' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'break_point' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'top_replica' of event 'dft_switch_setup/dft_switch_setup_Step1' is ''
(INFO:AFU_061) Property 'enable' of event 'dft_switch_setup/dft_switch_setup_Step2' is '1'
(INFO:AFU_061) Property 'is_active' of event 'dft_switch_setup/dft_switch_setup_Step2' is '1'
(INFO:AFU_061) Property 'wait' of event 'dft_switch_setup/dft_switch_setup_Step2' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'dft_switch_setup/dft_switch_setup_Step2' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'constraint' of event 'dft_switch_setup/dft_switch_setup_Step2' is '{dft_switch_setup/dft_switch_setup_Step1 -> dft_switch_setup/dft_switch_setup_Step2} {dft_switch_setup/dft_switch_setup_Step2 -> dft_switch_setup/dft_switch_setup_Step3} {jtag_fuse_reset_override_mask_second -> dft_switch_setup/dft_switch_setup_Step2} {deassert_functional_reset_init -> dft_switch_setup/dft_switch_setup_Step2}'
(INFO:AFU_061) Property 'modes' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'support_modes' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'default_modes' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'sequential' of event 'dft_switch_setup/dft_switch_setup_Step2' is '0'
(INFO:AFU_061) Property 'program_args' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'break_point' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'top_replica' of event 'dft_switch_setup/dft_switch_setup_Step2' is ''
(INFO:AFU_061) Property 'enable' of event 'dft_switch_setup/dft_switch_setup_Step3' is '1'
(INFO:AFU_061) Property 'is_active' of event 'dft_switch_setup/dft_switch_setup_Step3' is '1'
(INFO:AFU_061) Property 'wait' of event 'dft_switch_setup/dft_switch_setup_Step3' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'dft_switch_setup/dft_switch_setup_Step3' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'constraint' of event 'dft_switch_setup/dft_switch_setup_Step3' is '{dft_switch_setup/dft_switch_setup_Step2 -> dft_switch_setup/dft_switch_setup_Step3} {dft_switch_setup/dft_switch_setup_Step3 -> dft_switch_setup/dft_switch_setup_Step4}'
(INFO:AFU_061) Property 'modes' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'support_modes' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'default_modes' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'sequential' of event 'dft_switch_setup/dft_switch_setup_Step3' is '0'
(INFO:AFU_061) Property 'program_args' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'break_point' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'top_replica' of event 'dft_switch_setup/dft_switch_setup_Step3' is ''
(INFO:AFU_061) Property 'enable' of event 'dft_switch_setup/dft_switch_setup_Step4' is '1'
(INFO:AFU_061) Property 'is_active' of event 'dft_switch_setup/dft_switch_setup_Step4' is '1'
(INFO:AFU_061) Property 'wait' of event 'dft_switch_setup/dft_switch_setup_Step4' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'dft_switch_setup/dft_switch_setup_Step4' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'constraint' of event 'dft_switch_setup/dft_switch_setup_Step4' is '{dft_switch_setup/dft_switch_setup_Step3 -> dft_switch_setup/dft_switch_setup_Step4}'
(INFO:AFU_061) Property 'modes' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'support_modes' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'default_modes' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'sequential' of event 'dft_switch_setup/dft_switch_setup_Step4' is '0'
(INFO:AFU_061) Property 'program_args' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'break_point' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'top_replica' of event 'dft_switch_setup/dft_switch_setup_Step4' is ''
(INFO:AFU_061) Property 'enable' of event 'disable_POD_SCPM' is '1'
(INFO:AFU_061) Property 'is_active' of event 'disable_POD_SCPM' is '1'
(INFO:AFU_061) Property 'wait' of event 'disable_POD_SCPM' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'disable_POD_SCPM' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'constraint' of event 'disable_POD_SCPM' is '{fuse_jtag_global_fuse_mask -> disable_POD_SCPM} {disable_POD_SCPM -> fuse_reset_override_val}'
(INFO:AFU_061) Property 'modes' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'support_modes' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'default_modes' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'sequential' of event 'disable_POD_SCPM' is '0'
(INFO:AFU_061) Property 'program_args' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'break_point' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'top_replica' of event 'disable_POD_SCPM' is ''
(INFO:AFU_061) Property 'enable' of event 'disable_clock_gating_ATPG_CTL' is '1'
(INFO:AFU_061) Property 'is_active' of event 'disable_clock_gating_ATPG_CTL' is '1'
(INFO:AFU_061) Property 'wait' of event 'disable_clock_gating_ATPG_CTL' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'disable_clock_gating_ATPG_CTL' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'constraint' of event 'disable_clock_gating_ATPG_CTL' is '{Step_1_disable_clock_gating -> disable_clock_gating_ATPG_CTL} {disable_clock_gating_ATPG_CTL -> bypass_clock_trimmer_1}'
(INFO:AFU_061) Property 'modes' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'support_modes' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'default_modes' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'sequential' of event 'disable_clock_gating_ATPG_CTL' is '0'
(INFO:AFU_061) Property 'program_args' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'break_point' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'top_replica' of event 'disable_clock_gating_ATPG_CTL' is ''
(INFO:AFU_061) Property 'enable' of event 'enable_cluster_body' is '1'
(INFO:AFU_061) Property 'is_active' of event 'enable_cluster_body' is '1'
(INFO:AFU_061) Property 'wait' of event 'enable_cluster_body' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'enable_cluster_body' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'constraint' of event 'enable_cluster_body' is '{Step_1_ssn_maths_ist_config -> enable_cluster_body} {enable_cluster_body -> maths_end_pattern_block}'
(INFO:AFU_061) Property 'modes' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'support_modes' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'default_modes' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'sequential' of event 'enable_cluster_body' is '0'
(INFO:AFU_061) Property 'program_args' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'break_point' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'top_replica' of event 'enable_cluster_body' is ''
(INFO:AFU_061) Property 'enable' of event 'fullchip_custom_event' is '1'
(INFO:AFU_061) Property 'is_active' of event 'fullchip_custom_event' is '1'
(INFO:AFU_061) Property 'wait' of event 'fullchip_custom_event' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'fullchip_custom_event' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'constraint' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'modes' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'support_modes' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'default_modes' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'sequential' of event 'fullchip_custom_event' is '1'
(INFO:AFU_061) Property 'program_args' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'break_point' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'top_replica' of event 'fullchip_custom_event' is ''
(INFO:AFU_061) Property 'enable' of event 'fuse_jtag_global_fuse_mask' is '1'
(INFO:AFU_061) Property 'is_active' of event 'fuse_jtag_global_fuse_mask' is '1'
(INFO:AFU_061) Property 'wait' of event 'fuse_jtag_global_fuse_mask' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'fuse_jtag_global_fuse_mask' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'constraint' of event 'fuse_jtag_global_fuse_mask' is '{fuseless_fuse_jtag_override -> fuse_jtag_global_fuse_mask} {fuse_jtag_global_fuse_mask -> disable_POD_SCPM}'
(INFO:AFU_061) Property 'modes' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'support_modes' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'default_modes' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'sequential' of event 'fuse_jtag_global_fuse_mask' is '0'
(INFO:AFU_061) Property 'program_args' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'break_point' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'top_replica' of event 'fuse_jtag_global_fuse_mask' is ''
(INFO:AFU_061) Property 'enable' of event 'fuse_reset_override_mask' is '1'
(INFO:AFU_061) Property 'is_active' of event 'fuse_reset_override_mask' is '1'
(INFO:AFU_061) Property 'wait' of event 'fuse_reset_override_mask' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'fuse_reset_override_mask' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'constraint' of event 'fuse_reset_override_mask' is '{fuse_reset_override_val -> fuse_reset_override_mask} {fuse_reset_override_mask -> progm_power_pgclamp/lpc_mbist_programming} {fuse_reset_override_mask -> progm_power_pgclamp/setup_sram_sleep_en_mask}'
(INFO:AFU_061) Property 'modes' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'support_modes' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'default_modes' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'sequential' of event 'fuse_reset_override_mask' is '0'
(INFO:AFU_061) Property 'program_args' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'break_point' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'top_replica' of event 'fuse_reset_override_mask' is ''
(INFO:AFU_061) Property 'enable' of event 'fuse_reset_override_val' is '1'
(INFO:AFU_061) Property 'is_active' of event 'fuse_reset_override_val' is '1'
(INFO:AFU_061) Property 'wait' of event 'fuse_reset_override_val' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'fuse_reset_override_val' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'constraint' of event 'fuse_reset_override_val' is '{disable_POD_SCPM -> fuse_reset_override_val} {fuse_reset_override_val -> fuse_reset_override_mask}'
(INFO:AFU_061) Property 'modes' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'support_modes' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'default_modes' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'sequential' of event 'fuse_reset_override_val' is '0'
(INFO:AFU_061) Property 'program_args' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'break_point' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'top_replica' of event 'fuse_reset_override_val' is ''
(INFO:AFU_061) Property 'enable' of event 'fuse_wait' is '1'
(INFO:AFU_061) Property 'is_active' of event 'fuse_wait' is '1'
(INFO:AFU_061) Property 'wait' of event 'fuse_wait' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'fuse_wait' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'constraint' of event 'fuse_wait' is '{deassert_reset -> fuse_wait} {fuse_wait -> check_fuse_valid}'
(INFO:AFU_061) Property 'modes' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'support_modes' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'default_modes' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'sequential' of event 'fuse_wait' is '1'
(INFO:AFU_061) Property 'program_args' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'break_point' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'top_replica' of event 'fuse_wait' is ''
(INFO:AFU_061) Property 'enable' of event 'fuseless_fuse_jtag_override' is '1'
(INFO:AFU_061) Property 'is_active' of event 'fuseless_fuse_jtag_override' is '1'
(INFO:AFU_061) Property 'wait' of event 'fuseless_fuse_jtag_override' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'fuseless_fuse_jtag_override' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'constraint' of event 'fuseless_fuse_jtag_override' is '{gate_priv_signals -> fuseless_fuse_jtag_override} {fuseless_fuse_jtag_override -> fuse_jtag_global_fuse_mask}'
(INFO:AFU_061) Property 'modes' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'support_modes' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'default_modes' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'sequential' of event 'fuseless_fuse_jtag_override' is '0'
(INFO:AFU_061) Property 'program_args' of event 'fuseless_fuse_jtag_override' is '-shiftIr -shiftDr'
(INFO:AFU_061) Property 'break_point' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'top_replica' of event 'fuseless_fuse_jtag_override' is ''
(INFO:AFU_061) Property 'enable' of event 'gate_priv_signals' is '1'
(INFO:AFU_061) Property 'is_active' of event 'gate_priv_signals' is '1'
(INFO:AFU_061) Property 'wait' of event 'gate_priv_signals' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'gate_priv_signals' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'constraint' of event 'gate_priv_signals' is '{check_unlock -> gate_priv_signals} {gate_priv_signals -> fuseless_fuse_jtag_override}'
(INFO:AFU_061) Property 'modes' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'support_modes' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'default_modes' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'sequential' of event 'gate_priv_signals' is '0'
(INFO:AFU_061) Property 'program_args' of event 'gate_priv_signals' is '-shiftIr -shiftDr'
(INFO:AFU_061) Property 'break_point' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'top_replica' of event 'gate_priv_signals' is ''
(INFO:AFU_061) Property 'enable' of event 'init_pmc_enable' is '1'
(INFO:AFU_061) Property 'is_active' of event 'init_pmc_enable' is '1'
(INFO:AFU_061) Property 'wait' of event 'init_pmc_enable' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'init_pmc_enable' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'constraint' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'modes' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'support_modes' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'default_modes' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'sequential' of event 'init_pmc_enable' is '1'
(INFO:AFU_061) Property 'program_args' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'break_point' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'top_replica' of event 'init_pmc_enable' is ''
(INFO:AFU_061) Property 'enable' of event 'io_upm_custom_program' is '1'
(INFO:AFU_061) Property 'is_active' of event 'io_upm_custom_program' is '1'
(INFO:AFU_061) Property 'wait' of event 'io_upm_custom_program' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'io_upm_custom_program' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'constraint' of event 'io_upm_custom_program' is '{ATE_padctl_initialization/ATE_padctl_initialization_dummy -> io_upm_custom_program} {io_upm_custom_program -> Step_1_disable_clock_gating}'
(INFO:AFU_061) Property 'modes' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'support_modes' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'default_modes' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'sequential' of event 'io_upm_custom_program' is '0'
(INFO:AFU_061) Property 'program_args' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'break_point' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'top_replica' of event 'io_upm_custom_program' is ''
(INFO:AFU_061) Property 'enable' of event 'jtag_fuse_reset_override_mask_second' is '1'
(INFO:AFU_061) Property 'is_active' of event 'jtag_fuse_reset_override_mask_second' is '1'
(INFO:AFU_061) Property 'wait' of event 'jtag_fuse_reset_override_mask_second' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'jtag_fuse_reset_override_mask_second' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'constraint' of event 'jtag_fuse_reset_override_mask_second' is '{deassert_functional_reset_init -> jtag_fuse_reset_override_mask_second} {jtag_fuse_reset_override_mask_second -> dft_switch_setup/dft_switch_setup_Step2}'
(INFO:AFU_061) Property 'modes' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'support_modes' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'default_modes' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'sequential' of event 'jtag_fuse_reset_override_mask_second' is '1'
(INFO:AFU_061) Property 'program_args' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'break_point' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'top_replica' of event 'jtag_fuse_reset_override_mask_second' is ''
(INFO:AFU_061) Property 'enable' of event 'maths_backbone_program/bypass_maths_backbone' is '1'
(INFO:AFU_061) Property 'is_active' of event 'maths_backbone_program/bypass_maths_backbone' is '1'
(INFO:AFU_061) Property 'wait' of event 'maths_backbone_program/bypass_maths_backbone' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'maths_backbone_program/bypass_maths_backbone' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'constraint' of event 'maths_backbone_program/bypass_maths_backbone' is '{maths_backbone_program/set_backbone_group -> maths_backbone_program/bypass_maths_backbone} {unlock_jtag -> maths_backbone_program/bypass_maths_backbone} {maths_backbone_program/bypass_maths_backbone -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/bypass_maths_backbone -> progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc}'
(INFO:AFU_061) Property 'modes' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'support_modes' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'default_modes' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'sequential' of event 'maths_backbone_program/bypass_maths_backbone' is '1'
(INFO:AFU_061) Property 'program_args' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'break_point' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'top_replica' of event 'maths_backbone_program/bypass_maths_backbone' is ''
(INFO:AFU_061) Property 'enable' of event 'maths_backbone_program/set_backbone_group' is '0'
(INFO:AFU_061) Property 'is_active' of event 'maths_backbone_program/set_backbone_group' is '0'
(INFO:AFU_061) Property 'wait' of event 'maths_backbone_program/set_backbone_group' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'maths_backbone_program/set_backbone_group' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'constraint' of event 'maths_backbone_program/set_backbone_group' is '{maths_backbone_program/set_maths_backbone -> maths_backbone_program/set_backbone_group} {maths_backbone_program/set_backbone_group -> maths_backbone_program/bypass_maths_backbone} {unlock_jtag -> maths_backbone_program/set_backbone_group} {maths_backbone_program/set_backbone_group -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/set_backbone_group -> progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc}'
(INFO:AFU_061) Property 'modes' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'support_modes' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'default_modes' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'sequential' of event 'maths_backbone_program/set_backbone_group' is '1'
(INFO:AFU_061) Property 'program_args' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'break_point' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'top_replica' of event 'maths_backbone_program/set_backbone_group' is ''
(INFO:AFU_061) Property 'enable' of event 'maths_backbone_program/set_maths_backbone' is '1'
(INFO:AFU_061) Property 'is_active' of event 'maths_backbone_program/set_maths_backbone' is '1'
(INFO:AFU_061) Property 'wait' of event 'maths_backbone_program/set_maths_backbone' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'maths_backbone_program/set_maths_backbone' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'constraint' of event 'maths_backbone_program/set_maths_backbone' is '{maths_backbone_program/set_maths_backbone -> maths_backbone_program/set_backbone_group} {unlock_jtag -> maths_backbone_program/set_maths_backbone} {maths_backbone_program/set_maths_backbone -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/set_maths_backbone -> progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc}'
(INFO:AFU_061) Property 'modes' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'support_modes' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'default_modes' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'sequential' of event 'maths_backbone_program/set_maths_backbone' is '0'
(INFO:AFU_061) Property 'program_args' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'break_point' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'top_replica' of event 'maths_backbone_program/set_maths_backbone' is ''
(INFO:AFU_061) Property 'enable' of event 'maths_end_pattern_block' is '1'
(INFO:AFU_061) Property 'is_active' of event 'maths_end_pattern_block' is '1'
(INFO:AFU_061) Property 'wait' of event 'maths_end_pattern_block' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'maths_end_pattern_block' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'constraint' of event 'maths_end_pattern_block' is '{enable_cluster_body -> maths_end_pattern_block}'
(INFO:AFU_061) Property 'modes' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'support_modes' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'default_modes' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'sequential' of event 'maths_end_pattern_block' is '0'
(INFO:AFU_061) Property 'program_args' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'break_point' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'top_replica' of event 'maths_end_pattern_block' is ''
(INFO:AFU_061) Property 'enable' of event 'nonsecure_programming' is '1'
(INFO:AFU_061) Property 'is_active' of event 'nonsecure_programming' is '1'
(INFO:AFU_061) Property 'wait' of event 'nonsecure_programming' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'nonsecure_programming' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'constraint' of event 'nonsecure_programming' is '{assert_reset -> nonsecure_programming} {nonsecure_programming -> deassert_reset}'
(INFO:AFU_061) Property 'modes' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'support_modes' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'default_modes' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'sequential' of event 'nonsecure_programming' is '1'
(INFO:AFU_061) Property 'program_args' of event 'nonsecure_programming' is '-shiftIr -shiftDr -noCompareIrShiftOut'
(INFO:AFU_061) Property 'break_point' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'top_replica' of event 'nonsecure_programming' is ''
(INFO:AFU_061) Property 'enable' of event 'override_uphy_upm_clamp_en' is '1'
(INFO:AFU_061) Property 'is_active' of event 'override_uphy_upm_clamp_en' is '1'
(INFO:AFU_061) Property 'wait' of event 'override_uphy_upm_clamp_en' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'override_uphy_upm_clamp_en' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'constraint' of event 'override_uphy_upm_clamp_en' is '{uphy_reg_program -> override_uphy_upm_clamp_en} {uphy_reg_program -> override_uphy_upm_clamp_en} {override_uphy_upm_clamp_en -> deassert_functional_reset_init}'
(INFO:AFU_061) Property 'modes' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'support_modes' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'default_modes' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'sequential' of event 'override_uphy_upm_clamp_en' is '1'
(INFO:AFU_061) Property 'program_args' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'break_point' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'top_replica' of event 'override_uphy_upm_clamp_en' is ''
(INFO:AFU_061) Property 'enable' of event 'pad_control_disable' is '1'
(INFO:AFU_061) Property 'is_active' of event 'pad_control_disable' is '1'
(INFO:AFU_061) Property 'wait' of event 'pad_control_disable' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'pad_control_disable' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'constraint' of event 'pad_control_disable' is '{clock_logic_common_override -> pad_control_disable} {pad_control_disable -> ATE_padctl_initialization/ATE_padctl_initialization_dummy}'
(INFO:AFU_061) Property 'modes' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'support_modes' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'default_modes' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'sequential' of event 'pad_control_disable' is '1'
(INFO:AFU_061) Property 'program_args' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'break_point' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'top_replica' of event 'pad_control_disable' is ''
(INFO:AFU_061) Property 'enable' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is '1'
(INFO:AFU_061) Property 'is_active' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is '1'
(INFO:AFU_061) Property 'wait' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'constraint' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is '{progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/bypass_maths_backbone -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/set_backbone_group -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/set_maths_backbone -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {progm_power_lsclamp/lsclamp_mask_programming_non_gpc -> check_unlock}'
(INFO:AFU_061) Property 'modes' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'support_modes' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'default_modes' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'sequential' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is '1'
(INFO:AFU_061) Property 'program_args' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'break_point' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'top_replica' of event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' is ''
(INFO:AFU_061) Property 'enable' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is '1'
(INFO:AFU_061) Property 'is_active' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is '1'
(INFO:AFU_061) Property 'wait' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'constraint' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is '{progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc -> progm_power_lsclamp/lsclamp_mask_programming_non_gpc} {maths_backbone_program/bypass_maths_backbone -> progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc} {maths_backbone_program/set_backbone_group -> progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc} {maths_backbone_program/set_maths_backbone -> progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc} {progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc -> check_unlock}'
(INFO:AFU_061) Property 'modes' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'support_modes' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'default_modes' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'sequential' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is '0'
(INFO:AFU_061) Property 'program_args' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'break_point' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'top_replica' of event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' is ''
(INFO:AFU_061) Property 'enable' of event 'progm_power_pgclamp/lpc_mbist_programming' is '1'
(INFO:AFU_061) Property 'is_active' of event 'progm_power_pgclamp/lpc_mbist_programming' is '1'
(INFO:AFU_061) Property 'wait' of event 'progm_power_pgclamp/lpc_mbist_programming' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'progm_power_pgclamp/lpc_mbist_programming' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'constraint' of event 'progm_power_pgclamp/lpc_mbist_programming' is '{progm_power_pgclamp/setup_sram_sleep_en_mask -> progm_power_pgclamp/lpc_mbist_programming} {fuse_reset_override_mask -> progm_power_pgclamp/lpc_mbist_programming} {progm_power_pgclamp/lpc_mbist_programming -> assert_functional_reset_init}'
(INFO:AFU_061) Property 'modes' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'support_modes' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'default_modes' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'sequential' of event 'progm_power_pgclamp/lpc_mbist_programming' is '0'
(INFO:AFU_061) Property 'program_args' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'break_point' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'top_replica' of event 'progm_power_pgclamp/lpc_mbist_programming' is ''
(INFO:AFU_061) Property 'enable' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is '1'
(INFO:AFU_061) Property 'is_active' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is '1'
(INFO:AFU_061) Property 'wait' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'constraint' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is '{progm_power_pgclamp/setup_sram_sleep_en_mask -> progm_power_pgclamp/lpc_mbist_programming} {fuse_reset_override_mask -> progm_power_pgclamp/setup_sram_sleep_en_mask} {progm_power_pgclamp/setup_sram_sleep_en_mask -> assert_functional_reset_init}'
(INFO:AFU_061) Property 'modes' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'support_modes' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'default_modes' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'sequential' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is '0'
(INFO:AFU_061) Property 'program_args' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'break_point' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'top_replica' of event 'progm_power_pgclamp/setup_sram_sleep_en_mask' is ''
(INFO:AFU_061) Property 'enable' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is '1'
(INFO:AFU_061) Property 'is_active' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is '1'
(INFO:AFU_061) Property 'wait' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'constraint' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is '{ssn_common_init/Step_1_ssn_scan_clk_config -> ssn_common_init/Step_2_ssn_control_setup} {ssn_common_init/Step_1_ssn_scan_clk_config -> Step_1_ssn_pin_based_config}'
(INFO:AFU_061) Property 'modes' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'support_modes' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'default_modes' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'sequential' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is '0'
(INFO:AFU_061) Property 'program_args' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'break_point' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'top_replica' of event 'ssn_common_init/Step_1_ssn_scan_clk_config' is ''
(INFO:AFU_061) Property 'enable' of event 'ssn_common_init/Step_2_ssn_control_setup' is '1'
(INFO:AFU_061) Property 'is_active' of event 'ssn_common_init/Step_2_ssn_control_setup' is '1'
(INFO:AFU_061) Property 'wait' of event 'ssn_common_init/Step_2_ssn_control_setup' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'ssn_common_init/Step_2_ssn_control_setup' is 'global'
(INFO:AFU_061) Property 'soft_constraint' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'constraint' of event 'ssn_common_init/Step_2_ssn_control_setup' is '{ssn_common_init/Step_1_ssn_scan_clk_config -> ssn_common_init/Step_2_ssn_control_setup} {ssn_common_init/Step_2_ssn_control_setup -> Step_1_ssn_pin_based_config}'
(INFO:AFU_061) Property 'modes' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'support_modes' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'default_modes' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'sequential' of event 'ssn_common_init/Step_2_ssn_control_setup' is '0'
(INFO:AFU_061) Property 'program_args' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'break_point' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'top_replica' of event 'ssn_common_init/Step_2_ssn_control_setup' is ''
(INFO:AFU_061) Property 'enable' of event 'unlock_jtag' is '1'
(INFO:AFU_061) Property 'is_active' of event 'unlock_jtag' is '1'
(INFO:AFU_061) Property 'wait' of event 'unlock_jtag' is '>=10000000ps'
(INFO:AFU_061) Property 'scope' of event 'unlock_jtag' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'constraint' of event 'unlock_jtag' is '{unlock_jtag -> check_unlock} {bypass_cluster -> unlock_jtag} {unlock_jtag -> maths_backbone_program/bypass_maths_backbone} {unlock_jtag -> maths_backbone_program/set_backbone_group} {unlock_jtag -> maths_backbone_program/set_maths_backbone}'
(INFO:AFU_061) Property 'modes' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'support_modes' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'default_modes' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'sequential' of event 'unlock_jtag' is '1'
(INFO:AFU_061) Property 'program_args' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'break_point' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'top_replica' of event 'unlock_jtag' is ''
(INFO:AFU_061) Property 'enable' of event 'uphy_mgmt_clk_override' is '1'
(INFO:AFU_061) Property 'is_active' of event 'uphy_mgmt_clk_override' is '1'
(INFO:AFU_061) Property 'wait' of event 'uphy_mgmt_clk_override' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'uphy_mgmt_clk_override' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'constraint' of event 'uphy_mgmt_clk_override' is '{uphy_mgmt_clk_override -> uphy_reg_program} {uphy_mgmt_clk_override -> uphy_reg_program}'
(INFO:AFU_061) Property 'modes' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'support_modes' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'default_modes' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'sequential' of event 'uphy_mgmt_clk_override' is '0'
(INFO:AFU_061) Property 'program_args' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'break_point' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'top_replica' of event 'uphy_mgmt_clk_override' is ''
(INFO:AFU_061) Property 'enable' of event 'uphy_reg_program' is '1'
(INFO:AFU_061) Property 'is_active' of event 'uphy_reg_program' is '1'
(INFO:AFU_061) Property 'wait' of event 'uphy_reg_program' is '>=0'
(INFO:AFU_061) Property 'scope' of event 'uphy_reg_program' is 'local'
(INFO:AFU_061) Property 'soft_constraint' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'constraint' of event 'uphy_reg_program' is '{uphy_mgmt_clk_override -> uphy_reg_program} {uphy_reg_program -> override_uphy_upm_clamp_en} {uphy_mgmt_clk_override -> uphy_reg_program} {uphy_reg_program -> override_uphy_upm_clamp_en}'
(INFO:AFU_061) Property 'modes' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'wait_adjustment' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'support_modes' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'default_modes' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'sequential' of event 'uphy_reg_program' is '1'
(INFO:AFU_061) Property 'program_args' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'break_point' of event 'uphy_reg_program' is ''
(INFO:AFU_061) Property 'top_replica' of event 'uphy_reg_program' is ''
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 0
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 241
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "assert_reset"...
INFO: Assert chip reset pin: erot_reset_n...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 0
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 1 TCK cycles at cycle 241 (assert_reset)
(INFO:VEC_554) VERSE: 1 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 0
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 242
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 1
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 242
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "nonsecure_programming"...
INFO: Program gate_priv_signals to 1, to gate X from priv logic
INFO: Now set_tag_template .*JTAG_FUSE_NONSECURE  .*gate_priv_signals to CAT3_gate_priv_signals
INFO: set jtag_skip_ram_repair to skip ram repair fuse loading
INFO: Now set_tag_template .*JTAG_FUSE_NONSECURE  .*jtag_skip_ram_repair to CAT3_fuse_jtag_skip_ram_repair
INFO: Program jtag_compliance_en to 0,  after release reset
INFO: Program non_bypass_wsc_pipeline to 1 after release reset
INFO: Now set_tag_template .*TEST_MASTER_CTRL  .*non_bypass_wsc_pipeline to CAT3_non_bypass_wsc_pipeline
INFO: Now set_tag_template .*TEST_MASTER_CTRL  .*jtag_compliance_en to CAT3_jtag_compliance_en
(INFO:VEC_613B) Programming for program group ""
    cycle 242  shift_ir 16(12____) 060____
        shift_ir_binary 000001100000____
(INFO:VEC_301) Cycle 250 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 250 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 251 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 251 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 252 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 252 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 253 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 254 ChainIndex=8 Retaining value 8'h06 --> 8'h06 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 264. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/TEST_MASTER_CTRL
    cycle 264  shift_dr 19 00080
        expected XXXXXXXXXXXXXXXXXXX
        shift_dr_binary 0000000000010000000
        shift_dr_mask U1111111111U1111111
(INFO:VEC_301) Cycle 267 ChainIndex=0 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/TEST_MASTER_CTRL"
(INFO:VEC_569A) Cycle 267 ChainIndex=0 Retaining value 1'h0 --> 1'h0 for field="host_sel"
(INFO:VEC_569A) Cycle 268 ChainIndex=1 Retaining value 1'h0 --> 1'h0 for field="mtc_sel"
(INFO:VEC_569A) Cycle 269 ChainIndex=2 Retaining value 1'h0 --> 1'h0 for field="host_active"
(INFO:VEC_569A) Cycle 270 ChainIndex=3 Retaining value 1'h0 --> 1'h0 for field="mtc_active"
(INFO:VEC_569A) Cycle 271 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="host_active_error"
(INFO:VEC_569A) Cycle 272 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="nvjtag_sel_soft_dis"
(INFO:VEC_569A) Cycle 273 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="clear_host_fuse_active_error"
(INFO:VEC_300A) Cycle 274 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="non_bypass_wsc_pipeline"
(INFO:VEC_569A) Cycle 275 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="force_nvjtag_tdo"
(INFO:VEC_569A) Cycle 276 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="jtag_req"
(INFO:VEC_569A) Cycle 277 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="ist_sel"
(INFO:VEC_569A) Cycle 278 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="isfi_sel"
(INFO:VEC_569A) Cycle 279 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="ist_active"
(INFO:VEC_569A) Cycle 280 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="isfi_active"
(INFO:VEC_569A) Cycle 281 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="ist_active_error"
(INFO:VEC_569A) Cycle 282 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="isfi_active_error"
(INFO:VEC_569A) Cycle 283 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="allow_insystem_mode"
(INFO:VEC_569A) Cycle 284 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="tap_ir_path_select"
(INFO:VEC_569A) Cycle 285 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="jtag_compliance_en"
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 288  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 296 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 296 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 297 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 297 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 298 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 298 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 299 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 300 ChainIndex=8 Programming value 8'h06 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 310  shift_ir 25(21____) 012152____
        shift_ir_binary 000010010000101010010____
(INFO:VEC_301) Cycle 318 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 318 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 319 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 319 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 320 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 320 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 321 ChainIndex=7 Programming value 8'h05 --> 8'h2a for field="wir"
(INFO:VEC_301) Cycle 329 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 329 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 330 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 331 ChainIndex=17 Programming value 8'h05 --> 8'h09 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 341  shift_dr 11(7____) 4a____
        expected XXXXXXX____
        shift_dr_binary 1001010____
        shift_dr_mask U11U111____
(INFO:VEC_301) Cycle 348 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 348 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 349 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 349 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 350 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 350 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 351 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 351 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 352 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 352 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 353 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 353 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 354 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 354 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 357. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/JTAG_SEC_CMD, u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_NONSECURE, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 357  shift_dr 197(193____) 00920000000000000000000000000000000000c000000000a____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 0000010010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000001010____
        shift_dr_mask 11111U11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111UU111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 364 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 364 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 365 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 365 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 366 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 366 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 367 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE"
(INFO:VEC_569A) Cycle 367 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 368 ChainIndex=8 Retaining value 32'h00000000 --> 32'h00000000 for field="u0/jtag_ecid_data"
(INFO:VEC_569A) Cycle 400 ChainIndex=40 Retaining value 4'h0 --> 4'h0 for field="u0/jtag_ecid_chip_option_offset"
(INFO:VEC_569A) Cycle 404 ChainIndex=44 Retaining value 1'h0 --> 1'h0 for field="u0/fuse2all_fuse_outputs_valid_status"
(INFO:VEC_569A) Cycle 405 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="u0/fuse2all_fuses_sensed_status"
(INFO:VEC_300A) Cycle 406 ChainIndex=46 Programming value 1'h0 --> 1'h1 for field="u0/gate_priv_signals"
(INFO:VEC_300A) Cycle 407 ChainIndex=47 Programming value 1'h0 --> 1'h1 for field="u0/jtag_skip_ram_repair"
(INFO:VEC_569A) Cycle 408 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_reset_"
(INFO:VEC_569A) Cycle 409 ChainIndex=49 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_jtag_clk_ungate_req"
(INFO:VEC_569A) Cycle 410 ChainIndex=50 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_clk_stopped"
(INFO:VEC_569A) Cycle 411 ChainIndex=51 Retaining value 1'h0 --> 1'h0 for field="u0/early_reshift_clk_switch_req"
(INFO:VEC_569A) Cycle 412 ChainIndex=52 Retaining value 1'h0 --> 1'h0 for field="u0/reshift_clk_switch_ack"
(INFO:VEC_569A) Cycle 413 ChainIndex=53 Retaining value 1'h0 --> 1'h0 for field="u0/hw_trig_reshift_segment"
(INFO:VEC_569A) Cycle 414 ChainIndex=54 Retaining value 5'h00 --> 5'h00 for field="u0/fusectrl_current_state"
(INFO:VEC_569A) Cycle 419 ChainIndex=59 Retaining value 4'h0 --> 4'h0 for field="u0/decomp_current_state"
(INFO:VEC_569A) Cycle 423 ChainIndex=63 Retaining value 7'h00 --> 7'h00 for field="u0/intfc_current_state"
(INFO:VEC_569A) Cycle 430 ChainIndex=70 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_init_sense_done"
(INFO:VEC_569A) Cycle 431 ChainIndex=71 Retaining value 1'h0 --> 1'h0 for field="u0/normal_sense_done"
(INFO:VEC_569A) Cycle 432 ChainIndex=72 Retaining value 1'h0 --> 1'h0 for field="u0/fpf_sense_done"
(INFO:VEC_569A) Cycle 433 ChainIndex=73 Retaining value 1'h0 --> 1'h0 for field="u0/record_sense_done"
(INFO:VEC_569A) Cycle 434 ChainIndex=74 Retaining value 1'h0 --> 1'h0 for field="u0/iff_sense_done"
(INFO:VEC_569A) Cycle 435 ChainIndex=75 Retaining value 1'h0 --> 1'h0 for field="u0/fsp_sense_done"
(INFO:VEC_569A) Cycle 436 ChainIndex=76 Retaining value 4'h0 --> 4'h0 for field="u0/sorter_current_state"
(INFO:VEC_569A) Cycle 440 ChainIndex=80 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_3"
(INFO:VEC_569A) Cycle 441 ChainIndex=81 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_4"
(INFO:VEC_569A) Cycle 442 ChainIndex=82 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_5"
(INFO:VEC_569A) Cycle 443 ChainIndex=83 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_6"
(INFO:VEC_569A) Cycle 444 ChainIndex=84 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_7"
(INFO:VEC_569A) Cycle 445 ChainIndex=85 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_8"
(INFO:VEC_569A) Cycle 446 ChainIndex=86 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_9"
(INFO:VEC_569A) Cycle 447 ChainIndex=87 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_10"
(INFO:VEC_569A) Cycle 448 ChainIndex=88 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_11"
(INFO:VEC_569A) Cycle 449 ChainIndex=89 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_12"
(INFO:VEC_569A) Cycle 450 ChainIndex=90 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_13"
(INFO:VEC_569A) Cycle 451 ChainIndex=91 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_14"
(INFO:VEC_569A) Cycle 452 ChainIndex=92 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_15"
(INFO:VEC_569A) Cycle 453 ChainIndex=93 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_16"
(INFO:VEC_569A) Cycle 454 ChainIndex=94 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_17"
(INFO:VEC_569A) Cycle 455 ChainIndex=95 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_18"
(INFO:VEC_569A) Cycle 456 ChainIndex=96 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_19"
(INFO:VEC_569A) Cycle 457 ChainIndex=97 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_20"
(INFO:VEC_569A) Cycle 458 ChainIndex=98 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_21"
(INFO:VEC_569A) Cycle 459 ChainIndex=99 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_22"
(INFO:VEC_569A) Cycle 460 ChainIndex=100 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_23"
(INFO:VEC_569A) Cycle 461 ChainIndex=101 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_24"
(INFO:VEC_569A) Cycle 462 ChainIndex=102 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_25"
(INFO:VEC_569A) Cycle 463 ChainIndex=103 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_26"
(INFO:VEC_569A) Cycle 464 ChainIndex=104 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_27"
(INFO:VEC_569A) Cycle 465 ChainIndex=105 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_28"
(INFO:VEC_569A) Cycle 466 ChainIndex=106 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_29"
(INFO:VEC_569A) Cycle 467 ChainIndex=107 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_30"
(INFO:VEC_569A) Cycle 468 ChainIndex=108 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_31"
(INFO:VEC_569A) Cycle 469 ChainIndex=109 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_32"
(INFO:VEC_569A) Cycle 470 ChainIndex=110 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_33"
(INFO:VEC_569A) Cycle 471 ChainIndex=111 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_34"
(INFO:VEC_569A) Cycle 472 ChainIndex=112 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_35"
(INFO:VEC_569A) Cycle 473 ChainIndex=113 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_36"
(INFO:VEC_569A) Cycle 474 ChainIndex=114 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_37"
(INFO:VEC_569A) Cycle 475 ChainIndex=115 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_38"
(INFO:VEC_569A) Cycle 476 ChainIndex=116 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_39"
(INFO:VEC_569A) Cycle 477 ChainIndex=117 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_40"
(INFO:VEC_569A) Cycle 478 ChainIndex=118 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_41"
(INFO:VEC_569A) Cycle 479 ChainIndex=119 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_42"
(INFO:VEC_569A) Cycle 480 ChainIndex=120 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_43"
(INFO:VEC_569A) Cycle 481 ChainIndex=121 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_44"
(INFO:VEC_569A) Cycle 482 ChainIndex=122 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_45"
(INFO:VEC_569A) Cycle 483 ChainIndex=123 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_46"
(INFO:VEC_569A) Cycle 484 ChainIndex=124 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_47"
(INFO:VEC_569A) Cycle 485 ChainIndex=125 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_48"
(INFO:VEC_569A) Cycle 486 ChainIndex=126 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_49"
(INFO:VEC_569A) Cycle 487 ChainIndex=127 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_50"
(INFO:VEC_569A) Cycle 488 ChainIndex=128 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_58"
(INFO:VEC_569A) Cycle 489 ChainIndex=129 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_59"
(INFO:VEC_569A) Cycle 490 ChainIndex=130 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_60"
(INFO:VEC_569A) Cycle 491 ChainIndex=131 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_61"
(INFO:VEC_569A) Cycle 492 ChainIndex=132 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_62"
(INFO:VEC_569A) Cycle 493 ChainIndex=133 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_63"
(INFO:VEC_569A) Cycle 494 ChainIndex=134 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_64"
(INFO:VEC_569A) Cycle 495 ChainIndex=135 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_65"
(INFO:VEC_569A) Cycle 496 ChainIndex=136 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_66"
(INFO:VEC_569A) Cycle 497 ChainIndex=137 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_67"
(INFO:VEC_569A) Cycle 498 ChainIndex=138 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_68"
(INFO:VEC_569A) Cycle 499 ChainIndex=139 Retaining value 10'h000 --> 10'h000 for field="u0/jtag_reshift_segment_id"
(INFO:VEC_569A) Cycle 509 ChainIndex=149 Retaining value 4'h0 --> 4'h0 for field="u0/current_state_reshift_segment"
(INFO:VEC_569A) Cycle 513 ChainIndex=153 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_seshift_segment"
(INFO:VEC_569A) Cycle 514 ChainIndex=154 Retaining value 4'h0 --> 4'h0 for field="u0/current_state_seshift_segment"
(INFO:VEC_569A) Cycle 518 ChainIndex=158 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h0"
(INFO:VEC_569A) Cycle 521 ChainIndex=161 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h1"
(INFO:VEC_569A) Cycle 524 ChainIndex=164 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h2"
(INFO:VEC_569A) Cycle 527 ChainIndex=167 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h3"
(INFO:VEC_569A) Cycle 530 ChainIndex=170 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h8"
(INFO:VEC_569A) Cycle 533 ChainIndex=173 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h6"
(INFO:VEC_569A) Cycle 536 ChainIndex=176 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h7"
(INFO:VEC_569A) Cycle 539 ChainIndex=179 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h4"
(INFO:VEC_569A) Cycle 542 ChainIndex=182 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h5"
(INFO:VEC_569A) Cycle 545 ChainIndex=185 Retaining value 1'h1 --> 1'h1 for field="u0/burn_and_check_status"
(INFO:VEC_301) Cycle 546 ChainIndex=186 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 546 ChainIndex=186 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 547 ChainIndex=187 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 547 ChainIndex=187 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 548 ChainIndex=188 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_CMD"
(INFO:VEC_569A) Cycle 548 ChainIndex=188 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 549 ChainIndex=189 Retaining value 1'h0 --> 1'h0 for field="sha_cal_start"
(INFO:VEC_569A) Cycle 550 ChainIndex=190 Retaining value 1'h0 --> 1'h0 for field="sha_cal_ready_status"
(INFO:VEC_300A) Cycle 551 ChainIndex=191 Programming value 1'h0 --> 1'h1 for field="trng_enable"
(INFO:VEC_569A) Cycle 552 ChainIndex=192 Retaining value 1'h0 --> 1'h0 for field="failed_unlock"
(INFO:VEC_569A) Cycle 553 ChainIndex=193 Retaining value 4'h0 --> 4'h0 for field="reserved"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 1
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 1
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 563
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 2
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 563
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "deassert_reset"...
INFO: de-assert chip reset pin: erot_reset_n...
(INFO:VEC_308) Cycle 563, Pin "erot_reset_n", WFC changes '0' -> '1'.
INFO: disable glitch checker
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 2
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 1 TCK cycles at cycle 563 (deassert_reset)
(INFO:VEC_554) VERSE: 1 TCK cycle(s) remain to wait.
(INFO:VEC_313) TN->PLI: force tb.TB_clock_glitch_mon_active 0 0 0
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 2
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 564
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 3
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 564
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "fuse_wait"...
INFO: Wait for fuse read
INFO: Force fuse sense done ,so we won't need to wait for fuse loading
(INFO:VEC_313) TN->PLI: force tb.TB_fuse_valid_force 1 0 0
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:400.000ns test_cycle:200 tck_cycle:200
(INFO:VEC_376) Cycle Info: waitRti (start@564, end@763) = 200 cycles. Accumulated 200 cycles (the number of TCK cycles stay on RTI state = 200).
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 3
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 3
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 764
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 4
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 764
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "check_fuse_valid"...
u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE
test_name :jtagtest.j2h
INFO: Check fuse sense status before executing unlock sequence
INFO: Force fuse sense done, then no need to check
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 4
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 764
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 5
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 764
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "bypass_cluster"...
all_chiplet_list  u_sra_sys0/testmaster u_sra_sys0/SRA_SYS0_1500_wrapper u_sra_top0/SRA_TOP0_1500_wrapper
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 5
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 5
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 764
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 6
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 764
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "unlock_jtag"...
(INFO:VEC_764) JKEY (unlock_jtag): unlocking with security type HMAC_C_M440_OEMSIG
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 764  shift_ir 25(21____) 010828____
        shift_ir_binary 000010000100000101000____
(INFO:VEC_301) Cycle 772 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 772 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 773 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 773 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 774 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 774 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 775 ChainIndex=7 Programming value 8'h2a --> 8'h05 for field="wir"
(INFO:VEC_301) Cycle 783 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 783 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 784 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 785 ChainIndex=17 Programming value 8'h09 --> 8'h08 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 795. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/JTAG_SEC_CFG, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 795  shift_dr 21(17____) 1ffff____
        expected XXXXXXXXXXXXXXXXX____
        shift_dr_binary 11111111111111111____
        shift_dr_mask UUUUUUUUUUUUUUUU1____
(INFO:VEC_301) Cycle 802 ChainIndex=4 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_CFG"
(INFO:VEC_300A) Cycle 803 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="en_scan_dump"
(INFO:VEC_300A) Cycle 804 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="en_atpg_scan"
(INFO:VEC_300A) Cycle 805 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="en_ram_dump"
(INFO:VEC_300A) Cycle 806 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="en_hbm"
(INFO:VEC_300A) Cycle 807 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="en_iobist"
(INFO:VEC_300A) Cycle 808 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="en_boundary_scan"
(INFO:VEC_300A) Cycle 809 ChainIndex=11 Programming value 1'h0 --> 1'h1 for field="en_wbr"
(INFO:VEC_300A) Cycle 810 ChainIndex=12 Programming value 1'h0 --> 1'h1 for field="en_jtag2host"
(INFO:VEC_300A) Cycle 811 ChainIndex=13 Programming value 1'h0 --> 1'h1 for field="en_top_fs"
(INFO:VEC_300A) Cycle 812 ChainIndex=14 Programming value 1'h0 --> 1'h1 for field="en_obs_secure"
(INFO:VEC_300A) Cycle 813 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="en_fuse_secure"
(INFO:VEC_300A) Cycle 814 ChainIndex=16 Programming value 1'h0 --> 1'h1 for field="en_sec_mode"
(INFO:VEC_300A) Cycle 815 ChainIndex=17 Programming value 1'h0 --> 1'h1 for field="en_non_critical_regs"
(INFO:VEC_300A) Cycle 816 ChainIndex=18 Programming value 1'h0 --> 1'h1 for field="en_ist_debug"
(INFO:VEC_300A) Cycle 817 ChainIndex=19 Programming value 1'h0 --> 1'h1 for field="reserved"
(INFO:VEC_300A) Cycle 818 ChainIndex=20 Programming value 1'h0 --> 1'h1 for field="global_enable"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=fuse2all_fuse_outputs_valid Tag=CAT1_secSHA2_SYS_STATUS_NONSECURE_fuse2all_fuse_outputs_valid.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=fuse2all_fuse_outputs_valid_inv Tag=CAT1_secSHA2_SYS_STATUS_NONSECURE_fuse2all_fuse_outputs_valid.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=jtag_secureId_valid Tag=CAT1_secSHA2_SYS_STATUS_NONSECURE_jtag_secureId_valid.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=oem_key_enable Tag=CAT1_secSHA2_SYS_STATUS_NONSECURE_oem_key_enable.
(INFO:VEC_613B) Programming for program group ""
    cycle 825  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 833 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 833 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 834 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 835 ChainIndex=6 Programming value 8'h08 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = ON.
    cycle 845  shift_ir 16(12____) 8d0____
        shift_ir_binary 100011010000____
(INFO:VEC_301) Cycle 853 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 853 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 854 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 854 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 855 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 855 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 856 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 857 ChainIndex=8 Programming value 8'h05 --> 8'h8d for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 867. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/SYS_STATUS_NONSECURE
    cycle 867  shift_dr 21 000000
        expected XXXXXXXXXXXXXXXXXXXXX
        shift_dr_binary 000000000000000000000
        shift_dr_mask UUUUUUUUUUUUUUUUUUUUU
(INFO:VEC_301) Cycle 870 ChainIndex=0 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE"
(INFO:VEC_569A) Cycle 870 ChainIndex=0 Retaining value 1'h0 --> 1'h0 for field="earlyl1cold_rstn"
(INFO:VEC_569A) Cycle 871 ChainIndex=1 Retaining value 1'h0 --> 1'h0 for field="earlyl1warm_rstn"
(INFO:VEC_569A) Cycle 872 ChainIndex=2 Retaining value 1'h0 --> 1'h0 for field="earlyl2cold_rstn"
(INFO:VEC_569A) Cycle 873 ChainIndex=3 Retaining value 1'h0 --> 1'h0 for field="prebootl2warm_rstn"
(INFO:VEC_569A) Cycle 874 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="pmc2dfd_reset_detector"
(INFO:VEC_569A) Cycle 875 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="pmc2dfd_reset_detector_shadow_inv"
(INFO:VEC_569A) Cycle 876 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="dft2dfd_reset_detector"
(INFO:VEC_569A) Cycle 877 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dft2dfd_reset_detector_shadow_inv"
(INFO:VEC_569A) Cycle 878 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="production_mode"
(INFO:VEC_569A) Cycle 879 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="production_mode_inv"
(INFO:VEC_569A) Cycle 880 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="fuse2all_fuse_outputs_valid"
(INFO:VEC_569A) Cycle 881 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="fuse2all_fuse_outputs_valid_inv"
(INFO:VEC_569A) Cycle 882 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="global_deviceen"
(INFO:VEC_300A) Cycle 883 ChainIndex=13 Programming value 1'h1 --> 1'h0 for field="global_jtag_enable"
(INFO:VEC_569A) Cycle 884 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="fuse_valid_AON"
(INFO:VEC_569A) Cycle 885 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="jtag_secureId_valid"
(INFO:VEC_569A) Cycle 886 ChainIndex=16 Retaining value 2'h0 --> 2'h0 for field="zeroize_status"
(INFO:VEC_569A) Cycle 888 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="oem_key_enable"
(INFO:VEC_569A) Cycle 889 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="fuse_reshift_status"
(INFO:VEC_569A) Cycle 890 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="enable_cr_jtag_security"
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=earlyl1cold_rstn Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=earlyl1warm_rstn Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=earlyl2cold_rstn Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=prebootl2warm_rstn Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=pmc2dfd_reset_detector Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=pmc2dfd_reset_detector_shadow_inv Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=dft2dfd_reset_detector Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=dft2dfd_reset_detector_shadow_inv Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=production_mode Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=production_mode_inv Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=fuse2all_fuse_outputs_valid Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=fuse2all_fuse_outputs_valid_inv Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=global_deviceen Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=global_jtag_enable Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=fuse_valid_AON Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=jtag_secureId_valid Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=zeroize_status Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=oem_key_enable Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=fuse_reshift_status Tag=<EMPTY>.
(INFO:VEC_250) Tag template set: Register=u_sra_sys0/testmaster/testmaster_cli_inst/SYS_STATUS_NONSECURE Field=enable_cr_jtag_security Tag=<EMPTY>.
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "SYS_STATUS_NONSECURE" field "testmaster_cli_inst_jtag_secureId_valid" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(INFO:VEC_764) jtag_secureID_valid = 1'b0
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 897  shift_ir 16(12____) 090____
        shift_ir_binary 000010010000____
    cycle 919  shift_dr 7(3____) 4____
        expected XXX____
        shift_dr_binary 100____
        shift_dr_mask U11____
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = OFF.
    cycle 931  shift_dr 15(11____) 024____
        expected XXXXXXXXXXX____
        shift_dr_binary 00000100100____
        shift_dr_mask 1111111U111____
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(ERR_CRITICAL:VEC_249B) No fields match regular expression: Register=.*/JTAG_SEC_CHK Field=.*secureid
(ERR_CRITICAL:VEC_249B) No fields match regular expression: Register=.*/JTAG_SEC_CHK Field=.*secureid
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 955  shift_ir 16(12____) 094____
        shift_ir_binary 000010010100____
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
    cycle 977  shift_dr 13(9____) 00b____
        expected XXXXXXXXX____
        shift_dr_binary 000001011____
        shift_dr_mask 1111111U1____
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_764) Wait 500 jtag cycles at unlock sequence.
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 1499  shift_ir 14(10____) 025____
        shift_ir_binary 0000100101____
    cycle 1519  shift_dr 13(9____) 009____
        expected XXXXXXXXX____
        shift_dr_binary 000001001____
        shift_dr_mask 1111111U1____
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_757) Program value contains client_sib or cluster_sib fields and other fields, client_sib or cluster_sib fields will be ignored.
(INFO:VEC_613B) Programming for program group ""
    cycle 1541  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = ON.
    cycle 1561  shift_ir 16(12____) 053____
        shift_ir_binary 000001010011____
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
    cycle 1583  shift_ir 34(30____) 0d8364d9____
        shift_ir_binary 001101100000110110010011011001____
    cycle 1623  shift_dr 13(9____) 1ff____
        expected XXXXXXXXX____
        shift_dr_binary 111111111____
        shift_dr_mask UUU1U1UU1____
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = OFF.
    cycle 1641  shift_ir 34(30____) 3e5f97e5____
        shift_ir_binary 111110010111111001011111100101____
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
    cycle 1681  shift_ir 14(10____) 3e5____
        shift_ir_binary 1111100101____
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
    cycle 1701  shift_dr 21(17____) 00000____
        expected XXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000000000000____
        shift_dr_mask UUUUUUUUUUUUUUUUU____
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_764) JKEY (unlock_jtag): saving sec_cfg to JET internal data.
(INFO:VEC_764) sec_cfg: FFFF
(INFO:VEC_764) en_atpg_scan: 1
(INFO:VEC_764) en_boundary_scan: 1
(INFO:VEC_764) en_fuse_secure: 1
(INFO:VEC_764) en_hbm: 1
(INFO:VEC_764) en_iobist: 1
(INFO:VEC_764) en_ist_debug: 1
(INFO:VEC_764) en_jtag2host: 1
(INFO:VEC_764) en_non_critical_regs: 1
(INFO:VEC_764) en_obs_secure: 1
(INFO:VEC_764) en_ram_dump: 1
(INFO:VEC_764) en_scan_dump: 1
(INFO:VEC_764) en_sec_mode: 1
(INFO:VEC_764) en_top_fs: 1
(INFO:VEC_764) en_wbr: 1
(INFO:VEC_764) global_enable: 1
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 6
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 5000 TCK cycles at cycle 1731 (unlock_jtag)
(INFO:VEC_554) VERSE: 5000 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:10.000us test_cycle:5000 tck_cycle:5000
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 6
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6731
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 7
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6731
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "maths_backbone_program/set_maths_backbone"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 7
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 7
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6731
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 8
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6731
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 8
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 8
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6731
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 9
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6731
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "maths_backbone_program/bypass_maths_backbone"...
::MATHS_ACCESS_START::TEST_INIT::
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 9
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 9
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6731
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 10
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6731
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc"...
WARNING: .*/RG_CTL_VAL .*jtag_val.* does not exist
WARNING: .*/RG_CTL_VAL .*jtag_val_lsclamp_PD_IOVDD_to_PD_VAUXS.* does not exist
WARNING: .*/RG_CTL_VAL .*jtag_val_pcie_reset_precredit_if_.* does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 10
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 10
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6731
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 11
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6731
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "progm_power_lsclamp/lsclamp_mask_programming_non_gpc"...
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
    cycle 6731  shift_ir 14(10____) 015____
        shift_ir_binary 0000010101____
(INFO:VEC_301) Cycle 6739 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 6739 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 6740 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 6740 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 6740 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300A) Cycle 6741 ChainIndex=6 Programming value 8'hf9 --> 8'h05 for field="wir"
    cycle 6751  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 6759 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 6759 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 6760 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 6760 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 6760 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 6761 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = ON.
    cycle 6771  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 6779 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 6779 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 6780 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 6780 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 6780 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 6781 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
WARNING: .*/RG_CTL_MASK .*jtag_mask.* does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 11
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 11
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6791
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 12
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 6791
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "check_unlock"...
INFO: shift_ir and shift_dr for unlock GPC
INFO: Check unlock status
(INFO:VEC_757) Program value contains client_sib or cluster_sib fields and other fields, client_sib or cluster_sib fields will be ignored.
(INFO:VEC_613B) Programming for program group ""
    cycle 6791  shift_ir 16(12____) 053____
        shift_ir_binary 000001010011____
(INFO:VEC_301) Cycle 6799 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 6799 ChainIndex=4 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 6800 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 6800 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 6801 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 6801 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 6802 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 6803 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
    cycle 6813  shift_ir 34(30____) 0d8364d9____
        shift_ir_binary 001101100000110110010011011001____
(INFO:VEC_301) Cycle 6821 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 6821 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 6822 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 6822 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 6823 ChainIndex=6 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 6831 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 6831 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 6832 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 6832 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 6833 ChainIndex=16 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 6841 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 6841 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 6842 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 6843 ChainIndex=26 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/PRG_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 6853  shift_dr 13(9____) 1ff____
        expected XXXXXXXXX____
        shift_dr_binary 111111111____
        shift_dr_mask UUUUU1UU1____
(INFO:VEC_301) Cycle 6860 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 6860 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 6861 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 6861 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 6862 ChainIndex=6 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 6862 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 6863 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 6863 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 6864 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 6864 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 6865 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 6865 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 6866 ChainIndex=10 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 6866 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 6867 ChainIndex=11 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 6867 ChainIndex=11 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 6868 ChainIndex=12 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 6868 ChainIndex=12 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = OFF.
    cycle 6871  shift_ir 34(30____) 3e5f97e5____
        shift_ir_binary 111110010111111001011111100101____
(INFO:VEC_301) Cycle 6879 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 6879 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 6880 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 6880 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 6881 ChainIndex=6 Programming value 8'h36 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 6889 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 6889 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 6890 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 6890 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 6891 ChainIndex=16 Programming value 8'h36 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 6899 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 6899 ChainIndex=24 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 6900 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 6901 ChainIndex=26 Programming value 8'h36 --> 8'hf9 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
    cycle 6911  shift_ir 14(10____) 3e5____
        shift_ir_binary 1111100101____
(INFO:VEC_301) Cycle 6919 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 6919 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 6920 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 6920 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 6920 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 6921 ChainIndex=6 Retaining value 8'hf9 --> 8'hf9 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 6931. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/JTAG_SEC_UNLOCK_STATUS, u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 6931  shift_dr 21(17____) 00000____
        expected XXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000000000000____
        shift_dr_mask UUUUUUUUUUUUUUUUU____
(INFO:VEC_301) Cycle 6938 ChainIndex=4 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_UNLOCK_STATUS", "u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS", "u_sra_top0/SRA_TOP0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS"
(INFO:VEC_569A) Cycle 6938 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="bypass"
(INFO:VEC_569A) Cycle 6939 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="scan_dump_unlock_status"
(INFO:VEC_569A) Cycle 6940 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="atpg_scan_unlock_status"
(INFO:VEC_569A) Cycle 6941 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="ram_dump_unlock_status"
(INFO:VEC_569A) Cycle 6942 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="hbm_unlock_status"
(INFO:VEC_569A) Cycle 6943 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="iobist_unlock_status"
(INFO:VEC_569A) Cycle 6944 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="boundary_scan_unlock_status"
(INFO:VEC_569A) Cycle 6945 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="wbr_unlock_status"
(INFO:VEC_569A) Cycle 6946 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="jtag2host_unlock_status"
(INFO:VEC_569A) Cycle 6947 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="top_fs_unlock_status"
(INFO:VEC_569A) Cycle 6948 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="obs_secure_unlock_status"
(INFO:VEC_569A) Cycle 6949 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="fuse_secure_unlock_status"
(INFO:VEC_569A) Cycle 6950 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="sec_mode_unlock_status"
(INFO:VEC_569A) Cycle 6951 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="non_critical_regs_unlock_status"
(INFO:VEC_569A) Cycle 6952 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="ist_debug_unlock_status"
(INFO:VEC_569A) Cycle 6953 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="reserved_unlock_status"
(INFO:VEC_569A) Cycle 6954 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="global_enable_unlock_status"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 6961  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 6969 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 6969 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 6970 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 6970 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 6970 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300A) Cycle 6971 ChainIndex=6 Programming value 8'hf9 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
    cycle 6981  shift_ir 16(12____) 360____
        shift_ir_binary 001101100000____
(INFO:VEC_301) Cycle 6989 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 6989 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 6990 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 6990 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 6991 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 6991 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 6992 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 6993 ChainIndex=8 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 7003  shift_dr 7(3____) 7____
        expected XXX____
        shift_dr_binary 111____
        shift_dr_mask UUU____
(INFO:VEC_301) Cycle 7010 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 7010 ChainIndex=4 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 7011 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 7011 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 7012 ChainIndex=6 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 7012 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
    cycle 7015  shift_ir 34(30____) 3e4f97e5____
        shift_ir_binary 111110010011111001011111100101____
(INFO:VEC_301) Cycle 7023 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7023 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 7024 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 7024 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 7025 ChainIndex=6 Programming value 8'h05 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 7033 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7033 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 7034 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 7034 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 7035 ChainIndex=16 Programming value 8'h05 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 7043 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 7043 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 7044 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 7045 ChainIndex=26 Programming value 8'h36 --> 8'hf9 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 7055. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/JTAG_SEC_UNLOCK_STATUS, u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 7055  shift_dr 57(53____) 00001000040001____
        expected 1111111111111111X1111111111111111XX1111111111111111XX____
        shift_dr_binary 00000000000000001000000000000000001000000000000000001____
        shift_dr_mask 11111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 7062 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7062 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 7063 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS"
(INFO:VEC_569A) Cycle 7063 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="bypass"
(INFO:VEC_569A) Cycle 7064 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="scan_dump_unlock_status"
(INFO:VEC_569A) Cycle 7065 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="atpg_scan_unlock_status"
(INFO:VEC_569A) Cycle 7066 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="ram_dump_unlock_status"
(INFO:VEC_569A) Cycle 7067 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="hbm_unlock_status"
(INFO:VEC_569A) Cycle 7068 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="iobist_unlock_status"
(INFO:VEC_569A) Cycle 7069 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="boundary_scan_unlock_status"
(INFO:VEC_569A) Cycle 7070 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="wbr_unlock_status"
(INFO:VEC_569A) Cycle 7071 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="jtag2host_unlock_status"
(INFO:VEC_569A) Cycle 7072 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="top_fs_unlock_status"
(INFO:VEC_569A) Cycle 7073 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="obs_secure_unlock_status"
(INFO:VEC_569A) Cycle 7074 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="fuse_secure_unlock_status"
(INFO:VEC_569A) Cycle 7075 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="sec_mode_unlock_status"
(INFO:VEC_569A) Cycle 7076 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="non_critical_regs_unlock_status"
(INFO:VEC_569A) Cycle 7077 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="ist_debug_unlock_status"
(INFO:VEC_569A) Cycle 7078 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="reserved_unlock_status"
(INFO:VEC_569A) Cycle 7079 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="global_enable_unlock_status"
(INFO:VEC_301) Cycle 7080 ChainIndex=22 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7080 ChainIndex=22 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 7081 ChainIndex=23 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_SEC_UNLOCK_STATUS"
(INFO:VEC_569A) Cycle 7081 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="bypass"
(INFO:VEC_569A) Cycle 7082 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="scan_dump_unlock_status"
(INFO:VEC_569A) Cycle 7083 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="atpg_scan_unlock_status"
(INFO:VEC_569A) Cycle 7084 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="ram_dump_unlock_status"
(INFO:VEC_569A) Cycle 7085 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="hbm_unlock_status"
(INFO:VEC_569A) Cycle 7086 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="iobist_unlock_status"
(INFO:VEC_569A) Cycle 7087 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="boundary_scan_unlock_status"
(INFO:VEC_569A) Cycle 7088 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="wbr_unlock_status"
(INFO:VEC_569A) Cycle 7089 ChainIndex=31 Retaining value 1'h0 --> 1'h0 for field="jtag2host_unlock_status"
(INFO:VEC_569A) Cycle 7090 ChainIndex=32 Retaining value 1'h0 --> 1'h0 for field="top_fs_unlock_status"
(INFO:VEC_569A) Cycle 7091 ChainIndex=33 Retaining value 1'h0 --> 1'h0 for field="obs_secure_unlock_status"
(INFO:VEC_569A) Cycle 7092 ChainIndex=34 Retaining value 1'h0 --> 1'h0 for field="fuse_secure_unlock_status"
(INFO:VEC_569A) Cycle 7093 ChainIndex=35 Retaining value 1'h0 --> 1'h0 for field="sec_mode_unlock_status"
(INFO:VEC_569A) Cycle 7094 ChainIndex=36 Retaining value 1'h0 --> 1'h0 for field="non_critical_regs_unlock_status"
(INFO:VEC_569A) Cycle 7095 ChainIndex=37 Retaining value 1'h0 --> 1'h0 for field="ist_debug_unlock_status"
(INFO:VEC_569A) Cycle 7096 ChainIndex=38 Retaining value 1'h0 --> 1'h0 for field="reserved_unlock_status"
(INFO:VEC_569A) Cycle 7097 ChainIndex=39 Retaining value 1'h0 --> 1'h0 for field="global_enable_unlock_status"
(INFO:VEC_301) Cycle 7098 ChainIndex=40 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/JTAG_SEC_UNLOCK_STATUS"
(INFO:VEC_569A) Cycle 7098 ChainIndex=40 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 7099 ChainIndex=41 Retaining value 1'h0 --> 1'h0 for field="scan_dump_unlock_status"
(INFO:VEC_569A) Cycle 7100 ChainIndex=42 Retaining value 1'h0 --> 1'h0 for field="atpg_scan_unlock_status"
(INFO:VEC_569A) Cycle 7101 ChainIndex=43 Retaining value 1'h0 --> 1'h0 for field="ram_dump_unlock_status"
(INFO:VEC_569A) Cycle 7102 ChainIndex=44 Retaining value 1'h0 --> 1'h0 for field="hbm_unlock_status"
(INFO:VEC_569A) Cycle 7103 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="iobist_unlock_status"
(INFO:VEC_569A) Cycle 7104 ChainIndex=46 Retaining value 1'h0 --> 1'h0 for field="boundary_scan_unlock_status"
(INFO:VEC_569A) Cycle 7105 ChainIndex=47 Retaining value 1'h0 --> 1'h0 for field="wbr_unlock_status"
(INFO:VEC_569A) Cycle 7106 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="jtag2host_unlock_status"
(INFO:VEC_569A) Cycle 7107 ChainIndex=49 Retaining value 1'h0 --> 1'h0 for field="top_fs_unlock_status"
(INFO:VEC_569A) Cycle 7108 ChainIndex=50 Retaining value 1'h0 --> 1'h0 for field="obs_secure_unlock_status"
(INFO:VEC_569A) Cycle 7109 ChainIndex=51 Retaining value 1'h0 --> 1'h0 for field="fuse_secure_unlock_status"
(INFO:VEC_569A) Cycle 7110 ChainIndex=52 Retaining value 1'h0 --> 1'h0 for field="sec_mode_unlock_status"
(INFO:VEC_569A) Cycle 7111 ChainIndex=53 Retaining value 1'h0 --> 1'h0 for field="non_critical_regs_unlock_status"
(INFO:VEC_569A) Cycle 7112 ChainIndex=54 Retaining value 1'h0 --> 1'h0 for field="ist_debug_unlock_status"
(INFO:VEC_569A) Cycle 7113 ChainIndex=55 Retaining value 1'h0 --> 1'h0 for field="reserved_unlock_status"
(INFO:VEC_569A) Cycle 7114 ChainIndex=56 Retaining value 1'h0 --> 1'h0 for field="global_enable_unlock_status"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 12
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 12
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7121
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 13
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7121
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "gate_priv_signals"...
INFO: Program gate_priv_signals to 1, to gate X from priv logic
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE Field=u0/gate_priv_signals Range=[0:0] Value=1'b1.
INFO: Now set_tag_template .*JTAG_FUSE_NONSECURE  .*gate_priv_signals to CAT3_gate_priv_signals
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 13
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 7121  shift_ir 34(30____) 014f97e4____
        shift_ir_binary 000001010011111001011111100100____
(INFO:VEC_301) Cycle 7129 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 7129 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 7130 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 7130 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_569A) Cycle 7131 ChainIndex=6 Retaining value 8'hf9 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 7139 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7139 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 7140 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 7140 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_569A) Cycle 7141 ChainIndex=16 Retaining value 8'hf9 --> 8'hf9 for field="wir"
(INFO:VEC_301) Cycle 7149 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 7149 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 7150 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_300A) Cycle 7151 ChainIndex=26 Programming value 8'hf9 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
    cycle 7161  shift_ir 25(21____) 00a956____
        shift_ir_binary 000001010100101010110____
(INFO:VEC_301) Cycle 7169 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7169 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 7170 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7170 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 7171 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 7171 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_300A) Cycle 7172 ChainIndex=7 Programming value 8'hf9 --> 8'h2a for field="wir"
(INFO:VEC_301) Cycle 7180 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 7180 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 7181 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 7182 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 7192. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_NONSECURE, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 7192  shift_dr 183(179____) 400000000000000000000000000000000018000000001____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000001____
        shift_dr_mask 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111U111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 7199 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE"
(INFO:VEC_569A) Cycle 7200 ChainIndex=5 Retaining value 32'h00000000 --> 32'h00000000 for field="u0/jtag_ecid_data"
(INFO:VEC_569A) Cycle 7232 ChainIndex=37 Retaining value 4'h0 --> 4'h0 for field="u0/jtag_ecid_chip_option_offset"
(INFO:VEC_569A) Cycle 7236 ChainIndex=41 Retaining value 1'h0 --> 1'h0 for field="u0/fuse2all_fuse_outputs_valid_status"
(INFO:VEC_569A) Cycle 7237 ChainIndex=42 Retaining value 1'h0 --> 1'h0 for field="u0/fuse2all_fuses_sensed_status"
(INFO:VEC_569A) Cycle 7238 ChainIndex=43 Retaining value 1'h1 --> 1'h1 for field="u0/gate_priv_signals"
(INFO:VEC_569A) Cycle 7239 ChainIndex=44 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_skip_ram_repair"
(INFO:VEC_569A) Cycle 7240 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_reset_"
(INFO:VEC_569A) Cycle 7241 ChainIndex=46 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_jtag_clk_ungate_req"
(INFO:VEC_569A) Cycle 7242 ChainIndex=47 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_clk_stopped"
(INFO:VEC_569A) Cycle 7243 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="u0/early_reshift_clk_switch_req"
(INFO:VEC_569A) Cycle 7244 ChainIndex=49 Retaining value 1'h0 --> 1'h0 for field="u0/reshift_clk_switch_ack"
(INFO:VEC_569A) Cycle 7245 ChainIndex=50 Retaining value 1'h0 --> 1'h0 for field="u0/hw_trig_reshift_segment"
(INFO:VEC_569A) Cycle 7246 ChainIndex=51 Retaining value 5'h00 --> 5'h00 for field="u0/fusectrl_current_state"
(INFO:VEC_569A) Cycle 7251 ChainIndex=56 Retaining value 4'h0 --> 4'h0 for field="u0/decomp_current_state"
(INFO:VEC_569A) Cycle 7255 ChainIndex=60 Retaining value 7'h00 --> 7'h00 for field="u0/intfc_current_state"
(INFO:VEC_569A) Cycle 7262 ChainIndex=67 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_init_sense_done"
(INFO:VEC_569A) Cycle 7263 ChainIndex=68 Retaining value 1'h0 --> 1'h0 for field="u0/normal_sense_done"
(INFO:VEC_569A) Cycle 7264 ChainIndex=69 Retaining value 1'h0 --> 1'h0 for field="u0/fpf_sense_done"
(INFO:VEC_569A) Cycle 7265 ChainIndex=70 Retaining value 1'h0 --> 1'h0 for field="u0/record_sense_done"
(INFO:VEC_569A) Cycle 7266 ChainIndex=71 Retaining value 1'h0 --> 1'h0 for field="u0/iff_sense_done"
(INFO:VEC_569A) Cycle 7267 ChainIndex=72 Retaining value 1'h0 --> 1'h0 for field="u0/fsp_sense_done"
(INFO:VEC_569A) Cycle 7268 ChainIndex=73 Retaining value 4'h0 --> 4'h0 for field="u0/sorter_current_state"
(INFO:VEC_569A) Cycle 7272 ChainIndex=77 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_3"
(INFO:VEC_569A) Cycle 7273 ChainIndex=78 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_4"
(INFO:VEC_569A) Cycle 7274 ChainIndex=79 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_5"
(INFO:VEC_569A) Cycle 7275 ChainIndex=80 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_6"
(INFO:VEC_569A) Cycle 7276 ChainIndex=81 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_7"
(INFO:VEC_569A) Cycle 7277 ChainIndex=82 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_8"
(INFO:VEC_569A) Cycle 7278 ChainIndex=83 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_9"
(INFO:VEC_569A) Cycle 7279 ChainIndex=84 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_10"
(INFO:VEC_569A) Cycle 7280 ChainIndex=85 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_11"
(INFO:VEC_569A) Cycle 7281 ChainIndex=86 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_12"
(INFO:VEC_569A) Cycle 7282 ChainIndex=87 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_13"
(INFO:VEC_569A) Cycle 7283 ChainIndex=88 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_14"
(INFO:VEC_569A) Cycle 7284 ChainIndex=89 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_15"
(INFO:VEC_569A) Cycle 7285 ChainIndex=90 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_16"
(INFO:VEC_569A) Cycle 7286 ChainIndex=91 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_17"
(INFO:VEC_569A) Cycle 7287 ChainIndex=92 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_18"
(INFO:VEC_569A) Cycle 7288 ChainIndex=93 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_19"
(INFO:VEC_569A) Cycle 7289 ChainIndex=94 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_20"
(INFO:VEC_569A) Cycle 7290 ChainIndex=95 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_21"
(INFO:VEC_569A) Cycle 7291 ChainIndex=96 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_22"
(INFO:VEC_569A) Cycle 7292 ChainIndex=97 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_23"
(INFO:VEC_569A) Cycle 7293 ChainIndex=98 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_24"
(INFO:VEC_569A) Cycle 7294 ChainIndex=99 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_25"
(INFO:VEC_569A) Cycle 7295 ChainIndex=100 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_26"
(INFO:VEC_569A) Cycle 7296 ChainIndex=101 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_27"
(INFO:VEC_569A) Cycle 7297 ChainIndex=102 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_28"
(INFO:VEC_569A) Cycle 7298 ChainIndex=103 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_29"
(INFO:VEC_569A) Cycle 7299 ChainIndex=104 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_30"
(INFO:VEC_569A) Cycle 7300 ChainIndex=105 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_31"
(INFO:VEC_569A) Cycle 7301 ChainIndex=106 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_32"
(INFO:VEC_569A) Cycle 7302 ChainIndex=107 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_33"
(INFO:VEC_569A) Cycle 7303 ChainIndex=108 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_34"
(INFO:VEC_569A) Cycle 7304 ChainIndex=109 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_35"
(INFO:VEC_569A) Cycle 7305 ChainIndex=110 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_36"
(INFO:VEC_569A) Cycle 7306 ChainIndex=111 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_37"
(INFO:VEC_569A) Cycle 7307 ChainIndex=112 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_38"
(INFO:VEC_569A) Cycle 7308 ChainIndex=113 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_39"
(INFO:VEC_569A) Cycle 7309 ChainIndex=114 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_40"
(INFO:VEC_569A) Cycle 7310 ChainIndex=115 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_41"
(INFO:VEC_569A) Cycle 7311 ChainIndex=116 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_42"
(INFO:VEC_569A) Cycle 7312 ChainIndex=117 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_43"
(INFO:VEC_569A) Cycle 7313 ChainIndex=118 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_44"
(INFO:VEC_569A) Cycle 7314 ChainIndex=119 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_45"
(INFO:VEC_569A) Cycle 7315 ChainIndex=120 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_46"
(INFO:VEC_569A) Cycle 7316 ChainIndex=121 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_47"
(INFO:VEC_569A) Cycle 7317 ChainIndex=122 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_48"
(INFO:VEC_569A) Cycle 7318 ChainIndex=123 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_49"
(INFO:VEC_569A) Cycle 7319 ChainIndex=124 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_50"
(INFO:VEC_569A) Cycle 7320 ChainIndex=125 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_58"
(INFO:VEC_569A) Cycle 7321 ChainIndex=126 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_59"
(INFO:VEC_569A) Cycle 7322 ChainIndex=127 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_60"
(INFO:VEC_569A) Cycle 7323 ChainIndex=128 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_61"
(INFO:VEC_569A) Cycle 7324 ChainIndex=129 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_62"
(INFO:VEC_569A) Cycle 7325 ChainIndex=130 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_63"
(INFO:VEC_569A) Cycle 7326 ChainIndex=131 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_64"
(INFO:VEC_569A) Cycle 7327 ChainIndex=132 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_65"
(INFO:VEC_569A) Cycle 7328 ChainIndex=133 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_66"
(INFO:VEC_569A) Cycle 7329 ChainIndex=134 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_67"
(INFO:VEC_569A) Cycle 7330 ChainIndex=135 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_68"
(INFO:VEC_569A) Cycle 7331 ChainIndex=136 Retaining value 10'h000 --> 10'h000 for field="u0/jtag_reshift_segment_id"
(INFO:VEC_569A) Cycle 7341 ChainIndex=146 Retaining value 4'h0 --> 4'h0 for field="u0/current_state_reshift_segment"
(INFO:VEC_569A) Cycle 7345 ChainIndex=150 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_seshift_segment"
(INFO:VEC_569A) Cycle 7346 ChainIndex=151 Retaining value 4'h0 --> 4'h0 for field="u0/current_state_seshift_segment"
(INFO:VEC_569A) Cycle 7350 ChainIndex=155 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h0"
(INFO:VEC_569A) Cycle 7353 ChainIndex=158 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h1"
(INFO:VEC_569A) Cycle 7356 ChainIndex=161 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h2"
(INFO:VEC_569A) Cycle 7359 ChainIndex=164 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h3"
(INFO:VEC_569A) Cycle 7362 ChainIndex=167 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h8"
(INFO:VEC_569A) Cycle 7365 ChainIndex=170 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h6"
(INFO:VEC_569A) Cycle 7368 ChainIndex=173 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h7"
(INFO:VEC_569A) Cycle 7371 ChainIndex=176 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h4"
(INFO:VEC_569A) Cycle 7374 ChainIndex=179 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h5"
(INFO:VEC_569A) Cycle 7377 ChainIndex=182 Retaining value 1'h1 --> 1'h1 for field="u0/burn_and_check_status"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 13
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7384
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 14
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7384
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "fuseless_fuse_jtag_override"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 14
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 14
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7384
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 15
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7384
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "fuse_jtag_global_fuse_mask"...
INFO: Confirmed with Jae/Sitara, newly add program for JTAG_FUSE_CTRL/jtag_global_fuse_mask
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL Field=u0/jtag_global_fuse_mask Range=[0:0] Value=1'b1.
INFO: ps18_latch setting in JTAG_FUSE_CTRL requested by bug 3120633 ,luole follow michael in bug 3120633
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL Field=u0/jtag_ps18_latch_select Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL Field=u0/jtag_ps18_latch_reset Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL Field=u0/jtag_ps18_latch_set Range=[0:0] Value=1'b1.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 15
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 7384  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 7392 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 7392 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 7393 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 7393 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 7393 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 7394 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 7394 ChainIndex=6 Programming value 8'h2a --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
    cycle 7404  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 7412 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7412 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 7413 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 7413 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 7414 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 7414 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 7415 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 7416 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 7426  shift_ir 25(21____) 00a17a____
        shift_ir_binary 000001010000101111010____
(INFO:VEC_301) Cycle 7434 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7434 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 7435 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7435 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 7436 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 7436 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 7437 ChainIndex=7 Programming value 8'h05 --> 8'h2f for field="wir"
(INFO:VEC_301) Cycle 7445 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 7445 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 7446 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 7447 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 7457  shift_dr 11(7____) 0a____
        expected XXXXXXX____
        shift_dr_binary 0001010____
        shift_dr_mask 111U111____
(INFO:VEC_301) Cycle 7464 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7464 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 7465 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7465 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 7466 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 7466 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 7467 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 7467 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 7468 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 7468 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 7469 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 7469 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 7470 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 7470 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 7473. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_CTRL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 7473  shift_dr 267(263____) 00f00000000000000000000000800000000000000000000000000000000000000a____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010____
        shift_dr_mask 1111111UUUU111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 7480 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7480 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 7481 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7481 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 7482 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 7482 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 7483 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL"
(INFO:VEC_569A) Cycle 7483 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 7484 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_direct_access_en"
(INFO:VEC_569A) Cycle 7485 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_ps"
(INFO:VEC_569A) Cycle 7486 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_cs"
(INFO:VEC_569A) Cycle 7487 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_load"
(INFO:VEC_569A) Cycle 7488 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pgen"
(INFO:VEC_569A) Cycle 7489 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_strobe"
(INFO:VEC_569A) Cycle 7490 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_controls_fuse"
(INFO:VEC_569A) Cycle 7491 ChainIndex=15 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_fusectrl_cmd"
(INFO:VEC_569A) Cycle 7493 ChainIndex=17 Retaining value 11'h000 --> 11'h000 for field="u0/jtag_fuse_addr"
(INFO:VEC_569A) Cycle 7504 ChainIndex=28 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsur_max"
(INFO:VEC_569A) Cycle 7512 ChainIndex=36 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsur_fuseout"
(INFO:VEC_569A) Cycle 7520 ChainIndex=44 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thr_max"
(INFO:VEC_569A) Cycle 7528 ChainIndex=52 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_rd"
(INFO:VEC_569A) Cycle 7544 ChainIndex=68 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_max"
(INFO:VEC_569A) Cycle 7552 ChainIndex=76 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_addr"
(INFO:VEC_569A) Cycle 7560 ChainIndex=84 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_addr"
(INFO:VEC_569A) Cycle 7568 ChainIndex=92 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_ps"
(INFO:VEC_569A) Cycle 7576 ChainIndex=100 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_pgm"
(INFO:VEC_569A) Cycle 7592 ChainIndex=116 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps"
(INFO:VEC_569A) Cycle 7600 ChainIndex=124 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps09"
(INFO:VEC_569A) Cycle 7608 ChainIndex=132 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_csps"
(INFO:VEC_569A) Cycle 7616 ChainIndex=140 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_force_idle"
(INFO:VEC_569A) Cycle 7617 ChainIndex=141 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_start"
(INFO:VEC_569A) Cycle 7618 ChainIndex=142 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_normal"
(INFO:VEC_569A) Cycle 7619 ChainIndex=143 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_fpf"
(INFO:VEC_569A) Cycle 7620 ChainIndex=144 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_record"
(INFO:VEC_569A) Cycle 7621 ChainIndex=145 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_iff"
(INFO:VEC_569A) Cycle 7622 ChainIndex=146 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_fsp"
(INFO:VEC_569A) Cycle 7623 ChainIndex=147 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_read_chip_option"
(INFO:VEC_569A) Cycle 7624 ChainIndex=148 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_debug_mux_sel"
(INFO:VEC_569A) Cycle 7632 ChainIndex=156 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusetime_ctrl"
(INFO:VEC_569A) Cycle 7633 ChainIndex=157 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_ref_ctrl"
(INFO:VEC_569A) Cycle 7635 ChainIndex=159 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_bias_ctrl"
(INFO:VEC_569A) Cycle 7637 ChainIndex=161 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_margin_read_bit"
(INFO:VEC_569A) Cycle 7638 ChainIndex=162 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_rwl_ctrl"
(INFO:VEC_569A) Cycle 7639 ChainIndex=163 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_burn_and_check"
(INFO:VEC_569A) Cycle 7640 ChainIndex=164 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_en"
(INFO:VEC_569A) Cycle 7641 ChainIndex=165 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_3"
(INFO:VEC_569A) Cycle 7642 ChainIndex=166 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_4"
(INFO:VEC_569A) Cycle 7643 ChainIndex=167 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_5"
(INFO:VEC_569A) Cycle 7644 ChainIndex=168 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_6"
(INFO:VEC_569A) Cycle 7645 ChainIndex=169 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_7"
(INFO:VEC_569A) Cycle 7646 ChainIndex=170 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_8"
(INFO:VEC_569A) Cycle 7647 ChainIndex=171 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_9"
(INFO:VEC_569A) Cycle 7648 ChainIndex=172 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_10"
(INFO:VEC_569A) Cycle 7649 ChainIndex=173 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_11"
(INFO:VEC_569A) Cycle 7650 ChainIndex=174 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_12"
(INFO:VEC_569A) Cycle 7651 ChainIndex=175 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_13"
(INFO:VEC_569A) Cycle 7652 ChainIndex=176 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_14"
(INFO:VEC_569A) Cycle 7653 ChainIndex=177 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_15"
(INFO:VEC_569A) Cycle 7654 ChainIndex=178 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_16"
(INFO:VEC_569A) Cycle 7655 ChainIndex=179 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_17"
(INFO:VEC_569A) Cycle 7656 ChainIndex=180 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_18"
(INFO:VEC_569A) Cycle 7657 ChainIndex=181 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_19"
(INFO:VEC_569A) Cycle 7658 ChainIndex=182 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_20"
(INFO:VEC_569A) Cycle 7659 ChainIndex=183 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_21"
(INFO:VEC_569A) Cycle 7660 ChainIndex=184 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_22"
(INFO:VEC_569A) Cycle 7661 ChainIndex=185 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_23"
(INFO:VEC_569A) Cycle 7662 ChainIndex=186 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_24"
(INFO:VEC_569A) Cycle 7663 ChainIndex=187 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_25"
(INFO:VEC_569A) Cycle 7664 ChainIndex=188 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_26"
(INFO:VEC_569A) Cycle 7665 ChainIndex=189 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_27"
(INFO:VEC_569A) Cycle 7666 ChainIndex=190 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_28"
(INFO:VEC_569A) Cycle 7667 ChainIndex=191 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_29"
(INFO:VEC_569A) Cycle 7668 ChainIndex=192 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_30"
(INFO:VEC_569A) Cycle 7669 ChainIndex=193 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_31"
(INFO:VEC_569A) Cycle 7670 ChainIndex=194 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_32"
(INFO:VEC_569A) Cycle 7671 ChainIndex=195 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_33"
(INFO:VEC_569A) Cycle 7672 ChainIndex=196 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_34"
(INFO:VEC_569A) Cycle 7673 ChainIndex=197 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_35"
(INFO:VEC_569A) Cycle 7674 ChainIndex=198 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_36"
(INFO:VEC_569A) Cycle 7675 ChainIndex=199 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_37"
(INFO:VEC_569A) Cycle 7676 ChainIndex=200 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_38"
(INFO:VEC_569A) Cycle 7677 ChainIndex=201 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_39"
(INFO:VEC_569A) Cycle 7678 ChainIndex=202 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_40"
(INFO:VEC_569A) Cycle 7679 ChainIndex=203 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_41"
(INFO:VEC_569A) Cycle 7680 ChainIndex=204 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_42"
(INFO:VEC_569A) Cycle 7681 ChainIndex=205 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_43"
(INFO:VEC_569A) Cycle 7682 ChainIndex=206 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_44"
(INFO:VEC_569A) Cycle 7683 ChainIndex=207 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_45"
(INFO:VEC_569A) Cycle 7684 ChainIndex=208 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_46"
(INFO:VEC_569A) Cycle 7685 ChainIndex=209 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_47"
(INFO:VEC_569A) Cycle 7686 ChainIndex=210 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_48"
(INFO:VEC_569A) Cycle 7687 ChainIndex=211 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_49"
(INFO:VEC_569A) Cycle 7688 ChainIndex=212 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_50"
(INFO:VEC_569A) Cycle 7689 ChainIndex=213 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_58"
(INFO:VEC_569A) Cycle 7690 ChainIndex=214 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_59"
(INFO:VEC_569A) Cycle 7691 ChainIndex=215 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_60"
(INFO:VEC_569A) Cycle 7692 ChainIndex=216 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_61"
(INFO:VEC_569A) Cycle 7693 ChainIndex=217 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_62"
(INFO:VEC_569A) Cycle 7694 ChainIndex=218 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_63"
(INFO:VEC_569A) Cycle 7695 ChainIndex=219 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_64"
(INFO:VEC_569A) Cycle 7696 ChainIndex=220 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_65"
(INFO:VEC_569A) Cycle 7697 ChainIndex=221 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_66"
(INFO:VEC_569A) Cycle 7698 ChainIndex=222 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_67"
(INFO:VEC_569A) Cycle 7699 ChainIndex=223 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_68"
(INFO:VEC_569A) Cycle 7700 ChainIndex=224 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_tsur_pdcs"
(INFO:VEC_569A) Cycle 7716 ChainIndex=240 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_pd_ctrl"
(INFO:VEC_569A) Cycle 7717 ChainIndex=241 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pd"
(INFO:VEC_569A) Cycle 7718 ChainIndex=242 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_secEngine_debug_dis"
(INFO:VEC_569A) Cycle 7719 ChainIndex=243 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_pmu_debug_dis"
(INFO:VEC_569A) Cycle 7720 ChainIndex=244 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_nvdec_debug_dis"
(INFO:VEC_569A) Cycle 7721 ChainIndex=245 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_minion_debug_dis"
(INFO:VEC_569A) Cycle 7722 ChainIndex=246 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_gsp_debug_dis"
(INFO:VEC_569A) Cycle 7723 ChainIndex=247 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_hdcp_ram_access_dis"
(INFO:VEC_569A) Cycle 7724 ChainIndex=248 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_scandebug_access_disable"
(INFO:VEC_569A) Cycle 7725 ChainIndex=249 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_xusb_debug_dis"
(INFO:VEC_569A) Cycle 7726 ChainIndex=250 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_fsp_debug_dis"
(INFO:VEC_569A) Cycle 7727 ChainIndex=251 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_trcs"
(INFO:VEC_569A) Cycle 7728 ChainIndex=252 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_bit"
(INFO:VEC_569A) Cycle 7729 ChainIndex=253 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_mask"
(INFO:VEC_569A) Cycle 7730 ChainIndex=254 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at1_bit"
(INFO:VEC_569A) Cycle 7731 ChainIndex=255 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at0_bit"
(INFO:VEC_300A) Cycle 7732 ChainIndex=256 Programming value 1'h0 --> 1'h1 for field="u0/jtag_ps18_latch_set"
(INFO:VEC_300A) Cycle 7733 ChainIndex=257 Programming value 1'h0 --> 1'h1 for field="u0/jtag_ps18_latch_reset"
(INFO:VEC_300A) Cycle 7734 ChainIndex=258 Programming value 1'h0 --> 1'h1 for field="u0/jtag_ps18_latch_select"
(INFO:VEC_300A) Cycle 7735 ChainIndex=259 Programming value 1'h0 --> 1'h1 for field="u0/jtag_global_fuse_mask"
(INFO:VEC_569A) Cycle 7736 ChainIndex=260 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fuse_macro_clamp_en"
(INFO:VEC_569A) Cycle 7737 ChainIndex=261 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fuse_reset_override_mask"
(INFO:VEC_569A) Cycle 7738 ChainIndex=262 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fuse_reset_override_val"
(INFO:VEC_569A) Cycle 7739 ChainIndex=263 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_capture_fuselessOverride"
(INFO:VEC_301) Cycle 7740 ChainIndex=264 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 7740 ChainIndex=264 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 7741 ChainIndex=265 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 7741 ChainIndex=265 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 7742 ChainIndex=266 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 7742 ChainIndex=266 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 15
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7749
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 16
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7749
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "disable_POD_SCPM"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 16
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 16
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7749
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 17
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 7749
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "fuse_reset_override_val"...
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL Field=u0/jtag_fuse_reset_override_val Range=[0:0] Value=1'b1.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 17
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 7749  shift_ir 25(21____) 00a97e____
        shift_ir_binary 000001010100101111110____
(INFO:VEC_301) Cycle 7757 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7757 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 7758 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 7758 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 7759 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 7759 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_569A) Cycle 7760 ChainIndex=7 Retaining value 8'h2f --> 8'h2f for field="wir"
(INFO:VEC_301) Cycle 7768 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 7768 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 7769 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 7770 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 7780. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_CTRL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 7780  shift_dr 261(257____) 09e00000000000000000000001000000000000000000000000000000000000001____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 01001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001____
        shift_dr_mask 1U111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 7787 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL"
(INFO:VEC_569A) Cycle 7788 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_direct_access_en"
(INFO:VEC_569A) Cycle 7789 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_ps"
(INFO:VEC_569A) Cycle 7790 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_cs"
(INFO:VEC_569A) Cycle 7791 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_load"
(INFO:VEC_569A) Cycle 7792 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pgen"
(INFO:VEC_569A) Cycle 7793 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_strobe"
(INFO:VEC_569A) Cycle 7794 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_controls_fuse"
(INFO:VEC_569A) Cycle 7795 ChainIndex=12 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_fusectrl_cmd"
(INFO:VEC_569A) Cycle 7797 ChainIndex=14 Retaining value 11'h000 --> 11'h000 for field="u0/jtag_fuse_addr"
(INFO:VEC_569A) Cycle 7808 ChainIndex=25 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsur_max"
(INFO:VEC_569A) Cycle 7816 ChainIndex=33 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsur_fuseout"
(INFO:VEC_569A) Cycle 7824 ChainIndex=41 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thr_max"
(INFO:VEC_569A) Cycle 7832 ChainIndex=49 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_rd"
(INFO:VEC_569A) Cycle 7848 ChainIndex=65 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_max"
(INFO:VEC_569A) Cycle 7856 ChainIndex=73 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_addr"
(INFO:VEC_569A) Cycle 7864 ChainIndex=81 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_addr"
(INFO:VEC_569A) Cycle 7872 ChainIndex=89 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_ps"
(INFO:VEC_569A) Cycle 7880 ChainIndex=97 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_pgm"
(INFO:VEC_569A) Cycle 7896 ChainIndex=113 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps"
(INFO:VEC_569A) Cycle 7904 ChainIndex=121 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps09"
(INFO:VEC_569A) Cycle 7912 ChainIndex=129 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_csps"
(INFO:VEC_569A) Cycle 7920 ChainIndex=137 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_force_idle"
(INFO:VEC_569A) Cycle 7921 ChainIndex=138 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_start"
(INFO:VEC_569A) Cycle 7922 ChainIndex=139 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_normal"
(INFO:VEC_569A) Cycle 7923 ChainIndex=140 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_fpf"
(INFO:VEC_569A) Cycle 7924 ChainIndex=141 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_record"
(INFO:VEC_569A) Cycle 7925 ChainIndex=142 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_iff"
(INFO:VEC_569A) Cycle 7926 ChainIndex=143 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_fsp"
(INFO:VEC_569A) Cycle 7927 ChainIndex=144 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_read_chip_option"
(INFO:VEC_569A) Cycle 7928 ChainIndex=145 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_debug_mux_sel"
(INFO:VEC_569A) Cycle 7936 ChainIndex=153 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusetime_ctrl"
(INFO:VEC_569A) Cycle 7937 ChainIndex=154 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_ref_ctrl"
(INFO:VEC_569A) Cycle 7939 ChainIndex=156 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_bias_ctrl"
(INFO:VEC_569A) Cycle 7941 ChainIndex=158 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_margin_read_bit"
(INFO:VEC_569A) Cycle 7942 ChainIndex=159 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_rwl_ctrl"
(INFO:VEC_569A) Cycle 7943 ChainIndex=160 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_burn_and_check"
(INFO:VEC_569A) Cycle 7944 ChainIndex=161 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_en"
(INFO:VEC_569A) Cycle 7945 ChainIndex=162 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_3"
(INFO:VEC_569A) Cycle 7946 ChainIndex=163 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_4"
(INFO:VEC_569A) Cycle 7947 ChainIndex=164 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_5"
(INFO:VEC_569A) Cycle 7948 ChainIndex=165 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_6"
(INFO:VEC_569A) Cycle 7949 ChainIndex=166 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_7"
(INFO:VEC_569A) Cycle 7950 ChainIndex=167 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_8"
(INFO:VEC_569A) Cycle 7951 ChainIndex=168 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_9"
(INFO:VEC_569A) Cycle 7952 ChainIndex=169 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_10"
(INFO:VEC_569A) Cycle 7953 ChainIndex=170 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_11"
(INFO:VEC_569A) Cycle 7954 ChainIndex=171 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_12"
(INFO:VEC_569A) Cycle 7955 ChainIndex=172 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_13"
(INFO:VEC_569A) Cycle 7956 ChainIndex=173 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_14"
(INFO:VEC_569A) Cycle 7957 ChainIndex=174 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_15"
(INFO:VEC_569A) Cycle 7958 ChainIndex=175 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_16"
(INFO:VEC_569A) Cycle 7959 ChainIndex=176 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_17"
(INFO:VEC_569A) Cycle 7960 ChainIndex=177 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_18"
(INFO:VEC_569A) Cycle 7961 ChainIndex=178 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_19"
(INFO:VEC_569A) Cycle 7962 ChainIndex=179 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_20"
(INFO:VEC_569A) Cycle 7963 ChainIndex=180 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_21"
(INFO:VEC_569A) Cycle 7964 ChainIndex=181 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_22"
(INFO:VEC_569A) Cycle 7965 ChainIndex=182 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_23"
(INFO:VEC_569A) Cycle 7966 ChainIndex=183 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_24"
(INFO:VEC_569A) Cycle 7967 ChainIndex=184 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_25"
(INFO:VEC_569A) Cycle 7968 ChainIndex=185 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_26"
(INFO:VEC_569A) Cycle 7969 ChainIndex=186 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_27"
(INFO:VEC_569A) Cycle 7970 ChainIndex=187 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_28"
(INFO:VEC_569A) Cycle 7971 ChainIndex=188 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_29"
(INFO:VEC_569A) Cycle 7972 ChainIndex=189 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_30"
(INFO:VEC_569A) Cycle 7973 ChainIndex=190 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_31"
(INFO:VEC_569A) Cycle 7974 ChainIndex=191 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_32"
(INFO:VEC_569A) Cycle 7975 ChainIndex=192 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_33"
(INFO:VEC_569A) Cycle 7976 ChainIndex=193 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_34"
(INFO:VEC_569A) Cycle 7977 ChainIndex=194 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_35"
(INFO:VEC_569A) Cycle 7978 ChainIndex=195 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_36"
(INFO:VEC_569A) Cycle 7979 ChainIndex=196 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_37"
(INFO:VEC_569A) Cycle 7980 ChainIndex=197 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_38"
(INFO:VEC_569A) Cycle 7981 ChainIndex=198 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_39"
(INFO:VEC_569A) Cycle 7982 ChainIndex=199 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_40"
(INFO:VEC_569A) Cycle 7983 ChainIndex=200 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_41"
(INFO:VEC_569A) Cycle 7984 ChainIndex=201 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_42"
(INFO:VEC_569A) Cycle 7985 ChainIndex=202 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_43"
(INFO:VEC_569A) Cycle 7986 ChainIndex=203 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_44"
(INFO:VEC_569A) Cycle 7987 ChainIndex=204 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_45"
(INFO:VEC_569A) Cycle 7988 ChainIndex=205 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_46"
(INFO:VEC_569A) Cycle 7989 ChainIndex=206 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_47"
(INFO:VEC_569A) Cycle 7990 ChainIndex=207 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_48"
(INFO:VEC_569A) Cycle 7991 ChainIndex=208 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_49"
(INFO:VEC_569A) Cycle 7992 ChainIndex=209 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_50"
(INFO:VEC_569A) Cycle 7993 ChainIndex=210 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_58"
(INFO:VEC_569A) Cycle 7994 ChainIndex=211 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_59"
(INFO:VEC_569A) Cycle 7995 ChainIndex=212 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_60"
(INFO:VEC_569A) Cycle 7996 ChainIndex=213 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_61"
(INFO:VEC_569A) Cycle 7997 ChainIndex=214 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_62"
(INFO:VEC_569A) Cycle 7998 ChainIndex=215 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_63"
(INFO:VEC_569A) Cycle 7999 ChainIndex=216 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_64"
(INFO:VEC_569A) Cycle 8000 ChainIndex=217 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_65"
(INFO:VEC_569A) Cycle 8001 ChainIndex=218 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_66"
(INFO:VEC_569A) Cycle 8002 ChainIndex=219 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_67"
(INFO:VEC_569A) Cycle 8003 ChainIndex=220 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_68"
(INFO:VEC_569A) Cycle 8004 ChainIndex=221 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_tsur_pdcs"
(INFO:VEC_569A) Cycle 8020 ChainIndex=237 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_pd_ctrl"
(INFO:VEC_569A) Cycle 8021 ChainIndex=238 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pd"
(INFO:VEC_569A) Cycle 8022 ChainIndex=239 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_secEngine_debug_dis"
(INFO:VEC_569A) Cycle 8023 ChainIndex=240 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_pmu_debug_dis"
(INFO:VEC_569A) Cycle 8024 ChainIndex=241 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_nvdec_debug_dis"
(INFO:VEC_569A) Cycle 8025 ChainIndex=242 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_minion_debug_dis"
(INFO:VEC_569A) Cycle 8026 ChainIndex=243 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_gsp_debug_dis"
(INFO:VEC_569A) Cycle 8027 ChainIndex=244 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_hdcp_ram_access_dis"
(INFO:VEC_569A) Cycle 8028 ChainIndex=245 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_scandebug_access_disable"
(INFO:VEC_569A) Cycle 8029 ChainIndex=246 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_xusb_debug_dis"
(INFO:VEC_569A) Cycle 8030 ChainIndex=247 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_fsp_debug_dis"
(INFO:VEC_569A) Cycle 8031 ChainIndex=248 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_trcs"
(INFO:VEC_569A) Cycle 8032 ChainIndex=249 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_bit"
(INFO:VEC_569A) Cycle 8033 ChainIndex=250 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_mask"
(INFO:VEC_569A) Cycle 8034 ChainIndex=251 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at1_bit"
(INFO:VEC_569A) Cycle 8035 ChainIndex=252 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at0_bit"
(INFO:VEC_569A) Cycle 8036 ChainIndex=253 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_set"
(INFO:VEC_569A) Cycle 8037 ChainIndex=254 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_reset"
(INFO:VEC_569A) Cycle 8038 ChainIndex=255 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_select"
(INFO:VEC_569A) Cycle 8039 ChainIndex=256 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_global_fuse_mask"
(INFO:VEC_569A) Cycle 8040 ChainIndex=257 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fuse_macro_clamp_en"
(INFO:VEC_569A) Cycle 8041 ChainIndex=258 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fuse_reset_override_mask"
(INFO:VEC_300A) Cycle 8042 ChainIndex=259 Programming value 1'h0 --> 1'h1 for field="u0/jtag_fuse_reset_override_val"
(INFO:VEC_569A) Cycle 8043 ChainIndex=260 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_capture_fuselessOverride"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 17
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8050
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 18
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8050
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "fuse_reset_override_mask"...
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL Field=u0/jtag_fuse_reset_override_mask Range=[0:0] Value=1'b1.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 18
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 8050. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_CTRL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 8050  shift_dr 261(257____) 0de00000000000000000000001000000000000000000000000000000000000001____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 01101111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001____
        shift_dr_mask 11U11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 8057 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL"
(INFO:VEC_569A) Cycle 8058 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_direct_access_en"
(INFO:VEC_569A) Cycle 8059 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_ps"
(INFO:VEC_569A) Cycle 8060 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_cs"
(INFO:VEC_569A) Cycle 8061 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_load"
(INFO:VEC_569A) Cycle 8062 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pgen"
(INFO:VEC_569A) Cycle 8063 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_strobe"
(INFO:VEC_569A) Cycle 8064 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_controls_fuse"
(INFO:VEC_569A) Cycle 8065 ChainIndex=12 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_fusectrl_cmd"
(INFO:VEC_569A) Cycle 8067 ChainIndex=14 Retaining value 11'h000 --> 11'h000 for field="u0/jtag_fuse_addr"
(INFO:VEC_569A) Cycle 8078 ChainIndex=25 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsur_max"
(INFO:VEC_569A) Cycle 8086 ChainIndex=33 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsur_fuseout"
(INFO:VEC_569A) Cycle 8094 ChainIndex=41 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thr_max"
(INFO:VEC_569A) Cycle 8102 ChainIndex=49 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_rd"
(INFO:VEC_569A) Cycle 8118 ChainIndex=65 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_max"
(INFO:VEC_569A) Cycle 8126 ChainIndex=73 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_addr"
(INFO:VEC_569A) Cycle 8134 ChainIndex=81 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_addr"
(INFO:VEC_569A) Cycle 8142 ChainIndex=89 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_ps"
(INFO:VEC_569A) Cycle 8150 ChainIndex=97 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_pgm"
(INFO:VEC_569A) Cycle 8166 ChainIndex=113 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps"
(INFO:VEC_569A) Cycle 8174 ChainIndex=121 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps09"
(INFO:VEC_569A) Cycle 8182 ChainIndex=129 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_csps"
(INFO:VEC_569A) Cycle 8190 ChainIndex=137 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_force_idle"
(INFO:VEC_569A) Cycle 8191 ChainIndex=138 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_start"
(INFO:VEC_569A) Cycle 8192 ChainIndex=139 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_normal"
(INFO:VEC_569A) Cycle 8193 ChainIndex=140 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_fpf"
(INFO:VEC_569A) Cycle 8194 ChainIndex=141 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_record"
(INFO:VEC_569A) Cycle 8195 ChainIndex=142 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_iff"
(INFO:VEC_569A) Cycle 8196 ChainIndex=143 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_fsp"
(INFO:VEC_569A) Cycle 8197 ChainIndex=144 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_read_chip_option"
(INFO:VEC_569A) Cycle 8198 ChainIndex=145 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_debug_mux_sel"
(INFO:VEC_569A) Cycle 8206 ChainIndex=153 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusetime_ctrl"
(INFO:VEC_569A) Cycle 8207 ChainIndex=154 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_ref_ctrl"
(INFO:VEC_569A) Cycle 8209 ChainIndex=156 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_bias_ctrl"
(INFO:VEC_569A) Cycle 8211 ChainIndex=158 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_margin_read_bit"
(INFO:VEC_569A) Cycle 8212 ChainIndex=159 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_rwl_ctrl"
(INFO:VEC_569A) Cycle 8213 ChainIndex=160 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_burn_and_check"
(INFO:VEC_569A) Cycle 8214 ChainIndex=161 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_en"
(INFO:VEC_569A) Cycle 8215 ChainIndex=162 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_3"
(INFO:VEC_569A) Cycle 8216 ChainIndex=163 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_4"
(INFO:VEC_569A) Cycle 8217 ChainIndex=164 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_5"
(INFO:VEC_569A) Cycle 8218 ChainIndex=165 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_6"
(INFO:VEC_569A) Cycle 8219 ChainIndex=166 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_7"
(INFO:VEC_569A) Cycle 8220 ChainIndex=167 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_8"
(INFO:VEC_569A) Cycle 8221 ChainIndex=168 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_9"
(INFO:VEC_569A) Cycle 8222 ChainIndex=169 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_10"
(INFO:VEC_569A) Cycle 8223 ChainIndex=170 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_11"
(INFO:VEC_569A) Cycle 8224 ChainIndex=171 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_12"
(INFO:VEC_569A) Cycle 8225 ChainIndex=172 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_13"
(INFO:VEC_569A) Cycle 8226 ChainIndex=173 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_14"
(INFO:VEC_569A) Cycle 8227 ChainIndex=174 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_15"
(INFO:VEC_569A) Cycle 8228 ChainIndex=175 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_16"
(INFO:VEC_569A) Cycle 8229 ChainIndex=176 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_17"
(INFO:VEC_569A) Cycle 8230 ChainIndex=177 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_18"
(INFO:VEC_569A) Cycle 8231 ChainIndex=178 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_19"
(INFO:VEC_569A) Cycle 8232 ChainIndex=179 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_20"
(INFO:VEC_569A) Cycle 8233 ChainIndex=180 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_21"
(INFO:VEC_569A) Cycle 8234 ChainIndex=181 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_22"
(INFO:VEC_569A) Cycle 8235 ChainIndex=182 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_23"
(INFO:VEC_569A) Cycle 8236 ChainIndex=183 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_24"
(INFO:VEC_569A) Cycle 8237 ChainIndex=184 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_25"
(INFO:VEC_569A) Cycle 8238 ChainIndex=185 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_26"
(INFO:VEC_569A) Cycle 8239 ChainIndex=186 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_27"
(INFO:VEC_569A) Cycle 8240 ChainIndex=187 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_28"
(INFO:VEC_569A) Cycle 8241 ChainIndex=188 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_29"
(INFO:VEC_569A) Cycle 8242 ChainIndex=189 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_30"
(INFO:VEC_569A) Cycle 8243 ChainIndex=190 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_31"
(INFO:VEC_569A) Cycle 8244 ChainIndex=191 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_32"
(INFO:VEC_569A) Cycle 8245 ChainIndex=192 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_33"
(INFO:VEC_569A) Cycle 8246 ChainIndex=193 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_34"
(INFO:VEC_569A) Cycle 8247 ChainIndex=194 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_35"
(INFO:VEC_569A) Cycle 8248 ChainIndex=195 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_36"
(INFO:VEC_569A) Cycle 8249 ChainIndex=196 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_37"
(INFO:VEC_569A) Cycle 8250 ChainIndex=197 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_38"
(INFO:VEC_569A) Cycle 8251 ChainIndex=198 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_39"
(INFO:VEC_569A) Cycle 8252 ChainIndex=199 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_40"
(INFO:VEC_569A) Cycle 8253 ChainIndex=200 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_41"
(INFO:VEC_569A) Cycle 8254 ChainIndex=201 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_42"
(INFO:VEC_569A) Cycle 8255 ChainIndex=202 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_43"
(INFO:VEC_569A) Cycle 8256 ChainIndex=203 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_44"
(INFO:VEC_569A) Cycle 8257 ChainIndex=204 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_45"
(INFO:VEC_569A) Cycle 8258 ChainIndex=205 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_46"
(INFO:VEC_569A) Cycle 8259 ChainIndex=206 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_47"
(INFO:VEC_569A) Cycle 8260 ChainIndex=207 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_48"
(INFO:VEC_569A) Cycle 8261 ChainIndex=208 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_49"
(INFO:VEC_569A) Cycle 8262 ChainIndex=209 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_50"
(INFO:VEC_569A) Cycle 8263 ChainIndex=210 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_58"
(INFO:VEC_569A) Cycle 8264 ChainIndex=211 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_59"
(INFO:VEC_569A) Cycle 8265 ChainIndex=212 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_60"
(INFO:VEC_569A) Cycle 8266 ChainIndex=213 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_61"
(INFO:VEC_569A) Cycle 8267 ChainIndex=214 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_62"
(INFO:VEC_569A) Cycle 8268 ChainIndex=215 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_63"
(INFO:VEC_569A) Cycle 8269 ChainIndex=216 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_64"
(INFO:VEC_569A) Cycle 8270 ChainIndex=217 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_65"
(INFO:VEC_569A) Cycle 8271 ChainIndex=218 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_66"
(INFO:VEC_569A) Cycle 8272 ChainIndex=219 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_67"
(INFO:VEC_569A) Cycle 8273 ChainIndex=220 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_68"
(INFO:VEC_569A) Cycle 8274 ChainIndex=221 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_tsur_pdcs"
(INFO:VEC_569A) Cycle 8290 ChainIndex=237 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_pd_ctrl"
(INFO:VEC_569A) Cycle 8291 ChainIndex=238 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pd"
(INFO:VEC_569A) Cycle 8292 ChainIndex=239 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_secEngine_debug_dis"
(INFO:VEC_569A) Cycle 8293 ChainIndex=240 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_pmu_debug_dis"
(INFO:VEC_569A) Cycle 8294 ChainIndex=241 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_nvdec_debug_dis"
(INFO:VEC_569A) Cycle 8295 ChainIndex=242 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_minion_debug_dis"
(INFO:VEC_569A) Cycle 8296 ChainIndex=243 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_gsp_debug_dis"
(INFO:VEC_569A) Cycle 8297 ChainIndex=244 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_hdcp_ram_access_dis"
(INFO:VEC_569A) Cycle 8298 ChainIndex=245 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_scandebug_access_disable"
(INFO:VEC_569A) Cycle 8299 ChainIndex=246 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_xusb_debug_dis"
(INFO:VEC_569A) Cycle 8300 ChainIndex=247 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_fsp_debug_dis"
(INFO:VEC_569A) Cycle 8301 ChainIndex=248 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_trcs"
(INFO:VEC_569A) Cycle 8302 ChainIndex=249 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_bit"
(INFO:VEC_569A) Cycle 8303 ChainIndex=250 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_mask"
(INFO:VEC_569A) Cycle 8304 ChainIndex=251 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at1_bit"
(INFO:VEC_569A) Cycle 8305 ChainIndex=252 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at0_bit"
(INFO:VEC_569A) Cycle 8306 ChainIndex=253 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_set"
(INFO:VEC_569A) Cycle 8307 ChainIndex=254 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_reset"
(INFO:VEC_569A) Cycle 8308 ChainIndex=255 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_select"
(INFO:VEC_569A) Cycle 8309 ChainIndex=256 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_global_fuse_mask"
(INFO:VEC_569A) Cycle 8310 ChainIndex=257 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fuse_macro_clamp_en"
(INFO:VEC_300A) Cycle 8311 ChainIndex=258 Programming value 1'h0 --> 1'h1 for field="u0/jtag_fuse_reset_override_mask"
(INFO:VEC_569A) Cycle 8312 ChainIndex=259 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_fuse_reset_override_val"
(INFO:VEC_569A) Cycle 8313 ChainIndex=260 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_capture_fuselessOverride"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 18
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8320
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 19
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8320
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "progm_power_pgclamp/setup_sram_sleep_en_mask"...
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
WARNING: .*/POWER_CTL_MASK .*jtag_mask_rppg_sramsleep_en does not exist
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sleep Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramret_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_dft_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sleep Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramret_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_dft_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sleep Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramret_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_dft_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sleep Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramret_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_dft_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sleep Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramret_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_dft_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sleep Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramsleep_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_sramret_en Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/POWER_CTL_MASK Field=u0/jtag_mask_dft_pgclamp Range=[0:0] Value=1'b1.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 19
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 8320  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 8328 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 8328 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 8329 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 8329 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 8329 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 8330 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 8330 ChainIndex=6 Programming value 8'h2f --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
    cycle 8340  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 8348 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8348 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 8349 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 8349 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 8350 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 8350 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 8351 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 8352 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 8362  shift_ir 25(21____) 00a1b2____
        shift_ir_binary 000001010000110110010____
(INFO:VEC_301) Cycle 8370 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8370 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 8371 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8371 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 8372 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 8372 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 8373 ChainIndex=7 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 8381 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 8381 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 8382 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 8383 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 8393  shift_dr 11(7____) 3f____
        expected XXXXXXX____
        shift_dr_binary 0111111____
        shift_dr_mask 1UUUU1U____
(INFO:VEC_301) Cycle 8400 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 8400 ChainIndex=4 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 8401 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8401 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 8402 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 8402 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 8403 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 8403 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 8404 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 8404 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 8405 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 8405 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 8406 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 8406 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = OFF.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
    cycle 8409  shift_ir 34(30____) 0158fe3f____
        shift_ir_binary 000001010110001111111000111111____
(INFO:VEC_301) Cycle 8417 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8417 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 8418 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 8418 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_300A) Cycle 8419 ChainIndex=6 Programming value 8'hf9 --> 8'h8f for field="wir"
(INFO:VEC_301) Cycle 8427 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8427 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 8428 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 8428 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_300A) Cycle 8429 ChainIndex=16 Programming value 8'h36 --> 8'h8f for field="wir"
(INFO:VEC_301) Cycle 8437 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 8437 ChainIndex=24 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 8438 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 8439 ChainIndex=26 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 8449. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/POWER_CTL_MASK, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/POWER_CTL_MASK, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 8449  shift_dr 10(6____) 3f____
        expected XXXXXX____
        shift_dr_binary 111111____
        shift_dr_mask UUUUU1____
(INFO:VEC_301) Cycle 8456 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/POWER_CTL_MASK", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/POWER_CTL_MASK", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/POWER_CTL_MASK", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/POWER_CTL_MASK", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/POWER_CTL_MASK", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/POWER_CTL_MASK"
(INFO:VEC_300A) Cycle 8457 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="u0/jtag_mask_sleep"
(INFO:VEC_300A) Cycle 8458 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="u0/jtag_mask_sramsleep_en"
(INFO:VEC_300A) Cycle 8459 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="u0/jtag_mask_sramret_en"
(INFO:VEC_300A) Cycle 8460 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="u0/jtag_mask_pgclamp"
(INFO:VEC_300A) Cycle 8461 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="u0/jtag_mask_dft_pgclamp"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 19
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8468
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 20
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8468
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "progm_power_pgclamp/lpc_mbist_programming"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 20
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 20
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8468
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 21
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8468
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "assert_functional_reset_init"...
WARNING: .*/CLK_PCCM_CTL .*tmc2clk_dft_switch_shift_clk_disable_ovr does not exist
WARNING: .*/CLK_PCCM_CTL .*tmc2clk_dft_switch_func_clk_disable_ovr does not exist
WARNING: .*/CLK_PCCM_CTL .*select_leaf_dft_clk.* does not exist
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 8468  shift_ir 14(10____) 187____
        shift_ir_binary 0110000111____
(INFO:VEC_301) Cycle 8476 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 8476 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 8477 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 8477 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 8477 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300B) Cycle 8478 ChainIndex=6 Programming value 8'h05 --> 8'h61 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 8478 ChainIndex=6 Programming value 8'h8f --> 8'h61 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 8488. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/SSN_NV_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/SSN_NV_CTL, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 8488  shift_dr 63(59____) 000000000000201____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000000000000000000000000000000000000000000001000000001____
        shift_dr_mask 1111111111111111111111111111111111111111111111111UU11111111____
(INFO:VEC_301) Cycle 8495 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/SSN_NV_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/SSN_NV_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/SSN_NV_CTL"
(INFO:VEC_569A) Cycle 8496 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Partition_Bypass"
(INFO:VEC_569A) Cycle 8497 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ftm_macro_bypass"
(INFO:VEC_569A) Cycle 8498 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_prestitched_macro_bypass"
(INFO:VEC_569A) Cycle 8499 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Edt_Intest"
(INFO:VEC_569A) Cycle 8500 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Edt_Extest"
(INFO:VEC_569A) Cycle 8501 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_LOES_en_out"
(INFO:VEC_569A) Cycle 8502 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_GLPC_Value_Select"
(INFO:VEC_569A) Cycle 8503 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dftclk_sel_0"
(INFO:VEC_300A) Cycle 8504 ChainIndex=13 Programming value 1'h0 --> 1'h1 for field="u0/SsnControl_dftclk_sel_1"
(INFO:VEC_569A) Cycle 8505 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_glitchless_mode"
(INFO:VEC_569A) Cycle 8506 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_leaf_shiftclk_enable"
(INFO:VEC_569A) Cycle 8507 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_select_leaf_dft_clk"
(INFO:VEC_569A) Cycle 8508 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_switch_func_clk_disable_ovr"
(INFO:VEC_569A) Cycle 8509 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_debug_disable_partition"
(INFO:VEC_569A) Cycle 8510 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_switch_shift_clk_disable_ovr"
(INFO:VEC_569A) Cycle 8511 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_en_override_mask"
(INFO:VEC_569A) Cycle 8512 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_en_override_val"
(INFO:VEC_569A) Cycle 8513 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_unlock_scan_enable"
(INFO:VEC_569A) Cycle 8514 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_flopclear_fsm_se_enable"
(INFO:VEC_569A) Cycle 8515 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_IST_IP_reset"
(INFO:VEC_569A) Cycle 8516 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_maths_mode"
(INFO:VEC_569A) Cycle 8517 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_MATH_Bypass"
(INFO:VEC_569A) Cycle 8518 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_0"
(INFO:VEC_569A) Cycle 8519 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_1"
(INFO:VEC_569A) Cycle 8520 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_2"
(INFO:VEC_569A) Cycle 8521 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_TP_enable"
(INFO:VEC_569A) Cycle 8522 ChainIndex=31 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_obs_bus_select"
(INFO:VEC_569A) Cycle 8523 ChainIndex=32 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_reset_"
(INFO:VEC_569A) Cycle 8524 ChainIndex=33 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_0"
(INFO:VEC_569A) Cycle 8525 ChainIndex=34 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_1"
(INFO:VEC_569A) Cycle 8526 ChainIndex=35 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_2"
(INFO:VEC_569A) Cycle 8527 ChainIndex=36 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_3"
(INFO:VEC_569A) Cycle 8528 ChainIndex=37 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_4"
(INFO:VEC_569A) Cycle 8529 ChainIndex=38 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_disable_clock_gating"
(INFO:VEC_569A) Cycle 8530 ChainIndex=39 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_root_dft_switch_shift_clk_disable_ovr"
(INFO:VEC_569A) Cycle 8531 ChainIndex=40 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_EdtIntest_SE_Ovr"
(INFO:VEC_569A) Cycle 8532 ChainIndex=41 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_EdtExtest_SE_Ovr"
(INFO:VEC_569A) Cycle 8533 ChainIndex=42 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_single_bypass_chain_enable"
(INFO:VEC_569A) Cycle 8534 ChainIndex=43 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_nv_tck_disable"
(INFO:VEC_569A) Cycle 8535 ChainIndex=44 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_nv_tck_select"
(INFO:VEC_569A) Cycle 8536 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_kist_mode"
(INFO:VEC_569A) Cycle 8537 ChainIndex=46 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_int_bypass"
(INFO:VEC_569A) Cycle 8538 ChainIndex=47 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_ext_bypass"
(INFO:VEC_569A) Cycle 8539 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_debug_bypass"
(INFO:VEC_569A) Cycle 8540 ChainIndex=49 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_0"
(INFO:VEC_569A) Cycle 8541 ChainIndex=50 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_1"
(INFO:VEC_569A) Cycle 8542 ChainIndex=51 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_2"
(INFO:VEC_569A) Cycle 8543 ChainIndex=52 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_3"
(INFO:VEC_569A) Cycle 8544 ChainIndex=53 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_4"
(INFO:VEC_569A) Cycle 8545 ChainIndex=54 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_3"
(INFO:VEC_569A) Cycle 8546 ChainIndex=55 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_4"
(INFO:VEC_569A) Cycle 8547 ChainIndex=56 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_5"
(INFO:VEC_569A) Cycle 8548 ChainIndex=57 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_0"
(INFO:VEC_569A) Cycle 8549 ChainIndex=58 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_1"
(INFO:VEC_569A) Cycle 8550 ChainIndex=59 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_2"
(INFO:VEC_569A) Cycle 8551 ChainIndex=60 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_3"
(INFO:VEC_569A) Cycle 8552 ChainIndex=61 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_4"
(INFO:VEC_569A) Cycle 8553 ChainIndex=62 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_5"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
WARNING: .*/CLK_PCCM_CTL .*tmc2clk_dft_switch_shift_clk_disable_ovr does not exist
WARNING: .*/CLK_PCCM_CTL .*tmc2clk_dft_switch_func_clk_disable_ovr does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_reset2clk_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_early_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_override does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_reset2clk_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2.*override does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_early_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_pwron_reset_ does not exist
WARNING: .*/CLK_CTL .*tmc2clk_external_xtl2clk_fn0_reset_dft_override_value does not exist
WARNING: .*/CLK_CTL .*tmc2clk_external_xtl2clk_fn0_reset_dft_override_select does not exist
INFO: filter func_rst erot_reset_n
INFO: func reset
INFO: filter func_rst jtag_trst_
INFO: func reset
WARNING: .*TOP_RESET_1500_OVERRIDE .* does not exist
WARNING: .*TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_override does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2.*override does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 21
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 21
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8560
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 22
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8560
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "IST_DBG_CONFIG_setup"...
INFO: Bug 200491927
WARNING: .*/IST_DBG_CONFIG .*maths_sequencer_i1500_istctrl_ist_mode_jtag_ovr_mask does not exist
WARNING: .*/IST_DBG_CONFIG .*maths_sequencer_i1500_ist_mode_jtag_ovr_mask does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 22
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 22
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8560
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 23
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 8560
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "clock_logic_common_override"...
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
    cycle 8560  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 8568 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 8568 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 8569 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 8569 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 8569 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300A) Cycle 8570 ChainIndex=6 Programming value 8'h61 --> 8'h05 for field="wir"
    cycle 8580  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 8588 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 8588 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 8589 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 8589 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 8589 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 8590 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
    cycle 8600  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 8608 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 8608 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 8609 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 8609 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 8609 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 8610 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
INFO: Instrunction from clock team, we should pogram all clock logic jtag override at the beginining
INFO: This must be happen before clock_reset_override and deassert_cdc_macro_reset, http://nvbugs/200440302/37
INFO: Skip INTFC.*_PADCAL_MASK, UPM and iobist owner would take care of it, because we don't want them to be all 1
INFOL Skip HBM_MISR_MASk/POWER_CTL_MASK/POWER_CTL_MASK because they are not related with clock logic
WARNING: (.*CORE_CLK_CTL_MASK) .* does not exist
WARNING: (.*CORE_DEBUG_CTL_MASK) .* does not exist
WARNING: (.*MATHS_CLK_CTL_MASK) .* does not exist
WARNING: (.*CLK_TRIM_CTL_MASK) .* does not exist
WARNING: (.*CLK_CFG_REG_MASK) .* does not exist
WARNING: (.*NAFLL_CFG_MASK) .* does not exist
WARNING: (.*CORE_CNTR_CTL_MASK) .* does not exist
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
WARNING: (.*NAFLL_CNTR_CTL_MASK) .* does not exist
WARNING: (.*PEX_PAD_TCLK_CTL_MASK) .* does not exist
INFO: Get from sili@nvidia.com , below clamp block X from scanlogic to clock logic noscan part
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 23
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 8620  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 8628 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8628 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 8629 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 8629 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 8630 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 8630 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 8631 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 8632 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 8642  shift_ir 25(21____) 00a09a____
        shift_ir_binary 000001010000010011010____
(INFO:VEC_301) Cycle 8650 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8650 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 8651 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8651 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 8652 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 8652 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 8653 ChainIndex=7 Programming value 8'h05 --> 8'h13 for field="wir"
(INFO:VEC_301) Cycle 8661 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 8661 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 8662 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 8663 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 8673  shift_dr 11(7____) 0a____
        expected XXXXXXX____
        shift_dr_binary 0001010____
        shift_dr_mask 111U111____
(INFO:VEC_301) Cycle 8680 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8680 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 8681 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8681 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 8682 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 8682 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 8683 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 8683 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 8684 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 8684 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 8685 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 8685 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 8686 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 8686 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 8689. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/CLK_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 8689  shift_dr 373(369____) 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001a____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011010____
        shift_dr_mask 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111U1111____
(INFO:VEC_301) Cycle 8696 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8696 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 8697 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 8697 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 8698 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 8698 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 8699 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/CLK_CTL"
(INFO:VEC_569A) Cycle 8699 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_300A) Cycle 8700 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_clock_macro_input_xclamp"
(INFO:VEC_569A) Cycle 8701 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_root_cg_disable"
(INFO:VEC_569A) Cycle 8702 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_sys_clk"
(INFO:VEC_569A) Cycle 8703 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_qspi0_clk"
(INFO:VEC_569A) Cycle 8704 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_qspi1_clk"
(INFO:VEC_569A) Cycle 8705 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_boot_qspi_clk"
(INFO:VEC_569A) Cycle 8706 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_oob_spi_clk"
(INFO:VEC_569A) Cycle 8707 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_inb0_spi_clk"
(INFO:VEC_569A) Cycle 8708 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_inb1_spi_clk"
(INFO:VEC_569A) Cycle 8709 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_uart_clk"
(INFO:VEC_569A) Cycle 8710 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 8711 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 8712 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_oob_i3c_clk"
(INFO:VEC_569A) Cycle 8713 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_ts_clk"
(INFO:VEC_569A) Cycle 8714 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 8715 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 8716 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_i2c_slow_clk"
(INFO:VEC_569A) Cycle 8717 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_L1_log_clk"
(INFO:VEC_569A) Cycle 8718 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_fuse_clk"
(INFO:VEC_569A) Cycle 8719 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_sys_clk"
(INFO:VEC_569A) Cycle 8720 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_qspi0_clk"
(INFO:VEC_569A) Cycle 8721 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_qspi1_clk"
(INFO:VEC_569A) Cycle 8722 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_boot_qspi_clk"
(INFO:VEC_569A) Cycle 8723 ChainIndex=31 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_oob_spi_clk"
(INFO:VEC_569A) Cycle 8724 ChainIndex=32 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_inb0_spi_clk"
(INFO:VEC_569A) Cycle 8725 ChainIndex=33 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_inb1_spi_clk"
(INFO:VEC_569A) Cycle 8726 ChainIndex=34 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_uart_clk"
(INFO:VEC_569A) Cycle 8727 ChainIndex=35 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 8728 ChainIndex=36 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 8729 ChainIndex=37 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_oob_i3c_clk"
(INFO:VEC_569A) Cycle 8730 ChainIndex=38 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_ts_clk"
(INFO:VEC_569A) Cycle 8731 ChainIndex=39 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 8732 ChainIndex=40 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 8733 ChainIndex=41 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_i2c_slow_clk"
(INFO:VEC_569A) Cycle 8734 ChainIndex=42 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_L1_log_clk"
(INFO:VEC_569A) Cycle 8735 ChainIndex=43 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_fuse_clk"
(INFO:VEC_569A) Cycle 8736 ChainIndex=44 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_sys_clk"
(INFO:VEC_569A) Cycle 8738 ChainIndex=46 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_qspi0_clk"
(INFO:VEC_569A) Cycle 8740 ChainIndex=48 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_qspi1_clk"
(INFO:VEC_569A) Cycle 8742 ChainIndex=50 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_boot_qspi_clk"
(INFO:VEC_569A) Cycle 8744 ChainIndex=52 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_oob_spi_clk"
(INFO:VEC_569A) Cycle 8746 ChainIndex=54 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_inb0_spi_clk"
(INFO:VEC_569A) Cycle 8748 ChainIndex=56 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_inb1_spi_clk"
(INFO:VEC_569A) Cycle 8750 ChainIndex=58 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_uart_clk"
(INFO:VEC_569A) Cycle 8752 ChainIndex=60 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 8754 ChainIndex=62 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 8756 ChainIndex=64 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_oob_i3c_clk"
(INFO:VEC_569A) Cycle 8758 ChainIndex=66 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_ts_clk"
(INFO:VEC_569A) Cycle 8760 ChainIndex=68 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 8762 ChainIndex=70 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 8764 ChainIndex=72 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_i2c_slow_clk"
(INFO:VEC_569A) Cycle 8766 ChainIndex=74 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_L1_log_clk"
(INFO:VEC_569A) Cycle 8768 ChainIndex=76 Retaining value 2'h0 --> 2'h0 for field="u0/tmc2clk_ftmsm_mode_setting_fuse_clk"
(INFO:VEC_569A) Cycle 8770 ChainIndex=78 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_sys_clk"
(INFO:VEC_569A) Cycle 8780 ChainIndex=88 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_qspi0_clk"
(INFO:VEC_569A) Cycle 8790 ChainIndex=98 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_qspi1_clk"
(INFO:VEC_569A) Cycle 8800 ChainIndex=108 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_boot_qspi_clk"
(INFO:VEC_569A) Cycle 8810 ChainIndex=118 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_oob_spi_clk"
(INFO:VEC_569A) Cycle 8820 ChainIndex=128 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_inb0_spi_clk"
(INFO:VEC_569A) Cycle 8830 ChainIndex=138 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_inb1_spi_clk"
(INFO:VEC_569A) Cycle 8840 ChainIndex=148 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_uart_clk"
(INFO:VEC_569A) Cycle 8850 ChainIndex=158 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 8860 ChainIndex=168 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 8870 ChainIndex=178 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_oob_i3c_clk"
(INFO:VEC_569A) Cycle 8880 ChainIndex=188 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_ts_clk"
(INFO:VEC_569A) Cycle 8890 ChainIndex=198 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 8900 ChainIndex=208 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 8910 ChainIndex=218 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_i2c_slow_clk"
(INFO:VEC_569A) Cycle 8920 ChainIndex=228 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_L1_log_clk"
(INFO:VEC_569A) Cycle 8930 ChainIndex=238 Retaining value 10'h000 --> 10'h000 for field="u0/tmc2clk_ftmsm_twin_count_fuse_clk"
(INFO:VEC_569A) Cycle 8940 ChainIndex=248 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_block_x_on_clockchain_in_setup"
(INFO:VEC_569A) Cycle 8941 ChainIndex=249 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_sys_clk"
(INFO:VEC_569A) Cycle 8942 ChainIndex=250 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_qspi0_clk"
(INFO:VEC_569A) Cycle 8943 ChainIndex=251 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_qspi1_clk"
(INFO:VEC_569A) Cycle 8944 ChainIndex=252 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_boot_qspi_clk"
(INFO:VEC_569A) Cycle 8945 ChainIndex=253 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_oob_spi_clk"
(INFO:VEC_569A) Cycle 8946 ChainIndex=254 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_inb0_spi_clk"
(INFO:VEC_569A) Cycle 8947 ChainIndex=255 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_inb1_spi_clk"
(INFO:VEC_569A) Cycle 8948 ChainIndex=256 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_uart_clk"
(INFO:VEC_569A) Cycle 8949 ChainIndex=257 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 8950 ChainIndex=258 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 8951 ChainIndex=259 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_oob_i3c_clk"
(INFO:VEC_569A) Cycle 8952 ChainIndex=260 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_ts_clk"
(INFO:VEC_569A) Cycle 8953 ChainIndex=261 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 8954 ChainIndex=262 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 8955 ChainIndex=263 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_i2c_slow_clk"
(INFO:VEC_569A) Cycle 8956 ChainIndex=264 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_L1_log_clk"
(INFO:VEC_569A) Cycle 8957 ChainIndex=265 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_fuse_clk"
(INFO:VEC_569A) Cycle 8958 ChainIndex=266 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_sys_clk"
(INFO:VEC_569A) Cycle 8959 ChainIndex=267 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_qspi0_clk"
(INFO:VEC_569A) Cycle 8960 ChainIndex=268 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_qspi1_clk"
(INFO:VEC_569A) Cycle 8961 ChainIndex=269 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_boot_qspi_clk"
(INFO:VEC_569A) Cycle 8962 ChainIndex=270 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_oob_spi_clk"
(INFO:VEC_569A) Cycle 8963 ChainIndex=271 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_inb0_spi_clk"
(INFO:VEC_569A) Cycle 8964 ChainIndex=272 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_inb1_spi_clk"
(INFO:VEC_569A) Cycle 8965 ChainIndex=273 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_uart_clk"
(INFO:VEC_569A) Cycle 8966 ChainIndex=274 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 8967 ChainIndex=275 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 8968 ChainIndex=276 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_oob_i3c_clk"
(INFO:VEC_569A) Cycle 8969 ChainIndex=277 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_ts_clk"
(INFO:VEC_569A) Cycle 8970 ChainIndex=278 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 8971 ChainIndex=279 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 8972 ChainIndex=280 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_i2c_slow_clk"
(INFO:VEC_569A) Cycle 8973 ChainIndex=281 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_L1_log_clk"
(INFO:VEC_569A) Cycle 8974 ChainIndex=282 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_fuse_clk"
(INFO:VEC_569A) Cycle 8975 ChainIndex=283 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_sys_clk"
(INFO:VEC_569A) Cycle 8976 ChainIndex=284 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_qspi0_clk"
(INFO:VEC_569A) Cycle 8977 ChainIndex=285 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_qspi1_clk"
(INFO:VEC_569A) Cycle 8978 ChainIndex=286 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_boot_qspi_clk"
(INFO:VEC_569A) Cycle 8979 ChainIndex=287 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_oob_spi_clk"
(INFO:VEC_569A) Cycle 8980 ChainIndex=288 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_inb0_spi_clk"
(INFO:VEC_569A) Cycle 8981 ChainIndex=289 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_inb1_spi_clk"
(INFO:VEC_569A) Cycle 8982 ChainIndex=290 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_uart_clk"
(INFO:VEC_569A) Cycle 8983 ChainIndex=291 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 8984 ChainIndex=292 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 8985 ChainIndex=293 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_oob_i3c_clk"
(INFO:VEC_569A) Cycle 8986 ChainIndex=294 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_ts_clk"
(INFO:VEC_569A) Cycle 8987 ChainIndex=295 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 8988 ChainIndex=296 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 8989 ChainIndex=297 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_i2c_slow_clk"
(INFO:VEC_569A) Cycle 8990 ChainIndex=298 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_L1_log_clk"
(INFO:VEC_569A) Cycle 8991 ChainIndex=299 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_fuse_clk"
(INFO:VEC_569A) Cycle 8992 ChainIndex=300 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_sys_clk"
(INFO:VEC_569A) Cycle 8993 ChainIndex=301 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_qspi0_clk"
(INFO:VEC_569A) Cycle 8994 ChainIndex=302 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_qspi1_clk"
(INFO:VEC_569A) Cycle 8995 ChainIndex=303 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_boot_qspi_clk"
(INFO:VEC_569A) Cycle 8996 ChainIndex=304 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_oob_spi_clk"
(INFO:VEC_569A) Cycle 8997 ChainIndex=305 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_inb0_spi_clk"
(INFO:VEC_569A) Cycle 8998 ChainIndex=306 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_inb1_spi_clk"
(INFO:VEC_569A) Cycle 8999 ChainIndex=307 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_uart_clk"
(INFO:VEC_569A) Cycle 9000 ChainIndex=308 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 9001 ChainIndex=309 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 9002 ChainIndex=310 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_oob_i3c_clk"
(INFO:VEC_569A) Cycle 9003 ChainIndex=311 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_ts_clk"
(INFO:VEC_569A) Cycle 9004 ChainIndex=312 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 9005 ChainIndex=313 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 9006 ChainIndex=314 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_i2c_slow_clk"
(INFO:VEC_569A) Cycle 9007 ChainIndex=315 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_L1_log_clk"
(INFO:VEC_569A) Cycle 9008 ChainIndex=316 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_fuse_clk"
(INFO:VEC_569A) Cycle 9009 ChainIndex=317 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_sys_clk"
(INFO:VEC_569A) Cycle 9010 ChainIndex=318 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_qspi0_clk"
(INFO:VEC_569A) Cycle 9011 ChainIndex=319 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_qspi1_clk"
(INFO:VEC_569A) Cycle 9012 ChainIndex=320 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_boot_qspi_clk"
(INFO:VEC_569A) Cycle 9013 ChainIndex=321 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_oob_spi_clk"
(INFO:VEC_569A) Cycle 9014 ChainIndex=322 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_inb0_spi_clk"
(INFO:VEC_569A) Cycle 9015 ChainIndex=323 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_inb1_spi_clk"
(INFO:VEC_569A) Cycle 9016 ChainIndex=324 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_uart_clk"
(INFO:VEC_569A) Cycle 9017 ChainIndex=325 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 9018 ChainIndex=326 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 9019 ChainIndex=327 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_oob_i3c_clk"
(INFO:VEC_569A) Cycle 9020 ChainIndex=328 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_ts_clk"
(INFO:VEC_569A) Cycle 9021 ChainIndex=329 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 9022 ChainIndex=330 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 9023 ChainIndex=331 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_i2c_slow_clk"
(INFO:VEC_569A) Cycle 9024 ChainIndex=332 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_L1_log_clk"
(INFO:VEC_569A) Cycle 9025 ChainIndex=333 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_mode_valid_fuse_clk"
(INFO:VEC_569A) Cycle 9026 ChainIndex=334 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_sys_clk"
(INFO:VEC_569A) Cycle 9027 ChainIndex=335 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_qspi0_clk"
(INFO:VEC_569A) Cycle 9028 ChainIndex=336 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_qspi1_clk"
(INFO:VEC_569A) Cycle 9029 ChainIndex=337 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_boot_qspi_clk"
(INFO:VEC_569A) Cycle 9030 ChainIndex=338 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_oob_spi_clk"
(INFO:VEC_569A) Cycle 9031 ChainIndex=339 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_inb0_spi_clk"
(INFO:VEC_569A) Cycle 9032 ChainIndex=340 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_inb1_spi_clk"
(INFO:VEC_569A) Cycle 9033 ChainIndex=341 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_uart_clk"
(INFO:VEC_569A) Cycle 9034 ChainIndex=342 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 9035 ChainIndex=343 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 9036 ChainIndex=344 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_oob_i3c_clk"
(INFO:VEC_569A) Cycle 9037 ChainIndex=345 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_ts_clk"
(INFO:VEC_569A) Cycle 9038 ChainIndex=346 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 9039 ChainIndex=347 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 9040 ChainIndex=348 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_i2c_slow_clk"
(INFO:VEC_569A) Cycle 9041 ChainIndex=349 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_L1_log_clk"
(INFO:VEC_569A) Cycle 9042 ChainIndex=350 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_fuse_clk"
(INFO:VEC_569A) Cycle 9043 ChainIndex=351 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_sys_clk"
(INFO:VEC_569A) Cycle 9044 ChainIndex=352 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_qspi0_clk"
(INFO:VEC_569A) Cycle 9045 ChainIndex=353 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_qspi1_clk"
(INFO:VEC_569A) Cycle 9046 ChainIndex=354 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_boot_qspi_clk"
(INFO:VEC_569A) Cycle 9047 ChainIndex=355 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_oob_spi_clk"
(INFO:VEC_569A) Cycle 9048 ChainIndex=356 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_inb0_spi_clk"
(INFO:VEC_569A) Cycle 9049 ChainIndex=357 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_inb1_spi_clk"
(INFO:VEC_569A) Cycle 9050 ChainIndex=358 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_uart_clk"
(INFO:VEC_569A) Cycle 9051 ChainIndex=359 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 9052 ChainIndex=360 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 9053 ChainIndex=361 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_oob_i3c_clk"
(INFO:VEC_569A) Cycle 9054 ChainIndex=362 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_ts_clk"
(INFO:VEC_569A) Cycle 9055 ChainIndex=363 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 9056 ChainIndex=364 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 9057 ChainIndex=365 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_i2c_slow_clk"
(INFO:VEC_569A) Cycle 9058 ChainIndex=366 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_L1_log_clk"
(INFO:VEC_569A) Cycle 9059 ChainIndex=367 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_fuse_clk"
(INFO:VEC_569A) Cycle 9060 ChainIndex=368 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_dftclk_switch_async_mode_1"
(INFO:VEC_569A) Cycle 9061 ChainIndex=369 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_dftclk_switch_async_mode_2"
(INFO:VEC_301) Cycle 9062 ChainIndex=370 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 9062 ChainIndex=370 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 9063 ChainIndex=371 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 9063 ChainIndex=371 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 9064 ChainIndex=372 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 9064 ChainIndex=372 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 23
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9071
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 24
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9071
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "pad_control_disable"...
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 9071  shift_ir 25(21____) 00a099____
        shift_ir_binary 000001010000010011001____
(INFO:VEC_301) Cycle 9079 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 9079 ChainIndex=4 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9080 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 9080 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 9081 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 9081 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_569A) Cycle 9082 ChainIndex=7 Retaining value 8'h13 --> 8'h13 for field="wir"
(INFO:VEC_301) Cycle 9090 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 9090 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 9091 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 9092 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
    cycle 9102  shift_ir 25(21____) 00a041____
        shift_ir_binary 000001010000001000001____
(INFO:VEC_301) Cycle 9110 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9110 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9111 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 9111 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 9112 ChainIndex=6 Programming value 8'h05 --> 8'h10 for field="wir"
(INFO:VEC_301) Cycle 9120 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9120 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 9121 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 9121 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 9122 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 9123 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/PRG_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 9133  shift_dr 9(5____) 07____
        expected XXXXX____
        shift_dr_binary 00111____
        shift_dr_mask 11UU1____
(INFO:VEC_301) Cycle 9140 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9140 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9141 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 9141 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 9142 ChainIndex=6 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 9142 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 9143 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9143 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 9144 ChainIndex=8 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 9144 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 9147. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/GENPADS_CTRLS, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 9147  shift_dr 33(29____) 00084043____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000010000100000001000011____
        shift_dr_mask 111111111U111111111111U111111____
(INFO:VEC_301) Cycle 9154 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9154 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9155 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/GENPADS_CTRLS"
(INFO:VEC_569A) Cycle 9155 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 9156 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_mode_1_mask"
(INFO:VEC_569A) Cycle 9157 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_mode_1_val"
(INFO:VEC_569A) Cycle 9158 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_mode_3_mask"
(INFO:VEC_569A) Cycle 9159 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_mode_3_val"
(INFO:VEC_300A) Cycle 9160 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="u0/pad_control_disab"
(INFO:VEC_569A) Cycle 9161 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/pad_iddq"
(INFO:VEC_569A) Cycle 9162 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/pad_pulldn_en"
(INFO:VEC_569A) Cycle 9163 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/pad_pullup_en"
(INFO:VEC_569A) Cycle 9164 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/pad_ta"
(INFO:VEC_569A) Cycle 9165 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="u0/pad_tasel"
(INFO:VEC_569A) Cycle 9166 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/prog_bscan_mode"
(INFO:VEC_569A) Cycle 9167 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/ten_pindot_over"
(INFO:VEC_301) Cycle 9168 ChainIndex=18 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/GENPADS_CTRLS"
(INFO:VEC_569A) Cycle 9168 ChainIndex=18 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 9169 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_mode_1_mask"
(INFO:VEC_569A) Cycle 9170 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_mode_1_val"
(INFO:VEC_569A) Cycle 9171 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_mode_3_mask"
(INFO:VEC_569A) Cycle 9172 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_mode_3_val"
(INFO:VEC_300A) Cycle 9173 ChainIndex=23 Programming value 1'h0 --> 1'h1 for field="u0/pad_control_disab"
(INFO:VEC_569A) Cycle 9174 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/pad_iddq"
(INFO:VEC_569A) Cycle 9175 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/pad_pulldn_en"
(INFO:VEC_569A) Cycle 9176 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/pad_pullup_en"
(INFO:VEC_569A) Cycle 9177 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="u0/pad_ta"
(INFO:VEC_569A) Cycle 9178 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="u0/pad_tasel"
(INFO:VEC_569A) Cycle 9179 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="u0/prog_bscan_mode"
(INFO:VEC_569A) Cycle 9180 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="u0/ten_pindot_over"
(INFO:VEC_301) Cycle 9181 ChainIndex=31 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9181 ChainIndex=31 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 9182 ChainIndex=32 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 9182 ChainIndex=32 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 24
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 24
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9189
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 25
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9189
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "ATE_padctl_initialization/ATE_padctl_initialization_dummy"...
INFO: Add a dummy event when using skip_ATE_padctl_init
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 25
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 25
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9189
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 26
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9189
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "io_upm_custom_program"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 26
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 26
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9189
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 27
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9189
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_1_disable_clock_gating"...
  disable_clock_gating 
WARNING: .*/CLK_CTL .*tmc2clk_disable_clock_gating_fbio.* does not exist
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_ctsroot_disable_clk_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_ctsroot_disable_clk_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_ctsroot_disable_clk_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_ctsroot_disable_clk_gating Range=[0:0] Value=1'b1.
WARNING: .*/CLK_PCCM_CTL .*tmc2clk_enable_clk_noclip does not exist
WARNING: .*/MATHS_CLK_CTL .*tmc2clk_disable_clock_gating does not exist
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/SSN_NV_CTL Field=u0/SsnControl_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/SSN_NV_CTL Field=u0/SsnControl_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/SSN_NV_CTL Field=u0/SsnControl_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/SSN_NV_CTL Field=u0/SsnControl_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/SSN_NV_CTL Field=u0/SsnControl_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/SSN_NV_CTL Field=u0/SsnControl_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 27
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 9189  shift_ir 25(21____) 00a440____
        shift_ir_binary 000001010010001000000____
(INFO:VEC_301) Cycle 9197 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 9197 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 9198 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 9198 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_569A) Cycle 9199 ChainIndex=6 Retaining value 8'h10 --> 8'h10 for field="wir"
(INFO:VEC_301) Cycle 9207 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 9207 ChainIndex=14 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9208 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 9208 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 9209 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 9210 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
    cycle 9220  shift_ir 25(21____) 00a1b2____
        shift_ir_binary 000001010000110110010____
(INFO:VEC_301) Cycle 9228 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9228 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 9229 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9229 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9230 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 9230 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 9231 ChainIndex=7 Programming value 8'h13 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 9239 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 9239 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 9240 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 9241 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 9251  shift_dr 11(7____) 3e____
        expected XXXXXXX____
        shift_dr_binary 0111110____
        shift_dr_mask 1UU1U11____
(INFO:VEC_301) Cycle 9258 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9258 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 9259 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9259 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9260 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 9260 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 9261 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 9261 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 9262 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 9262 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 9263 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 9263 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 9264 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 9264 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = OFF.
    cycle 9267  shift_ir 25(21____) 00ac62____
        shift_ir_binary 000001010110001100010____
(INFO:VEC_301) Cycle 9275 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9275 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 9276 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9276 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9277 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 9277 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 9278 ChainIndex=7 Programming value 8'h36 --> 8'h8c for field="wir"
(INFO:VEC_301) Cycle 9286 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 9286 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 9287 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 9288 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 9298. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/CLK_PCCM_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 9298  shift_dr 16(12____) b6d____
        expected XXXXXXXXXXXX____
        shift_dr_binary 101101101101____
        shift_dr_mask U11U11U11U11____
(INFO:VEC_301) Cycle 9305 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/CLK_PCCM_CTL"
(INFO:VEC_569A) Cycle 9305 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 9306 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_use_trimbcast_init_val"
(INFO:VEC_300A) Cycle 9307 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ctsroot_disable_clk_gating"
(INFO:VEC_301) Cycle 9308 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/CLK_PCCM_CTL"
(INFO:VEC_569A) Cycle 9308 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 9309 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_use_trimbcast_init_val"
(INFO:VEC_300A) Cycle 9310 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ctsroot_disable_clk_gating"
(INFO:VEC_301) Cycle 9311 ChainIndex=10 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/CLK_PCCM_CTL"
(INFO:VEC_569A) Cycle 9311 ChainIndex=10 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 9312 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_use_trimbcast_init_val"
(INFO:VEC_300A) Cycle 9313 ChainIndex=12 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ctsroot_disable_clk_gating"
(INFO:VEC_301) Cycle 9314 ChainIndex=13 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/CLK_PCCM_CTL"
(INFO:VEC_569A) Cycle 9314 ChainIndex=13 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 9315 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_use_trimbcast_init_val"
(INFO:VEC_300A) Cycle 9316 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ctsroot_disable_clk_gating"
    cycle 9319  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 9327 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 9327 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 9328 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 9328 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 9328 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 9329 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 9329 ChainIndex=6 Programming value 8'h8c --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
    cycle 9339  shift_ir 16(12____) 057____
        shift_ir_binary 000001010111____
(INFO:VEC_301) Cycle 9347 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 9347 ChainIndex=4 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9348 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 9348 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9349 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 9349 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 9350 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 9351 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
    cycle 9361  shift_ir 14(10____) 187____
        shift_ir_binary 0110000111____
(INFO:VEC_301) Cycle 9369 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 9369 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 9370 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 9370 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 9370 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300B) Cycle 9371 ChainIndex=6 Programming value 8'h05 --> 8'h61 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR, u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_300B) Cycle 9371 ChainIndex=6 Programming value 8'h10 --> 8'h61 for field="wir" of registers u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 9381. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/SSN_NV_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/SSN_NV_CTL, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 9381  shift_dr 63(59____) 000000400000201____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000000000000000000010000000000000000000000001000000001____
        shift_dr_mask 111111111111111111111111U1111111111111111111111111111111111____
(INFO:VEC_301) Cycle 9388 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/SSN_NV_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/SSN_NV_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/SSN_NV_CTL"
(INFO:VEC_569A) Cycle 9389 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Partition_Bypass"
(INFO:VEC_569A) Cycle 9390 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ftm_macro_bypass"
(INFO:VEC_569A) Cycle 9391 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_prestitched_macro_bypass"
(INFO:VEC_569A) Cycle 9392 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Edt_Intest"
(INFO:VEC_569A) Cycle 9393 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Edt_Extest"
(INFO:VEC_569A) Cycle 9394 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_LOES_en_out"
(INFO:VEC_569A) Cycle 9395 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_GLPC_Value_Select"
(INFO:VEC_569A) Cycle 9396 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dftclk_sel_0"
(INFO:VEC_569A) Cycle 9397 ChainIndex=13 Retaining value 1'h1 --> 1'h1 for field="u0/SsnControl_dftclk_sel_1"
(INFO:VEC_569A) Cycle 9398 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_glitchless_mode"
(INFO:VEC_569A) Cycle 9399 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_leaf_shiftclk_enable"
(INFO:VEC_569A) Cycle 9400 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_select_leaf_dft_clk"
(INFO:VEC_569A) Cycle 9401 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_switch_func_clk_disable_ovr"
(INFO:VEC_569A) Cycle 9402 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_debug_disable_partition"
(INFO:VEC_569A) Cycle 9403 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_switch_shift_clk_disable_ovr"
(INFO:VEC_569A) Cycle 9404 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_en_override_mask"
(INFO:VEC_569A) Cycle 9405 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_en_override_val"
(INFO:VEC_569A) Cycle 9406 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_unlock_scan_enable"
(INFO:VEC_569A) Cycle 9407 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_flopclear_fsm_se_enable"
(INFO:VEC_569A) Cycle 9408 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_IST_IP_reset"
(INFO:VEC_569A) Cycle 9409 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_maths_mode"
(INFO:VEC_569A) Cycle 9410 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_MATH_Bypass"
(INFO:VEC_569A) Cycle 9411 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_0"
(INFO:VEC_569A) Cycle 9412 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_1"
(INFO:VEC_569A) Cycle 9413 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_2"
(INFO:VEC_569A) Cycle 9414 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_TP_enable"
(INFO:VEC_569A) Cycle 9415 ChainIndex=31 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_obs_bus_select"
(INFO:VEC_569A) Cycle 9416 ChainIndex=32 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_reset_"
(INFO:VEC_569A) Cycle 9417 ChainIndex=33 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_0"
(INFO:VEC_569A) Cycle 9418 ChainIndex=34 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_1"
(INFO:VEC_569A) Cycle 9419 ChainIndex=35 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_2"
(INFO:VEC_569A) Cycle 9420 ChainIndex=36 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_3"
(INFO:VEC_569A) Cycle 9421 ChainIndex=37 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_4"
(INFO:VEC_300A) Cycle 9422 ChainIndex=38 Programming value 1'h0 --> 1'h1 for field="u0/SsnControl_disable_clock_gating"
(INFO:VEC_569A) Cycle 9423 ChainIndex=39 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_root_dft_switch_shift_clk_disable_ovr"
(INFO:VEC_569A) Cycle 9424 ChainIndex=40 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_EdtIntest_SE_Ovr"
(INFO:VEC_569A) Cycle 9425 ChainIndex=41 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_EdtExtest_SE_Ovr"
(INFO:VEC_569A) Cycle 9426 ChainIndex=42 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_single_bypass_chain_enable"
(INFO:VEC_569A) Cycle 9427 ChainIndex=43 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_nv_tck_disable"
(INFO:VEC_569A) Cycle 9428 ChainIndex=44 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_nv_tck_select"
(INFO:VEC_569A) Cycle 9429 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_kist_mode"
(INFO:VEC_569A) Cycle 9430 ChainIndex=46 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_int_bypass"
(INFO:VEC_569A) Cycle 9431 ChainIndex=47 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_ext_bypass"
(INFO:VEC_569A) Cycle 9432 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_debug_bypass"
(INFO:VEC_569A) Cycle 9433 ChainIndex=49 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_0"
(INFO:VEC_569A) Cycle 9434 ChainIndex=50 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_1"
(INFO:VEC_569A) Cycle 9435 ChainIndex=51 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_2"
(INFO:VEC_569A) Cycle 9436 ChainIndex=52 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_3"
(INFO:VEC_569A) Cycle 9437 ChainIndex=53 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_4"
(INFO:VEC_569A) Cycle 9438 ChainIndex=54 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_3"
(INFO:VEC_569A) Cycle 9439 ChainIndex=55 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_4"
(INFO:VEC_569A) Cycle 9440 ChainIndex=56 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_5"
(INFO:VEC_569A) Cycle 9441 ChainIndex=57 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_0"
(INFO:VEC_569A) Cycle 9442 ChainIndex=58 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_1"
(INFO:VEC_569A) Cycle 9443 ChainIndex=59 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_2"
(INFO:VEC_569A) Cycle 9444 ChainIndex=60 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_3"
(INFO:VEC_569A) Cycle 9445 ChainIndex=61 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_4"
(INFO:VEC_569A) Cycle 9446 ChainIndex=62 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_5"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 9453 (Step_1_disable_clock_gating)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 27
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9493
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 28
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9493
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "disable_clock_gating_ATPG_CTL"...
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
INFO: bug 2002917,slcg is force to be opened under non-xtr mode
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/ATPG_CTL Field=u0/tmc2slcg_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/ATPG_CTL Field=u0/tmc2slcg_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/ATPG_CTL Field=u0/tmc2slcg_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/ATPG_CTL Field=u0/tmc2slcg_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/ATPG_CTL Field=u0/tmc2slcg_disable_clock_gating Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/ATPG_CTL Field=u0/tmc2slcg_disable_clock_gating Range=[0:0] Value=1'b1.
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 28
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 9493  shift_ir 14(10____) 047____
        shift_ir_binary 0001000111____
(INFO:VEC_301) Cycle 9501 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 9501 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 9502 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 9502 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 9502 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300A) Cycle 9503 ChainIndex=6 Programming value 8'h61 --> 8'h11 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 9513. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/ATPG_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/ATPG_CTL, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 9513  shift_dr 27(23____) 000021____
        expected XXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000000000000100001____
        shift_dr_mask 11111111111111111U11111____
(INFO:VEC_301) Cycle 9520 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/ATPG_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/ATPG_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/ATPG_CTL"
(INFO:VEC_569A) Cycle 9521 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_async_rst_sel_ovr"
(INFO:VEC_569A) Cycle 9522 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_clk_async_rst_ovr"
(INFO:VEC_569A) Cycle 9523 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ist_async_rst_ovr"
(INFO:VEC_569A) Cycle 9524 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/dft_hold_noscan_val"
(INFO:VEC_300A) Cycle 9525 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="u0/tmc2slcg_disable_clock_gating"
(INFO:VEC_569A) Cycle 9526 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/ftm_clock_macro_bypass"
(INFO:VEC_569A) Cycle 9527 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/macro_bypass"
(INFO:VEC_569A) Cycle 9528 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_syncrst_override"
(INFO:VEC_569A) Cycle 9529 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/atpg_mode"
(INFO:VEC_569A) Cycle 9530 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/RESET_1500_OVERRIDE_RESET_1500_OVERRIDE_select_atpg_ctl"
(INFO:VEC_569A) Cycle 9531 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="u0/RESET_1500_OVERRIDE_RESET_1500_OVERRIDE_val"
(INFO:VEC_569A) Cycle 9532 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/muxsel_onehot"
(INFO:VEC_569A) Cycle 9533 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/protect_mux"
(INFO:VEC_569A) Cycle 9534 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="u0/direct_reset_jtag_ctrl_"
(INFO:VEC_569A) Cycle 9535 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/tammode"
(INFO:VEC_569A) Cycle 9536 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/scan_extest_mode"
(INFO:VEC_569A) Cycle 9537 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_bist_async_rst_ovr"
(INFO:VEC_569A) Cycle 9538 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/pll_macro_bypass"
(INFO:VEC_569A) Cycle 9539 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_spare_bit0"
(INFO:VEC_569A) Cycle 9540 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_dft_x_clamp"
(INFO:VEC_569A) Cycle 9541 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_spare_bit1"
(INFO:VEC_569A) Cycle 9542 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/iobist_mode"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 28
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9549
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 29
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9549
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "bypass_clock_trimmer_1"...
INFO: Set tmc2clk_use_trimbcast_init_val to 1, to clean the X of trimmer
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_use_trimbcast_init_val Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_use_trimbcast_init_val Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_use_trimbcast_init_val Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_use_trimbcast_init_val Range=[0:0] Value=1'b1.
WARNING: .*/CLK_CTL .*tmc2clk_use_trimbcast_init_val.* does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 29
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 9549  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 9557 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 9557 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 9558 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 9558 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 9558 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300A) Cycle 9559 ChainIndex=6 Programming value 8'h11 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = OFF.
    cycle 9569  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 9577 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9577 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 9578 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 9578 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9579 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 9579 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 9580 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 9581 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 9591  shift_ir 25(21____) 00a462____
        shift_ir_binary 000001010010001100010____
(INFO:VEC_301) Cycle 9599 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9599 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 9600 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9600 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9601 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 9601 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 9602 ChainIndex=7 Programming value 8'h05 --> 8'h8c for field="wir"
(INFO:VEC_301) Cycle 9610 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 9610 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 9611 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 9612 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 9622  shift_dr 11(7____) 3e____
        expected XXXXXXX____
        shift_dr_binary 0111110____
        shift_dr_mask 1UUUU11____
(INFO:VEC_301) Cycle 9629 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9629 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 9630 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9630 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9631 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 9631 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 9632 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 9632 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 9633 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 9633 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 9634 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 9634 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 9635 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 9635 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 9638. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/CLK_PCCM_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 9638  shift_dr 19(15____) 3ffe____
        expected XXXXXXXXXXXXXXX____
        shift_dr_binary 011111111111110____
        shift_dr_mask 11U11U11U11U111____
(INFO:VEC_301) Cycle 9645 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9645 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 9646 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9646 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9647 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/CLK_PCCM_CTL"
(INFO:VEC_569A) Cycle 9647 ChainIndex=6 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_300A) Cycle 9648 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_use_trimbcast_init_val"
(INFO:VEC_569A) Cycle 9649 ChainIndex=8 Retaining value 1'h1 --> 1'h1 for field="u0/tmc2clk_ctsroot_disable_clk_gating"
(INFO:VEC_301) Cycle 9650 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/CLK_PCCM_CTL"
(INFO:VEC_569A) Cycle 9650 ChainIndex=9 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_300A) Cycle 9651 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_use_trimbcast_init_val"
(INFO:VEC_569A) Cycle 9652 ChainIndex=11 Retaining value 1'h1 --> 1'h1 for field="u0/tmc2clk_ctsroot_disable_clk_gating"
(INFO:VEC_301) Cycle 9653 ChainIndex=12 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/CLK_PCCM_CTL"
(INFO:VEC_569A) Cycle 9653 ChainIndex=12 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_300A) Cycle 9654 ChainIndex=13 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_use_trimbcast_init_val"
(INFO:VEC_569A) Cycle 9655 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="u0/tmc2clk_ctsroot_disable_clk_gating"
(INFO:VEC_301) Cycle 9656 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/CLK_PCCM_CTL"
(INFO:VEC_569A) Cycle 9656 ChainIndex=15 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_300A) Cycle 9657 ChainIndex=16 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_use_trimbcast_init_val"
(INFO:VEC_569A) Cycle 9658 ChainIndex=17 Retaining value 1'h1 --> 1'h1 for field="u0/tmc2clk_ctsroot_disable_clk_gating"
(INFO:VEC_301) Cycle 9659 ChainIndex=18 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 9659 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 29
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9666
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 30
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9666
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_2_cdc_reset_override"...
  cdc_reset_override 
WARNING: .*/CLK_PCCM_CTL .*tmc2clk_jtag_reg_cdc_reset_override_ does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 30
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 9666 (Step_2_cdc_reset_override)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 30
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9706
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 31
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9706
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "bypass_clock_trimmer_0"...
INFO: Set tmc2clk_use_trimbcast_init_val back to 0, to keep align with IST/MATH LINK, clock team have done the design change
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_use_trimbcast_init_val Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_use_trimbcast_init_val Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_use_trimbcast_init_val Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/CLK_PCCM_CTL Field=u0/tmc2clk_use_trimbcast_init_val Range=[0:0] Value=1'b0.
WARNING: .*/CLK_CTL .*tmc2clk_use_trimbcast_init_val.* does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 31
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 9706  shift_ir 25(21____) 00ac66____
        shift_ir_binary 000001010110001100110____
(INFO:VEC_301) Cycle 9714 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9714 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 9715 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9715 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9716 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 9716 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_569A) Cycle 9717 ChainIndex=7 Retaining value 8'h8c --> 8'h8c for field="wir"
(INFO:VEC_301) Cycle 9725 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 9725 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 9726 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 9727 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 9737. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/CLK_PCCM_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 9737  shift_dr 7(3____) 5____
        expected XXX____
        shift_dr_binary 101____
        shift_dr_mask 1U1____
(INFO:VEC_301) Cycle 9744 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/CLK_PCCM_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/CLK_PCCM_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/CLK_PCCM_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/CLK_PCCM_CTL"
(INFO:VEC_300A) Cycle 9745 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="u0/tmc2clk_use_trimbcast_init_val"
(INFO:VEC_569A) Cycle 9746 ChainIndex=6 Retaining value 1'h1 --> 1'h1 for field="u0/tmc2clk_ctsroot_disable_clk_gating"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 31
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9753
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 32
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9753
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "common_DFT_AO_REG_test_mode_clamp"...
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/DFT_AO_REGS Field=u0/test_mode_clamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/DFT_AO_REGS Field=u0/test_mode_clamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/DFT_AO_REGS Field=u0/test_mode_clamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/DFT_AO_REGS Field=u0/test_mode_clamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/DFT_AO_REGS Field=u0/test_mode_clamp Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/DFT_AO_REGS Field=u0/test_mode_clamp Range=[0:0] Value=1'b1.
INFO: For cycle opt, this event happens before common_DFT_AO_REG_enableDFTmode_async , we covet it show it would trigger another shift
INFO: When this event is disabled , enableDFTmode_async still could be prgmed in next event
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 32
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 9753  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 9761 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 9761 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 9762 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 9762 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 9762 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 9763 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 9763 ChainIndex=6 Programming value 8'h8c --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
    cycle 9773  shift_ir 16(12____) 053____
        shift_ir_binary 000001010011____
(INFO:VEC_301) Cycle 9781 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 9781 ChainIndex=4 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9782 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 9782 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9783 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 9783 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 9784 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 9785 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
    cycle 9795  shift_ir 34(30____) 014364d9____
        shift_ir_binary 000001010000110110010011011001____
(INFO:VEC_301) Cycle 9803 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9803 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9804 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 9804 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 9805 ChainIndex=6 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 9813 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9813 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9814 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 9814 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 9815 ChainIndex=16 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 9823 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 9823 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 9824 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 9825 ChainIndex=26 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/PRG_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 9835  shift_dr 13(9____) 0ff____
        expected XXXXXXXXX____
        shift_dr_binary 011111111____
        shift_dr_mask 1UUUU1UU1____
(INFO:VEC_301) Cycle 9842 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9842 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9843 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 9843 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 9844 ChainIndex=6 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 9844 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 9845 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9845 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9846 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 9846 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 9847 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 9847 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 9848 ChainIndex=10 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 9848 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 9849 ChainIndex=11 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 9849 ChainIndex=11 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 9850 ChainIndex=12 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 9850 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = OFF.
    cycle 9853  shift_ir 34(30____) 01538ce3____
        shift_ir_binary 000001010100111000110011100011____
(INFO:VEC_301) Cycle 9861 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9861 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9862 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 9862 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_300A) Cycle 9863 ChainIndex=6 Programming value 8'h36 --> 8'h38 for field="wir"
(INFO:VEC_301) Cycle 9871 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9871 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9872 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 9872 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_300A) Cycle 9873 ChainIndex=16 Programming value 8'h36 --> 8'h38 for field="wir"
(INFO:VEC_301) Cycle 9881 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 9881 ChainIndex=24 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 9882 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 9883 ChainIndex=26 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 9893. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/DFT_AO_REGS, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/DFT_AO_REGS, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 9893  shift_dr 31(27____) 0000341____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000000000000000001101000001____
        shift_dr_mask 11111111111111111U11U111111____
(INFO:VEC_301) Cycle 9900 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/DFT_AO_REGS", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/DFT_AO_REGS", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/DFT_AO_REGS", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/DFT_AO_REGS", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/DFT_AO_REGS", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/DFT_AO_REGS"
(INFO:VEC_569A) Cycle 9901 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/test_mode"
(INFO:VEC_569A) Cycle 9902 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/core_power_disable"
(INFO:VEC_569A) Cycle 9903 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/spare0"
(INFO:VEC_569A) Cycle 9904 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/spare1"
(INFO:VEC_569A) Cycle 9905 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/scan_en_ext_protect_override"
(INFO:VEC_300A) Cycle 9906 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="u0/test_mode_clamp"
(INFO:VEC_569A) Cycle 9907 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_dft_pgclamp_mask"
(INFO:VEC_569A) Cycle 9908 ChainIndex=12 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_dft_pgclamp_value"
(INFO:VEC_300A) Cycle 9909 ChainIndex=13 Programming value 1'h0 --> 1'h1 for field="u0/enableDFTmode_async"
(INFO:VEC_569A) Cycle 9910 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/dft_replication_x_clamp"
(INFO:VEC_569A) Cycle 9911 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="u0/eco_path_xclamp_enable"
(INFO:VEC_569A) Cycle 9912 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/hold_xclamp_enable"
(INFO:VEC_569A) Cycle 9913 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/setup_xclamp_enable"
(INFO:VEC_569A) Cycle 9914 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="u0/static_xclamp_enable"
(INFO:VEC_569A) Cycle 9915 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/asyncfifo_xclamp_enable"
(INFO:VEC_569A) Cycle 9916 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/cdc_xclamp_enable"
(INFO:VEC_569A) Cycle 9917 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/cgte_xclamp_enable"
(INFO:VEC_569A) Cycle 9918 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/xclamp_ist_mode"
(INFO:VEC_569A) Cycle 9919 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/xclamp_spare01"
(INFO:VEC_569A) Cycle 9920 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/xclamp_spare02"
(INFO:VEC_569A) Cycle 9921 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/dft_tp_control"
(INFO:VEC_569A) Cycle 9922 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/onehot_xclamp_enable"
(INFO:VEC_569A) Cycle 9923 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="u0/maths_ist_isolation_val"
(INFO:VEC_569A) Cycle 9924 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="u0/maths_ist_isolation_mask"
(INFO:VEC_569A) Cycle 9925 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="u0/istclamp_ctl_sig0"
(INFO:VEC_569A) Cycle 9926 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="u0/istclamp_ctl_sig1"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 32
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9933
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 33
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9933
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "common_DFT_AO_REG_enableDFTmode_async"...
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/DFT_AO_REGS Field=u0/enableDFTmode_async Range=[0:0] Value=1'b1.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 33
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 1 TCK cycles at cycle 9933 (common_DFT_AO_REG_enableDFTmode_async)
(INFO:VEC_554) VERSE: 1 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 33
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9934
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 34
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9934
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "uphy_mgmt_clk_override"...
WARNING: .*CORE_CLK_CTL_MASK .*mgmt_clk_.*disable_shift_override does not exist
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "ANCHOR_event__pre_prgm_before_pll"...
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "ANCHOR_event__post_prgm_after_all"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 34
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 34
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9934
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 35
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9934
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "uphy_reg_program"...
WARNING: .*GENPADS_CTRLS .*dftfunctions_uphy_pin_mux_dft_ctrl_0 does not exist
WARNING: .*GENPADS_CTRLS .*dftfunctions_uphy_pin_mux_dft_ctrl_1 does not exist
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:20.000ns test_cycle:10 tck_cycle:10
(INFO:VEC_376) Cycle Info: waitRti (start@9934, end@9943) = 10 cycles. Accumulated 210 cycles (the number of TCK cycles stay on RTI state = 10).
WARNING: .*/INTFC\d+_PADCAL_VALS .*Nvhs_pad_.*X_IDDQ_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*Nvhs_pad_.*X_IDDQ_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*pex_pad_.*X_IDDQ_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*pex_pad_.*X_IDDQ_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*mask.*PLL0_IDDQ_jtag does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*mask.*PLL0_SLEEP_jtag does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*vals.*PLL0_IDDQ_jtag does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*vals.*PLL0_SLEEP_jtag does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*PLL_MISC_CTRL_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*PLL_MISC_CTRL_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*PLL0_MISC_CTRL_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*PLL0_MISC_CTRL_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*pad_PLL.*CAL_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*pad_PLL.*CAL_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*pad_PLL.*REFCLK_CFG_SEL_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*pad_PLL.*REFCLK_CFG_SEL_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*Nvhs.*_pad_PLL.*_REFCLKBUF_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*Nvhs.*_pad_PLL.*_REFCLKBUF_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*pex.*_pad_PLL.*_REFCLKBUF_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*pex.*_pad_PLL.*_REFCLKBUF_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*pad_PLL.*CFG_SECURE_LEVEL_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*pad_PLL.*CFG_SECURE_LEVEL_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*pad_PLL.*TCLKOUT_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*pad_PLL.*TCLKOUT_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*pad_PLL.*RATE_ID_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*pad_PLL.*RATE_ID_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*pad_PLL.*REFCLK_DRV_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*pad_PLL.*REFCLK_DRV_EN_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*pad_PLL.*ENABLE_jtag.* does not exist
WARNING: .*/INTFC\d+_PADCAL_MASK .*pad_PLL.*ENABLE_jtag.* does not exist
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:40.000ns test_cycle:20 tck_cycle:20
(INFO:VEC_376) Cycle Info: waitRti (start@9944, end@9963) = 20 cycles. Accumulated 230 cycles (the number of TCK cycles stay on RTI state = 20).
WARNING: .*/INTFC\d+_PADCAL_MASK .*mask_.*_pad.*_RESET__jtag does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*vals_.*_pad.*_RESET__jtag does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 35
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 35
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9964
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 36
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9964
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "override_uphy_upm_clamp_en"...
WARNING: .*/INTFC\d+_PADCAL_MASK .*_AUX_CLAMP_EN_jtag does not exist
WARNING: .*/INTFC\d+_PADCAL_VALS .*_AUX_CLAMP_EN_jtag does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 36
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 36
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9964
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 37
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9964
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "fullchip_custom_event"...
 bypass tb.chip.l0_0.clks.gbal0mvbnvhs1.nctsense_lnk.TS_CLK__div_clk_divide_nctsense_lnk tb.chip.l0_0.clks.gbal0mvbnvhs1.nctsense_lnk.TS_CLK__div_clk_divide_nctsense_lnk
WARNING: .*/CORE_CLK_CTL .*GBA_LNK0_nvlink_tsense_clk_div_sel_ts_clk_lnk_shift does not exist
tb.chip.t0_0.clks.gbbpad0hbmb0.nchbmpll1.hbmpll_clkout_mux_nchbmpll slect clk1
WARNING: .*/CLK_CTL .*tmc2clk_sel_hbmpll_clkout_fbio.* does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 37
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 37
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9964
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 38
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 9964
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "dft_switch_setup/dft_switch_setup_Step1"...
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
INFO: Step 1, setup the clocks on dft switch I1 leg
INFO: Setup the I1 leg of ftmsm with jtag tck under jtag_bypass mode
WARNING: .*/CLK_CTL .*tmc2clk_ftmsm_remote_clip_ovr_master.* does not exist
WARNING: .*/CLK_CTL .*tmc2clk_ftmsm_func_clk_bypass_slave.* does not exist
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 9964  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 9972 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 9972 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 9973 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 9973 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 9973 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 9974 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 9974 ChainIndex=6 Programming value 8'h38 --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = OFF.
    cycle 9984  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 9992 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 9992 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 9993 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 9993 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 9994 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 9994 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 9995 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 9996 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 10006  shift_ir 25(21____) 00a09a____
        shift_ir_binary 000001010000010011010____
(INFO:VEC_301) Cycle 10014 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10014 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 10015 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10015 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 10016 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 10016 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 10017 ChainIndex=7 Programming value 8'h05 --> 8'h13 for field="wir"
(INFO:VEC_301) Cycle 10025 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 10025 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 10026 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 10027 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 10037  shift_dr 11(7____) 0a____
        expected XXXXXXX____
        shift_dr_binary 0001010____
        shift_dr_mask 111U111____
(INFO:VEC_301) Cycle 10044 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10044 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 10045 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10045 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 10046 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 10046 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 10047 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 10047 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 10048 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 10048 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 10049 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 10049 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 10050 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 10050 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 10053. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/CLK_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 10053  shift_dr 373(369____) 00ffff80003fffe0000ffff8000000000040100401004010040100401004010040100401006aaaaaaaa000000001a____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000001111111111111111100000000000000000111111111111111110000000000000000011111111111111111000000000000000000000000000000000000000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000100000000010000000001000000000110101010101010101010101010101010100000000000000000000000000000000000011010____
        shift_dr_mask 11111UUUUUUUUUUUUUUUUU11111111111111111UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU11111111111111111UUUUUUUUUUUUUUUUU1UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU1111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 10060 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10060 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 10061 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10061 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 10062 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 10062 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 10063 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/CLK_CTL"
(INFO:VEC_569A) Cycle 10063 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 10064 ChainIndex=8 Retaining value 1'h1 --> 1'h1 for field="u0/tmc2clk_clock_macro_input_xclamp"
(INFO:VEC_569A) Cycle 10065 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_root_cg_disable"
(INFO:VEC_569A) Cycle 10066 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_sys_clk"
(INFO:VEC_569A) Cycle 10067 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_qspi0_clk"
(INFO:VEC_569A) Cycle 10068 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_qspi1_clk"
(INFO:VEC_569A) Cycle 10069 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_boot_qspi_clk"
(INFO:VEC_569A) Cycle 10070 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_oob_spi_clk"
(INFO:VEC_569A) Cycle 10071 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_inb0_spi_clk"
(INFO:VEC_569A) Cycle 10072 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_inb1_spi_clk"
(INFO:VEC_569A) Cycle 10073 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_uart_clk"
(INFO:VEC_569A) Cycle 10074 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 10075 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 10076 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_oob_i3c_clk"
(INFO:VEC_569A) Cycle 10077 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_ts_clk"
(INFO:VEC_569A) Cycle 10078 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 10079 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 10080 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_i2c_slow_clk"
(INFO:VEC_569A) Cycle 10081 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_L1_log_clk"
(INFO:VEC_569A) Cycle 10082 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_event_fuse_clk"
(INFO:VEC_569A) Cycle 10083 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_sys_clk"
(INFO:VEC_569A) Cycle 10084 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_qspi0_clk"
(INFO:VEC_569A) Cycle 10085 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_qspi1_clk"
(INFO:VEC_569A) Cycle 10086 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_boot_qspi_clk"
(INFO:VEC_569A) Cycle 10087 ChainIndex=31 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_oob_spi_clk"
(INFO:VEC_569A) Cycle 10088 ChainIndex=32 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_inb0_spi_clk"
(INFO:VEC_569A) Cycle 10089 ChainIndex=33 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_inb1_spi_clk"
(INFO:VEC_569A) Cycle 10090 ChainIndex=34 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_uart_clk"
(INFO:VEC_569A) Cycle 10091 ChainIndex=35 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 10092 ChainIndex=36 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 10093 ChainIndex=37 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_oob_i3c_clk"
(INFO:VEC_569A) Cycle 10094 ChainIndex=38 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_ts_clk"
(INFO:VEC_569A) Cycle 10095 ChainIndex=39 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 10096 ChainIndex=40 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 10097 ChainIndex=41 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_i2c_slow_clk"
(INFO:VEC_569A) Cycle 10098 ChainIndex=42 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_L1_log_clk"
(INFO:VEC_569A) Cycle 10099 ChainIndex=43 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_stop_on_jtag_fuse_clk"
(INFO:VEC_300A) Cycle 10100 ChainIndex=44 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_sys_clk"
(INFO:VEC_300A) Cycle 10102 ChainIndex=46 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_qspi0_clk"
(INFO:VEC_300A) Cycle 10104 ChainIndex=48 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_qspi1_clk"
(INFO:VEC_300A) Cycle 10106 ChainIndex=50 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_boot_qspi_clk"
(INFO:VEC_300A) Cycle 10108 ChainIndex=52 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_oob_spi_clk"
(INFO:VEC_300A) Cycle 10110 ChainIndex=54 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_inb0_spi_clk"
(INFO:VEC_300A) Cycle 10112 ChainIndex=56 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_inb1_spi_clk"
(INFO:VEC_300A) Cycle 10114 ChainIndex=58 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_uart_clk"
(INFO:VEC_300A) Cycle 10116 ChainIndex=60 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_inb0_i3c_clk"
(INFO:VEC_300A) Cycle 10118 ChainIndex=62 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_inb1_i3c_clk"
(INFO:VEC_300A) Cycle 10120 ChainIndex=64 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_oob_i3c_clk"
(INFO:VEC_300A) Cycle 10122 ChainIndex=66 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_ts_clk"
(INFO:VEC_300A) Cycle 10124 ChainIndex=68 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_bypass_mon0_clk"
(INFO:VEC_300A) Cycle 10126 ChainIndex=70 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_bypass_mon1_clk"
(INFO:VEC_300A) Cycle 10128 ChainIndex=72 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_i2c_slow_clk"
(INFO:VEC_300A) Cycle 10130 ChainIndex=74 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_L1_log_clk"
(INFO:VEC_300A) Cycle 10132 ChainIndex=76 Programming value 2'h0 --> 2'h2 for field="u0/tmc2clk_ftmsm_mode_setting_fuse_clk"
(INFO:VEC_300A) Cycle 10134 ChainIndex=78 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_sys_clk"
(INFO:VEC_300A) Cycle 10144 ChainIndex=88 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_qspi0_clk"
(INFO:VEC_300A) Cycle 10154 ChainIndex=98 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_qspi1_clk"
(INFO:VEC_300A) Cycle 10164 ChainIndex=108 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_boot_qspi_clk"
(INFO:VEC_300A) Cycle 10174 ChainIndex=118 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_oob_spi_clk"
(INFO:VEC_300A) Cycle 10184 ChainIndex=128 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_inb0_spi_clk"
(INFO:VEC_300A) Cycle 10194 ChainIndex=138 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_inb1_spi_clk"
(INFO:VEC_300A) Cycle 10204 ChainIndex=148 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_uart_clk"
(INFO:VEC_300A) Cycle 10214 ChainIndex=158 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_inb0_i3c_clk"
(INFO:VEC_300A) Cycle 10224 ChainIndex=168 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_inb1_i3c_clk"
(INFO:VEC_300A) Cycle 10234 ChainIndex=178 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_oob_i3c_clk"
(INFO:VEC_300A) Cycle 10244 ChainIndex=188 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_ts_clk"
(INFO:VEC_300A) Cycle 10254 ChainIndex=198 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_bypass_mon0_clk"
(INFO:VEC_300A) Cycle 10264 ChainIndex=208 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_bypass_mon1_clk"
(INFO:VEC_300A) Cycle 10274 ChainIndex=218 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_i2c_slow_clk"
(INFO:VEC_300A) Cycle 10284 ChainIndex=228 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_L1_log_clk"
(INFO:VEC_300A) Cycle 10294 ChainIndex=238 Programming value 10'h000 --> 10'h001 for field="u0/tmc2clk_ftmsm_twin_count_fuse_clk"
(INFO:VEC_569A) Cycle 10304 ChainIndex=248 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_block_x_on_clockchain_in_setup"
(INFO:VEC_569A) Cycle 10305 ChainIndex=249 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_sys_clk"
(INFO:VEC_569A) Cycle 10306 ChainIndex=250 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_qspi0_clk"
(INFO:VEC_569A) Cycle 10307 ChainIndex=251 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_qspi1_clk"
(INFO:VEC_569A) Cycle 10308 ChainIndex=252 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_boot_qspi_clk"
(INFO:VEC_569A) Cycle 10309 ChainIndex=253 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_oob_spi_clk"
(INFO:VEC_569A) Cycle 10310 ChainIndex=254 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_inb0_spi_clk"
(INFO:VEC_569A) Cycle 10311 ChainIndex=255 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_inb1_spi_clk"
(INFO:VEC_569A) Cycle 10312 ChainIndex=256 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_uart_clk"
(INFO:VEC_569A) Cycle 10313 ChainIndex=257 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 10314 ChainIndex=258 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 10315 ChainIndex=259 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_oob_i3c_clk"
(INFO:VEC_569A) Cycle 10316 ChainIndex=260 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_ts_clk"
(INFO:VEC_569A) Cycle 10317 ChainIndex=261 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 10318 ChainIndex=262 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 10319 ChainIndex=263 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_i2c_slow_clk"
(INFO:VEC_569A) Cycle 10320 ChainIndex=264 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_L1_log_clk"
(INFO:VEC_569A) Cycle 10321 ChainIndex=265 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_async_mode_fuse_clk"
(INFO:VEC_569A) Cycle 10322 ChainIndex=266 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_sys_clk"
(INFO:VEC_569A) Cycle 10323 ChainIndex=267 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_qspi0_clk"
(INFO:VEC_569A) Cycle 10324 ChainIndex=268 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_qspi1_clk"
(INFO:VEC_569A) Cycle 10325 ChainIndex=269 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_boot_qspi_clk"
(INFO:VEC_569A) Cycle 10326 ChainIndex=270 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_oob_spi_clk"
(INFO:VEC_569A) Cycle 10327 ChainIndex=271 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_inb0_spi_clk"
(INFO:VEC_569A) Cycle 10328 ChainIndex=272 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_inb1_spi_clk"
(INFO:VEC_569A) Cycle 10329 ChainIndex=273 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_uart_clk"
(INFO:VEC_569A) Cycle 10330 ChainIndex=274 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 10331 ChainIndex=275 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 10332 ChainIndex=276 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_oob_i3c_clk"
(INFO:VEC_569A) Cycle 10333 ChainIndex=277 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_ts_clk"
(INFO:VEC_569A) Cycle 10334 ChainIndex=278 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 10335 ChainIndex=279 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 10336 ChainIndex=280 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_i2c_slow_clk"
(INFO:VEC_569A) Cycle 10337 ChainIndex=281 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_L1_log_clk"
(INFO:VEC_569A) Cycle 10338 ChainIndex=282 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_func_clk_bypass_fuse_clk"
(INFO:VEC_300A) Cycle 10339 ChainIndex=283 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_sys_clk"
(INFO:VEC_300A) Cycle 10340 ChainIndex=284 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_qspi0_clk"
(INFO:VEC_300A) Cycle 10341 ChainIndex=285 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_qspi1_clk"
(INFO:VEC_300A) Cycle 10342 ChainIndex=286 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_boot_qspi_clk"
(INFO:VEC_300A) Cycle 10343 ChainIndex=287 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_oob_spi_clk"
(INFO:VEC_300A) Cycle 10344 ChainIndex=288 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_inb0_spi_clk"
(INFO:VEC_300A) Cycle 10345 ChainIndex=289 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_inb1_spi_clk"
(INFO:VEC_300A) Cycle 10346 ChainIndex=290 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_uart_clk"
(INFO:VEC_300A) Cycle 10347 ChainIndex=291 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_inb0_i3c_clk"
(INFO:VEC_300A) Cycle 10348 ChainIndex=292 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_inb1_i3c_clk"
(INFO:VEC_300A) Cycle 10349 ChainIndex=293 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_oob_i3c_clk"
(INFO:VEC_300A) Cycle 10350 ChainIndex=294 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_ts_clk"
(INFO:VEC_300A) Cycle 10351 ChainIndex=295 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_bypass_mon0_clk"
(INFO:VEC_300A) Cycle 10352 ChainIndex=296 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_bypass_mon1_clk"
(INFO:VEC_300A) Cycle 10353 ChainIndex=297 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_i2c_slow_clk"
(INFO:VEC_300A) Cycle 10354 ChainIndex=298 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_L1_log_clk"
(INFO:VEC_300A) Cycle 10355 ChainIndex=299 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_glitch_protect_cg_disable_fuse_clk"
(INFO:VEC_569A) Cycle 10356 ChainIndex=300 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_sys_clk"
(INFO:VEC_569A) Cycle 10357 ChainIndex=301 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_qspi0_clk"
(INFO:VEC_569A) Cycle 10358 ChainIndex=302 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_qspi1_clk"
(INFO:VEC_569A) Cycle 10359 ChainIndex=303 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_boot_qspi_clk"
(INFO:VEC_569A) Cycle 10360 ChainIndex=304 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_oob_spi_clk"
(INFO:VEC_569A) Cycle 10361 ChainIndex=305 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_inb0_spi_clk"
(INFO:VEC_569A) Cycle 10362 ChainIndex=306 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_inb1_spi_clk"
(INFO:VEC_569A) Cycle 10363 ChainIndex=307 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_uart_clk"
(INFO:VEC_569A) Cycle 10364 ChainIndex=308 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 10365 ChainIndex=309 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 10366 ChainIndex=310 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_oob_i3c_clk"
(INFO:VEC_569A) Cycle 10367 ChainIndex=311 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_ts_clk"
(INFO:VEC_569A) Cycle 10368 ChainIndex=312 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 10369 ChainIndex=313 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 10370 ChainIndex=314 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_i2c_slow_clk"
(INFO:VEC_569A) Cycle 10371 ChainIndex=315 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_L1_log_clk"
(INFO:VEC_569A) Cycle 10372 ChainIndex=316 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_local_ftm_sel_enable_fuse_clk"
(INFO:VEC_300A) Cycle 10373 ChainIndex=317 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_sys_clk"
(INFO:VEC_300A) Cycle 10374 ChainIndex=318 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_qspi0_clk"
(INFO:VEC_300A) Cycle 10375 ChainIndex=319 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_qspi1_clk"
(INFO:VEC_300A) Cycle 10376 ChainIndex=320 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_boot_qspi_clk"
(INFO:VEC_300A) Cycle 10377 ChainIndex=321 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_oob_spi_clk"
(INFO:VEC_300A) Cycle 10378 ChainIndex=322 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_inb0_spi_clk"
(INFO:VEC_300A) Cycle 10379 ChainIndex=323 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_inb1_spi_clk"
(INFO:VEC_300A) Cycle 10380 ChainIndex=324 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_uart_clk"
(INFO:VEC_300A) Cycle 10381 ChainIndex=325 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_inb0_i3c_clk"
(INFO:VEC_300A) Cycle 10382 ChainIndex=326 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_inb1_i3c_clk"
(INFO:VEC_300A) Cycle 10383 ChainIndex=327 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_oob_i3c_clk"
(INFO:VEC_300A) Cycle 10384 ChainIndex=328 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_ts_clk"
(INFO:VEC_300A) Cycle 10385 ChainIndex=329 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_bypass_mon0_clk"
(INFO:VEC_300A) Cycle 10386 ChainIndex=330 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_bypass_mon1_clk"
(INFO:VEC_300A) Cycle 10387 ChainIndex=331 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_i2c_slow_clk"
(INFO:VEC_300A) Cycle 10388 ChainIndex=332 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_L1_log_clk"
(INFO:VEC_300A) Cycle 10389 ChainIndex=333 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_mode_valid_fuse_clk"
(INFO:VEC_569A) Cycle 10390 ChainIndex=334 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_sys_clk"
(INFO:VEC_569A) Cycle 10391 ChainIndex=335 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_qspi0_clk"
(INFO:VEC_569A) Cycle 10392 ChainIndex=336 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_qspi1_clk"
(INFO:VEC_569A) Cycle 10393 ChainIndex=337 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_boot_qspi_clk"
(INFO:VEC_569A) Cycle 10394 ChainIndex=338 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_oob_spi_clk"
(INFO:VEC_569A) Cycle 10395 ChainIndex=339 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_inb0_spi_clk"
(INFO:VEC_569A) Cycle 10396 ChainIndex=340 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_inb1_spi_clk"
(INFO:VEC_569A) Cycle 10397 ChainIndex=341 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_uart_clk"
(INFO:VEC_569A) Cycle 10398 ChainIndex=342 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_inb0_i3c_clk"
(INFO:VEC_569A) Cycle 10399 ChainIndex=343 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_inb1_i3c_clk"
(INFO:VEC_569A) Cycle 10400 ChainIndex=344 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_oob_i3c_clk"
(INFO:VEC_569A) Cycle 10401 ChainIndex=345 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_ts_clk"
(INFO:VEC_569A) Cycle 10402 ChainIndex=346 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_bypass_mon0_clk"
(INFO:VEC_569A) Cycle 10403 ChainIndex=347 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_bypass_mon1_clk"
(INFO:VEC_569A) Cycle 10404 ChainIndex=348 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_i2c_slow_clk"
(INFO:VEC_569A) Cycle 10405 ChainIndex=349 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_L1_log_clk"
(INFO:VEC_569A) Cycle 10406 ChainIndex=350 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_ftmsm_remote_clip_ovr_fuse_clk"
(INFO:VEC_300A) Cycle 10407 ChainIndex=351 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_sys_clk"
(INFO:VEC_300A) Cycle 10408 ChainIndex=352 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_qspi0_clk"
(INFO:VEC_300A) Cycle 10409 ChainIndex=353 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_qspi1_clk"
(INFO:VEC_300A) Cycle 10410 ChainIndex=354 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_boot_qspi_clk"
(INFO:VEC_300A) Cycle 10411 ChainIndex=355 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_oob_spi_clk"
(INFO:VEC_300A) Cycle 10412 ChainIndex=356 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_inb0_spi_clk"
(INFO:VEC_300A) Cycle 10413 ChainIndex=357 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_inb1_spi_clk"
(INFO:VEC_300A) Cycle 10414 ChainIndex=358 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_uart_clk"
(INFO:VEC_300A) Cycle 10415 ChainIndex=359 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_inb0_i3c_clk"
(INFO:VEC_300A) Cycle 10416 ChainIndex=360 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_inb1_i3c_clk"
(INFO:VEC_300A) Cycle 10417 ChainIndex=361 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_oob_i3c_clk"
(INFO:VEC_300A) Cycle 10418 ChainIndex=362 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_ts_clk"
(INFO:VEC_300A) Cycle 10419 ChainIndex=363 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_bypass_mon0_clk"
(INFO:VEC_300A) Cycle 10420 ChainIndex=364 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_bypass_mon1_clk"
(INFO:VEC_300A) Cycle 10421 ChainIndex=365 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_i2c_slow_clk"
(INFO:VEC_300A) Cycle 10422 ChainIndex=366 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_L1_log_clk"
(INFO:VEC_300A) Cycle 10423 ChainIndex=367 Programming value 1'h0 --> 1'h1 for field="u0/tmc2clk_ftmsm_test_serdes_clk_async_mode_fuse_clk"
(INFO:VEC_569A) Cycle 10424 ChainIndex=368 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_dftclk_switch_async_mode_1"
(INFO:VEC_569A) Cycle 10425 ChainIndex=369 Retaining value 1'h0 --> 1'h0 for field="u0/tmc2clk_dftclk_switch_async_mode_2"
(INFO:VEC_301) Cycle 10426 ChainIndex=370 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 10426 ChainIndex=370 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 10427 ChainIndex=371 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 10427 ChainIndex=371 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 10428 ChainIndex=372 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 10428 ChainIndex=372 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:400.000ns test_cycle:200 tck_cycle:200
(INFO:VEC_376) Cycle Info: waitRti (start@10435, end@10634) = 200 cycles. Accumulated 430 cycles (the number of TCK cycles stay on RTI state = 200).
INFO: Setup the I0 leg of dft switch with jtag tck
WARNING: .*/CLK_PCCM_CTL .*tmc2clk_jtag_reg_cdc_reset_override_ does not exist
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 38
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 10635  shift_ir 25(21____) 00a09b____
        shift_ir_binary 000001010000010011011____
(INFO:VEC_301) Cycle 10643 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 10643 ChainIndex=4 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 10644 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10644 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 10645 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 10645 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_569A) Cycle 10646 ChainIndex=7 Retaining value 8'h13 --> 8'h13 for field="wir"
(INFO:VEC_301) Cycle 10654 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 10654 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 10655 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 10656 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-off.
    cycle 10666  shift_ir 34(30____) 014364d9____
        shift_ir_binary 000001010000110110010011011001____
(INFO:VEC_301) Cycle 10674 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10674 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 10675 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 10675 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 10676 ChainIndex=6 Programming value 8'h05 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 10684 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10684 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 10685 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 10685 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 10686 ChainIndex=16 Programming value 8'h13 --> 8'h36 for field="wir"
(INFO:VEC_301) Cycle 10694 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 10694 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 10695 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 10696 ChainIndex=26 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/PRG_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 10706  shift_dr 13(9____) 0ff____
        expected XXXXXXXXX____
        shift_dr_binary 011111111____
        shift_dr_mask 1UU1U1UU1____
(INFO:VEC_301) Cycle 10713 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10713 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 10714 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 10714 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 10715 ChainIndex=6 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 10715 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 10716 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10716 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 10717 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 10717 ChainIndex=8 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 10718 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 10718 ChainIndex=9 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 10719 ChainIndex=10 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 10719 ChainIndex=10 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 10720 ChainIndex=11 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 10720 ChainIndex=11 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 10721 ChainIndex=12 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 10721 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = OFF.
    cycle 10724  shift_ir 34(30____) 01561d87____
        shift_ir_binary 000001010101100001110110000111____
(INFO:VEC_301) Cycle 10732 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10732 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 10733 ChainIndex=5 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 10733 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_300A) Cycle 10734 ChainIndex=6 Programming value 8'h36 --> 8'h61 for field="wir"
(INFO:VEC_301) Cycle 10742 ChainIndex=14 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 10742 ChainIndex=14 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 10743 ChainIndex=15 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 10743 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_300A) Cycle 10744 ChainIndex=16 Programming value 8'h36 --> 8'h61 for field="wir"
(INFO:VEC_301) Cycle 10752 ChainIndex=24 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 10752 ChainIndex=24 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 10753 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 10754 ChainIndex=26 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 10764. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/SSN_NV_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/SSN_NV_CTL, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 10764  shift_dr 63(59____) 000010400000101____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000000000000010000010000000000000000000000000100000001____
        shift_dr_mask 111111111111111111U111111111111111111111111111111UU11111111____
(INFO:VEC_301) Cycle 10771 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/SSN_NV_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/SSN_NV_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/SSN_NV_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/SSN_NV_CTL"
(INFO:VEC_569A) Cycle 10772 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Partition_Bypass"
(INFO:VEC_569A) Cycle 10773 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ftm_macro_bypass"
(INFO:VEC_569A) Cycle 10774 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_prestitched_macro_bypass"
(INFO:VEC_569A) Cycle 10775 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Edt_Intest"
(INFO:VEC_569A) Cycle 10776 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_Edt_Extest"
(INFO:VEC_569A) Cycle 10777 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_LOES_en_out"
(INFO:VEC_569A) Cycle 10778 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_GLPC_Value_Select"
(INFO:VEC_300A) Cycle 10779 ChainIndex=12 Programming value 1'h0 --> 1'h1 for field="u0/SsnControl_dftclk_sel_0"
(INFO:VEC_300A) Cycle 10780 ChainIndex=13 Programming value 1'h1 --> 1'h0 for field="u0/SsnControl_dftclk_sel_1"
(INFO:VEC_569A) Cycle 10781 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_glitchless_mode"
(INFO:VEC_569A) Cycle 10782 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_leaf_shiftclk_enable"
(INFO:VEC_569A) Cycle 10783 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_select_leaf_dft_clk"
(INFO:VEC_569A) Cycle 10784 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_switch_func_clk_disable_ovr"
(INFO:VEC_569A) Cycle 10785 ChainIndex=18 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_debug_disable_partition"
(INFO:VEC_569A) Cycle 10786 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_dft_switch_shift_clk_disable_ovr"
(INFO:VEC_569A) Cycle 10787 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_en_override_mask"
(INFO:VEC_569A) Cycle 10788 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_en_override_val"
(INFO:VEC_569A) Cycle 10789 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_unlock_scan_enable"
(INFO:VEC_569A) Cycle 10790 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_flopclear_fsm_se_enable"
(INFO:VEC_569A) Cycle 10791 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_IST_IP_reset"
(INFO:VEC_569A) Cycle 10792 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_maths_mode"
(INFO:VEC_569A) Cycle 10793 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_MATH_Bypass"
(INFO:VEC_569A) Cycle 10794 ChainIndex=27 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_0"
(INFO:VEC_569A) Cycle 10795 ChainIndex=28 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_1"
(INFO:VEC_569A) Cycle 10796 ChainIndex=29 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_2"
(INFO:VEC_569A) Cycle 10797 ChainIndex=30 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_TP_enable"
(INFO:VEC_569A) Cycle 10798 ChainIndex=31 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_obs_bus_select"
(INFO:VEC_569A) Cycle 10799 ChainIndex=32 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_reset_"
(INFO:VEC_569A) Cycle 10800 ChainIndex=33 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_0"
(INFO:VEC_569A) Cycle 10801 ChainIndex=34 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_1"
(INFO:VEC_569A) Cycle 10802 ChainIndex=35 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_2"
(INFO:VEC_569A) Cycle 10803 ChainIndex=36 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_3"
(INFO:VEC_569A) Cycle 10804 ChainIndex=37 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_divider_val_4"
(INFO:VEC_569A) Cycle 10805 ChainIndex=38 Retaining value 1'h1 --> 1'h1 for field="u0/SsnControl_disable_clock_gating"
(INFO:VEC_569A) Cycle 10806 ChainIndex=39 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_root_dft_switch_shift_clk_disable_ovr"
(INFO:VEC_569A) Cycle 10807 ChainIndex=40 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_EdtIntest_SE_Ovr"
(INFO:VEC_569A) Cycle 10808 ChainIndex=41 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_EdtExtest_SE_Ovr"
(INFO:VEC_569A) Cycle 10809 ChainIndex=42 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_single_bypass_chain_enable"
(INFO:VEC_569A) Cycle 10810 ChainIndex=43 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_nv_tck_disable"
(INFO:VEC_300A) Cycle 10811 ChainIndex=44 Programming value 1'h0 --> 1'h1 for field="u0/SsnControl_nv_tck_select"
(INFO:VEC_569A) Cycle 10812 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_kist_mode"
(INFO:VEC_569A) Cycle 10813 ChainIndex=46 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_int_bypass"
(INFO:VEC_569A) Cycle 10814 ChainIndex=47 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_edt_ext_bypass"
(INFO:VEC_569A) Cycle 10815 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_scan_debug_bypass"
(INFO:VEC_569A) Cycle 10816 ChainIndex=49 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_0"
(INFO:VEC_569A) Cycle 10817 ChainIndex=50 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_1"
(INFO:VEC_569A) Cycle 10818 ChainIndex=51 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_2"
(INFO:VEC_569A) Cycle 10819 ChainIndex=52 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_3"
(INFO:VEC_569A) Cycle 10820 ChainIndex=53 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_ssn_pinmux_mode_4"
(INFO:VEC_569A) Cycle 10821 ChainIndex=54 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_3"
(INFO:VEC_569A) Cycle 10822 ChainIndex=55 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_4"
(INFO:VEC_569A) Cycle 10823 ChainIndex=56 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_0_5"
(INFO:VEC_569A) Cycle 10824 ChainIndex=57 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_0"
(INFO:VEC_569A) Cycle 10825 ChainIndex=58 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_1"
(INFO:VEC_569A) Cycle 10826 ChainIndex=59 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_2"
(INFO:VEC_569A) Cycle 10827 ChainIndex=60 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_3"
(INFO:VEC_569A) Cycle 10828 ChainIndex=61 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_4"
(INFO:VEC_569A) Cycle 10829 ChainIndex=62 Retaining value 1'h0 --> 1'h0 for field="u0/SsnControl_OBS_select_BIT_1_5"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 38
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 10836
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 39
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 10836
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "deassert_functional_reset_init"...
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_reset2clk_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_override does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_early_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2.*override does not exist
WARNING: .*TOP_RESET_1500_OVERRIDE .* does not exist
WARNING: .*TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_reset2clk_pwron_reset_ does not exist
WARNING: .*TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_override does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_early_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2clk_pwron_reset_ does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2.*override does not exist
WARNING: .*/CLK_CTL .*tmc2clk_external_xtl2clk_fn0_reset_dft_override_value does not exist
WARNING: .*/CLK_CTL .*tmc2clk_external_xtl2clk_fn0_reset_dft_override_select does not exist
INFO: filter clk_rst erot_reset_n
INFO: filter clk_rst jtag_trst_
INFO: filter func_rst erot_reset_n
INFO: func reset
INFO: filter func_rst jtag_trst_
INFO: func reset
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:200.000ns test_cycle:100 tck_cycle:100
(INFO:VEC_376) Cycle Info: waitRti (start@10836, end@10935) = 100 cycles. Accumulated 530 cycles (the number of TCK cycles stay on RTI state = 100).
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_WRAPPER_override does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2(?!(.*override)).* does not exist
WARNING: .*/TOP_RESET_1500_OVERRIDE .*FIELD_RESET_ROOT_reset2.*override does not exist
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 10936  shift_ir 14(10____) 047____
        shift_ir_binary 0001000111____
(INFO:VEC_301) Cycle 10944 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 10944 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 10945 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 10945 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 10945 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300B) Cycle 10946 ChainIndex=6 Programming value 8'h05 --> 8'h11 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 10946 ChainIndex=6 Programming value 8'h61 --> 8'h11 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 10956. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/ATPG_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/ATPG_CTL, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 10956  shift_dr 27(23____) 004821____
        expected XXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000100100000100001____
        shift_dr_mask 11111111U11U11111111111____
(INFO:VEC_301) Cycle 10963 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/ATPG_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/ATPG_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/ATPG_CTL"
(INFO:VEC_569A) Cycle 10964 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_async_rst_sel_ovr"
(INFO:VEC_569A) Cycle 10965 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_clk_async_rst_ovr"
(INFO:VEC_569A) Cycle 10966 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ist_async_rst_ovr"
(INFO:VEC_569A) Cycle 10967 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/dft_hold_noscan_val"
(INFO:VEC_569A) Cycle 10968 ChainIndex=9 Retaining value 1'h1 --> 1'h1 for field="u0/tmc2slcg_disable_clock_gating"
(INFO:VEC_569A) Cycle 10969 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/ftm_clock_macro_bypass"
(INFO:VEC_569A) Cycle 10970 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/macro_bypass"
(INFO:VEC_569A) Cycle 10971 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_syncrst_override"
(INFO:VEC_569A) Cycle 10972 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/atpg_mode"
(INFO:VEC_569A) Cycle 10973 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/RESET_1500_OVERRIDE_RESET_1500_OVERRIDE_select_atpg_ctl"
(INFO:VEC_300A) Cycle 10974 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="u0/RESET_1500_OVERRIDE_RESET_1500_OVERRIDE_val"
(INFO:VEC_569A) Cycle 10975 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/muxsel_onehot"
(INFO:VEC_569A) Cycle 10976 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/protect_mux"
(INFO:VEC_300A) Cycle 10977 ChainIndex=18 Programming value 1'h0 --> 1'h1 for field="u0/direct_reset_jtag_ctrl_"
(INFO:VEC_569A) Cycle 10978 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/tammode"
(INFO:VEC_569A) Cycle 10979 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/scan_extest_mode"
(INFO:VEC_569A) Cycle 10980 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_bist_async_rst_ovr"
(INFO:VEC_569A) Cycle 10981 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/pll_macro_bypass"
(INFO:VEC_569A) Cycle 10982 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_spare_bit0"
(INFO:VEC_569A) Cycle 10983 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_dft_x_clamp"
(INFO:VEC_569A) Cycle 10984 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_spare_bit1"
(INFO:VEC_569A) Cycle 10985 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/iobist_mode"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
WARNING: .*/UPHY_CLK_CTL .*tmc2clk_rsync_dft_override_noscan does not exist
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 10992  shift_ir 14(10____) 047____
        shift_ir_binary 0001000111____
(INFO:VEC_301) Cycle 11000 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 11000 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 11001 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 11001 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 11001 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 11002 ChainIndex=6 Retaining value 8'h11 --> 8'h11 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 11012. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/testmaster/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/ATPG_CTL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/ATPG_CTL, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 11012  shift_dr 27(23____) 004825____
        expected XXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00000000100100000100101____
        shift_dr_mask 11111111111111111111U11____
(INFO:VEC_301) Cycle 11019 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/ATPG_CTL", "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/ATPG_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/ATPG_CTL", "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/ATPG_CTL"
(INFO:VEC_569A) Cycle 11020 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_async_rst_sel_ovr"
(INFO:VEC_300A) Cycle 11021 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="u0/jtag_clk_async_rst_ovr"
(INFO:VEC_569A) Cycle 11022 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ist_async_rst_ovr"
(INFO:VEC_569A) Cycle 11023 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/dft_hold_noscan_val"
(INFO:VEC_569A) Cycle 11024 ChainIndex=9 Retaining value 1'h1 --> 1'h1 for field="u0/tmc2slcg_disable_clock_gating"
(INFO:VEC_569A) Cycle 11025 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/ftm_clock_macro_bypass"
(INFO:VEC_569A) Cycle 11026 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/macro_bypass"
(INFO:VEC_569A) Cycle 11027 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_syncrst_override"
(INFO:VEC_569A) Cycle 11028 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/atpg_mode"
(INFO:VEC_569A) Cycle 11029 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/RESET_1500_OVERRIDE_RESET_1500_OVERRIDE_select_atpg_ctl"
(INFO:VEC_569A) Cycle 11030 ChainIndex=15 Retaining value 1'h1 --> 1'h1 for field="u0/RESET_1500_OVERRIDE_RESET_1500_OVERRIDE_val"
(INFO:VEC_569A) Cycle 11031 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="u0/muxsel_onehot"
(INFO:VEC_569A) Cycle 11032 ChainIndex=17 Retaining value 1'h0 --> 1'h0 for field="u0/protect_mux"
(INFO:VEC_569A) Cycle 11033 ChainIndex=18 Retaining value 1'h1 --> 1'h1 for field="u0/direct_reset_jtag_ctrl_"
(INFO:VEC_569A) Cycle 11034 ChainIndex=19 Retaining value 1'h0 --> 1'h0 for field="u0/tammode"
(INFO:VEC_569A) Cycle 11035 ChainIndex=20 Retaining value 1'h0 --> 1'h0 for field="u0/scan_extest_mode"
(INFO:VEC_569A) Cycle 11036 ChainIndex=21 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_bist_async_rst_ovr"
(INFO:VEC_569A) Cycle 11037 ChainIndex=22 Retaining value 1'h0 --> 1'h0 for field="u0/pll_macro_bypass"
(INFO:VEC_569A) Cycle 11038 ChainIndex=23 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_spare_bit0"
(INFO:VEC_569A) Cycle 11039 ChainIndex=24 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_dft_x_clamp"
(INFO:VEC_569A) Cycle 11040 ChainIndex=25 Retaining value 1'h0 --> 1'h0 for field="u0/ATPG_CTL_spare_bit1"
(INFO:VEC_569A) Cycle 11041 ChainIndex=26 Retaining value 1'h0 --> 1'h0 for field="u0/iobist_mode"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
INFO: disable glitch checker
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 39
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 39
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11048
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 40
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11048
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "jtag_fuse_reset_override_mask_second"...
INFO: Fuse macro clamp for non-fuse test , bug 1971868
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 11048  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_313) TN->PLI: force tb.TB_clock_glitch_mon_active 0 0 0
(INFO:VEC_301) Cycle 11056 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 11056 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 11057 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR", "u_sra_top0/SRA_TOP0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 11057 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 11057 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR, u_sra_top0/SRA_TOP0_1500_wrapper/IR
(INFO:VEC_300A) Cycle 11058 ChainIndex=6 Programming value 8'h11 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS = ON.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst" : BYPASS_LOCK = OFF.
    cycle 11068  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 11076 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 11076 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 11077 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 11077 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 11078 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 11078 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 11079 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 11080 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 11090  shift_ir 25(21____) 00a17a____
        shift_ir_binary 000001010000101111010____
(INFO:VEC_301) Cycle 11098 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 11098 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 11099 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 11099 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 11100 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 11100 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 11101 ChainIndex=7 Programming value 8'h05 --> 8'h2f for field="wir"
(INFO:VEC_301) Cycle 11109 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 11109 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 11110 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 11111 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 11121  shift_dr 11(7____) 0a____
        expected XXXXXXX____
        shift_dr_binary 0001010____
        shift_dr_mask 111U111____
(INFO:VEC_301) Cycle 11128 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 11128 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 11129 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 11129 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 11130 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 11130 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 11131 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 11131 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 11132 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 11132 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 11133 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 11133 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 11134 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 11134 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 11137. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_CTRL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 11137  shift_dr 267(263____) 07f00000000000000000000000800000000000000000000000000000000000000a____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010____
        shift_dr_mask 111111U1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 11144 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 11144 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 11145 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 11145 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 11146 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 11146 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 11147 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL"
(INFO:VEC_569A) Cycle 11147 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 11148 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_direct_access_en"
(INFO:VEC_569A) Cycle 11149 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_ps"
(INFO:VEC_569A) Cycle 11150 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_cs"
(INFO:VEC_569A) Cycle 11151 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_load"
(INFO:VEC_569A) Cycle 11152 ChainIndex=12 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pgen"
(INFO:VEC_569A) Cycle 11153 ChainIndex=13 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_strobe"
(INFO:VEC_569A) Cycle 11154 ChainIndex=14 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_controls_fuse"
(INFO:VEC_569A) Cycle 11155 ChainIndex=15 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_fusectrl_cmd"
(INFO:VEC_569A) Cycle 11157 ChainIndex=17 Retaining value 11'h000 --> 11'h000 for field="u0/jtag_fuse_addr"
(INFO:VEC_569A) Cycle 11168 ChainIndex=28 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsur_max"
(INFO:VEC_569A) Cycle 11176 ChainIndex=36 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsur_fuseout"
(INFO:VEC_569A) Cycle 11184 ChainIndex=44 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thr_max"
(INFO:VEC_569A) Cycle 11192 ChainIndex=52 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_rd"
(INFO:VEC_569A) Cycle 11208 ChainIndex=68 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_max"
(INFO:VEC_569A) Cycle 11216 ChainIndex=76 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_addr"
(INFO:VEC_569A) Cycle 11224 ChainIndex=84 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_addr"
(INFO:VEC_569A) Cycle 11232 ChainIndex=92 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_ps"
(INFO:VEC_569A) Cycle 11240 ChainIndex=100 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_pgm"
(INFO:VEC_569A) Cycle 11256 ChainIndex=116 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps"
(INFO:VEC_569A) Cycle 11264 ChainIndex=124 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps09"
(INFO:VEC_569A) Cycle 11272 ChainIndex=132 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_csps"
(INFO:VEC_569A) Cycle 11280 ChainIndex=140 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_force_idle"
(INFO:VEC_569A) Cycle 11281 ChainIndex=141 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_start"
(INFO:VEC_569A) Cycle 11282 ChainIndex=142 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_normal"
(INFO:VEC_569A) Cycle 11283 ChainIndex=143 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_fpf"
(INFO:VEC_569A) Cycle 11284 ChainIndex=144 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_record"
(INFO:VEC_569A) Cycle 11285 ChainIndex=145 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_iff"
(INFO:VEC_569A) Cycle 11286 ChainIndex=146 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_fsp"
(INFO:VEC_569A) Cycle 11287 ChainIndex=147 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_read_chip_option"
(INFO:VEC_569A) Cycle 11288 ChainIndex=148 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_debug_mux_sel"
(INFO:VEC_569A) Cycle 11296 ChainIndex=156 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusetime_ctrl"
(INFO:VEC_569A) Cycle 11297 ChainIndex=157 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_ref_ctrl"
(INFO:VEC_569A) Cycle 11299 ChainIndex=159 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_bias_ctrl"
(INFO:VEC_569A) Cycle 11301 ChainIndex=161 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_margin_read_bit"
(INFO:VEC_569A) Cycle 11302 ChainIndex=162 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_rwl_ctrl"
(INFO:VEC_569A) Cycle 11303 ChainIndex=163 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_burn_and_check"
(INFO:VEC_569A) Cycle 11304 ChainIndex=164 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_en"
(INFO:VEC_569A) Cycle 11305 ChainIndex=165 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_3"
(INFO:VEC_569A) Cycle 11306 ChainIndex=166 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_4"
(INFO:VEC_569A) Cycle 11307 ChainIndex=167 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_5"
(INFO:VEC_569A) Cycle 11308 ChainIndex=168 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_6"
(INFO:VEC_569A) Cycle 11309 ChainIndex=169 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_7"
(INFO:VEC_569A) Cycle 11310 ChainIndex=170 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_8"
(INFO:VEC_569A) Cycle 11311 ChainIndex=171 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_9"
(INFO:VEC_569A) Cycle 11312 ChainIndex=172 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_10"
(INFO:VEC_569A) Cycle 11313 ChainIndex=173 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_11"
(INFO:VEC_569A) Cycle 11314 ChainIndex=174 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_12"
(INFO:VEC_569A) Cycle 11315 ChainIndex=175 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_13"
(INFO:VEC_569A) Cycle 11316 ChainIndex=176 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_14"
(INFO:VEC_569A) Cycle 11317 ChainIndex=177 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_15"
(INFO:VEC_569A) Cycle 11318 ChainIndex=178 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_16"
(INFO:VEC_569A) Cycle 11319 ChainIndex=179 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_17"
(INFO:VEC_569A) Cycle 11320 ChainIndex=180 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_18"
(INFO:VEC_569A) Cycle 11321 ChainIndex=181 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_19"
(INFO:VEC_569A) Cycle 11322 ChainIndex=182 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_20"
(INFO:VEC_569A) Cycle 11323 ChainIndex=183 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_21"
(INFO:VEC_569A) Cycle 11324 ChainIndex=184 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_22"
(INFO:VEC_569A) Cycle 11325 ChainIndex=185 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_23"
(INFO:VEC_569A) Cycle 11326 ChainIndex=186 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_24"
(INFO:VEC_569A) Cycle 11327 ChainIndex=187 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_25"
(INFO:VEC_569A) Cycle 11328 ChainIndex=188 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_26"
(INFO:VEC_569A) Cycle 11329 ChainIndex=189 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_27"
(INFO:VEC_569A) Cycle 11330 ChainIndex=190 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_28"
(INFO:VEC_569A) Cycle 11331 ChainIndex=191 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_29"
(INFO:VEC_569A) Cycle 11332 ChainIndex=192 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_30"
(INFO:VEC_569A) Cycle 11333 ChainIndex=193 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_31"
(INFO:VEC_569A) Cycle 11334 ChainIndex=194 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_32"
(INFO:VEC_569A) Cycle 11335 ChainIndex=195 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_33"
(INFO:VEC_569A) Cycle 11336 ChainIndex=196 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_34"
(INFO:VEC_569A) Cycle 11337 ChainIndex=197 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_35"
(INFO:VEC_569A) Cycle 11338 ChainIndex=198 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_36"
(INFO:VEC_569A) Cycle 11339 ChainIndex=199 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_37"
(INFO:VEC_569A) Cycle 11340 ChainIndex=200 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_38"
(INFO:VEC_569A) Cycle 11341 ChainIndex=201 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_39"
(INFO:VEC_569A) Cycle 11342 ChainIndex=202 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_40"
(INFO:VEC_569A) Cycle 11343 ChainIndex=203 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_41"
(INFO:VEC_569A) Cycle 11344 ChainIndex=204 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_42"
(INFO:VEC_569A) Cycle 11345 ChainIndex=205 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_43"
(INFO:VEC_569A) Cycle 11346 ChainIndex=206 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_44"
(INFO:VEC_569A) Cycle 11347 ChainIndex=207 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_45"
(INFO:VEC_569A) Cycle 11348 ChainIndex=208 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_46"
(INFO:VEC_569A) Cycle 11349 ChainIndex=209 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_47"
(INFO:VEC_569A) Cycle 11350 ChainIndex=210 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_48"
(INFO:VEC_569A) Cycle 11351 ChainIndex=211 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_49"
(INFO:VEC_569A) Cycle 11352 ChainIndex=212 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_50"
(INFO:VEC_569A) Cycle 11353 ChainIndex=213 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_58"
(INFO:VEC_569A) Cycle 11354 ChainIndex=214 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_59"
(INFO:VEC_569A) Cycle 11355 ChainIndex=215 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_60"
(INFO:VEC_569A) Cycle 11356 ChainIndex=216 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_61"
(INFO:VEC_569A) Cycle 11357 ChainIndex=217 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_62"
(INFO:VEC_569A) Cycle 11358 ChainIndex=218 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_63"
(INFO:VEC_569A) Cycle 11359 ChainIndex=219 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_64"
(INFO:VEC_569A) Cycle 11360 ChainIndex=220 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_65"
(INFO:VEC_569A) Cycle 11361 ChainIndex=221 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_66"
(INFO:VEC_569A) Cycle 11362 ChainIndex=222 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_67"
(INFO:VEC_569A) Cycle 11363 ChainIndex=223 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_68"
(INFO:VEC_569A) Cycle 11364 ChainIndex=224 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_tsur_pdcs"
(INFO:VEC_569A) Cycle 11380 ChainIndex=240 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_pd_ctrl"
(INFO:VEC_569A) Cycle 11381 ChainIndex=241 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pd"
(INFO:VEC_569A) Cycle 11382 ChainIndex=242 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_secEngine_debug_dis"
(INFO:VEC_569A) Cycle 11383 ChainIndex=243 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_pmu_debug_dis"
(INFO:VEC_569A) Cycle 11384 ChainIndex=244 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_nvdec_debug_dis"
(INFO:VEC_569A) Cycle 11385 ChainIndex=245 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_minion_debug_dis"
(INFO:VEC_569A) Cycle 11386 ChainIndex=246 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_gsp_debug_dis"
(INFO:VEC_569A) Cycle 11387 ChainIndex=247 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_hdcp_ram_access_dis"
(INFO:VEC_569A) Cycle 11388 ChainIndex=248 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_scandebug_access_disable"
(INFO:VEC_569A) Cycle 11389 ChainIndex=249 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_xusb_debug_dis"
(INFO:VEC_569A) Cycle 11390 ChainIndex=250 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_fsp_debug_dis"
(INFO:VEC_569A) Cycle 11391 ChainIndex=251 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_trcs"
(INFO:VEC_569A) Cycle 11392 ChainIndex=252 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_bit"
(INFO:VEC_569A) Cycle 11393 ChainIndex=253 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_mask"
(INFO:VEC_569A) Cycle 11394 ChainIndex=254 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at1_bit"
(INFO:VEC_569A) Cycle 11395 ChainIndex=255 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at0_bit"
(INFO:VEC_569A) Cycle 11396 ChainIndex=256 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_set"
(INFO:VEC_569A) Cycle 11397 ChainIndex=257 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_reset"
(INFO:VEC_569A) Cycle 11398 ChainIndex=258 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_select"
(INFO:VEC_569A) Cycle 11399 ChainIndex=259 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_global_fuse_mask"
(INFO:VEC_300A) Cycle 11400 ChainIndex=260 Programming value 1'h0 --> 1'h1 for field="u0/jtag_fuse_macro_clamp_en"
(INFO:VEC_569A) Cycle 11401 ChainIndex=261 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_fuse_reset_override_mask"
(INFO:VEC_569A) Cycle 11402 ChainIndex=262 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_fuse_reset_override_val"
(INFO:VEC_569A) Cycle 11403 ChainIndex=263 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_capture_fuselessOverride"
(INFO:VEC_301) Cycle 11404 ChainIndex=264 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 11404 ChainIndex=264 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 11405 ChainIndex=265 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 11405 ChainIndex=265 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 11406 ChainIndex=266 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 11406 ChainIndex=266 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
INFO: bug 3178021: program jtag_fuse_reset_override_mask/val bits to 0 after second reset deassertion, fuse reset comes from direct reset after this programming
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 11413  shift_ir 25(21____) 00a97e____
        shift_ir_binary 000001010100101111110____
(INFO:VEC_301) Cycle 11421 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 11421 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 11422 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 11422 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 11423 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 11423 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_569A) Cycle 11424 ChainIndex=7 Retaining value 8'h2f --> 8'h2f for field="wir"
(INFO:VEC_301) Cycle 11432 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 11432 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 11433 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 11434 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 11444. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_CTRL, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 11444  shift_dr 261(257____) 0be00000000000000000000001000000000000000000000000000000000000001____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 01011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001____
        shift_dr_mask 11U11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 11451 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_CTRL"
(INFO:VEC_569A) Cycle 11452 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_direct_access_en"
(INFO:VEC_569A) Cycle 11453 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_ps"
(INFO:VEC_569A) Cycle 11454 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_cs"
(INFO:VEC_569A) Cycle 11455 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_load"
(INFO:VEC_569A) Cycle 11456 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pgen"
(INFO:VEC_569A) Cycle 11457 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_strobe"
(INFO:VEC_569A) Cycle 11458 ChainIndex=11 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_controls_fuse"
(INFO:VEC_569A) Cycle 11459 ChainIndex=12 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_fusectrl_cmd"
(INFO:VEC_569A) Cycle 11461 ChainIndex=14 Retaining value 11'h000 --> 11'h000 for field="u0/jtag_fuse_addr"
(INFO:VEC_569A) Cycle 11472 ChainIndex=25 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsur_max"
(INFO:VEC_569A) Cycle 11480 ChainIndex=33 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsur_fuseout"
(INFO:VEC_569A) Cycle 11488 ChainIndex=41 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thr_max"
(INFO:VEC_569A) Cycle 11496 ChainIndex=49 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_rd"
(INFO:VEC_569A) Cycle 11512 ChainIndex=65 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_max"
(INFO:VEC_569A) Cycle 11520 ChainIndex=73 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_addr"
(INFO:VEC_569A) Cycle 11528 ChainIndex=81 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_addr"
(INFO:VEC_569A) Cycle 11536 ChainIndex=89 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_ps"
(INFO:VEC_569A) Cycle 11544 ChainIndex=97 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_twidth_pgm"
(INFO:VEC_569A) Cycle 11560 ChainIndex=113 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps"
(INFO:VEC_569A) Cycle 11568 ChainIndex=121 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_tsup_ps09"
(INFO:VEC_569A) Cycle 11576 ChainIndex=129 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_fusetime_thp_csps"
(INFO:VEC_569A) Cycle 11584 ChainIndex=137 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_force_idle"
(INFO:VEC_569A) Cycle 11585 ChainIndex=138 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_start"
(INFO:VEC_569A) Cycle 11586 ChainIndex=139 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_normal"
(INFO:VEC_569A) Cycle 11587 ChainIndex=140 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_fpf"
(INFO:VEC_569A) Cycle 11588 ChainIndex=141 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_record"
(INFO:VEC_569A) Cycle 11589 ChainIndex=142 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_iff"
(INFO:VEC_569A) Cycle 11590 ChainIndex=143 Retaining value 1'h0 --> 1'h0 for field="u0/jt2intfc_resense_fsp"
(INFO:VEC_569A) Cycle 11591 ChainIndex=144 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_read_chip_option"
(INFO:VEC_569A) Cycle 11592 ChainIndex=145 Retaining value 8'h00 --> 8'h00 for field="u0/jtag_debug_mux_sel"
(INFO:VEC_569A) Cycle 11600 ChainIndex=153 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_fusetime_ctrl"
(INFO:VEC_569A) Cycle 11601 ChainIndex=154 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_ref_ctrl"
(INFO:VEC_569A) Cycle 11603 ChainIndex=156 Retaining value 2'h0 --> 2'h0 for field="u0/jtag_reg_bias_ctrl"
(INFO:VEC_569A) Cycle 11605 ChainIndex=158 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_margin_read_bit"
(INFO:VEC_569A) Cycle 11606 ChainIndex=159 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_rwl_ctrl"
(INFO:VEC_569A) Cycle 11607 ChainIndex=160 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_burn_and_check"
(INFO:VEC_569A) Cycle 11608 ChainIndex=161 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_en"
(INFO:VEC_569A) Cycle 11609 ChainIndex=162 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_3"
(INFO:VEC_569A) Cycle 11610 ChainIndex=163 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_4"
(INFO:VEC_569A) Cycle 11611 ChainIndex=164 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_5"
(INFO:VEC_569A) Cycle 11612 ChainIndex=165 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_6"
(INFO:VEC_569A) Cycle 11613 ChainIndex=166 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_7"
(INFO:VEC_569A) Cycle 11614 ChainIndex=167 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_8"
(INFO:VEC_569A) Cycle 11615 ChainIndex=168 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_9"
(INFO:VEC_569A) Cycle 11616 ChainIndex=169 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_10"
(INFO:VEC_569A) Cycle 11617 ChainIndex=170 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_11"
(INFO:VEC_569A) Cycle 11618 ChainIndex=171 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_12"
(INFO:VEC_569A) Cycle 11619 ChainIndex=172 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_13"
(INFO:VEC_569A) Cycle 11620 ChainIndex=173 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_14"
(INFO:VEC_569A) Cycle 11621 ChainIndex=174 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_15"
(INFO:VEC_569A) Cycle 11622 ChainIndex=175 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_16"
(INFO:VEC_569A) Cycle 11623 ChainIndex=176 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_17"
(INFO:VEC_569A) Cycle 11624 ChainIndex=177 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_18"
(INFO:VEC_569A) Cycle 11625 ChainIndex=178 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_19"
(INFO:VEC_569A) Cycle 11626 ChainIndex=179 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_20"
(INFO:VEC_569A) Cycle 11627 ChainIndex=180 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_21"
(INFO:VEC_569A) Cycle 11628 ChainIndex=181 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_22"
(INFO:VEC_569A) Cycle 11629 ChainIndex=182 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_23"
(INFO:VEC_569A) Cycle 11630 ChainIndex=183 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_24"
(INFO:VEC_569A) Cycle 11631 ChainIndex=184 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_25"
(INFO:VEC_569A) Cycle 11632 ChainIndex=185 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_26"
(INFO:VEC_569A) Cycle 11633 ChainIndex=186 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_27"
(INFO:VEC_569A) Cycle 11634 ChainIndex=187 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_28"
(INFO:VEC_569A) Cycle 11635 ChainIndex=188 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_29"
(INFO:VEC_569A) Cycle 11636 ChainIndex=189 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_30"
(INFO:VEC_569A) Cycle 11637 ChainIndex=190 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_31"
(INFO:VEC_569A) Cycle 11638 ChainIndex=191 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_32"
(INFO:VEC_569A) Cycle 11639 ChainIndex=192 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_33"
(INFO:VEC_569A) Cycle 11640 ChainIndex=193 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_34"
(INFO:VEC_569A) Cycle 11641 ChainIndex=194 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_35"
(INFO:VEC_569A) Cycle 11642 ChainIndex=195 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_36"
(INFO:VEC_569A) Cycle 11643 ChainIndex=196 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_37"
(INFO:VEC_569A) Cycle 11644 ChainIndex=197 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_38"
(INFO:VEC_569A) Cycle 11645 ChainIndex=198 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_39"
(INFO:VEC_569A) Cycle 11646 ChainIndex=199 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_40"
(INFO:VEC_569A) Cycle 11647 ChainIndex=200 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_41"
(INFO:VEC_569A) Cycle 11648 ChainIndex=201 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_42"
(INFO:VEC_569A) Cycle 11649 ChainIndex=202 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_43"
(INFO:VEC_569A) Cycle 11650 ChainIndex=203 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_44"
(INFO:VEC_569A) Cycle 11651 ChainIndex=204 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_45"
(INFO:VEC_569A) Cycle 11652 ChainIndex=205 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_46"
(INFO:VEC_569A) Cycle 11653 ChainIndex=206 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_47"
(INFO:VEC_569A) Cycle 11654 ChainIndex=207 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_48"
(INFO:VEC_569A) Cycle 11655 ChainIndex=208 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_49"
(INFO:VEC_569A) Cycle 11656 ChainIndex=209 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_50"
(INFO:VEC_569A) Cycle 11657 ChainIndex=210 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_58"
(INFO:VEC_569A) Cycle 11658 ChainIndex=211 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_59"
(INFO:VEC_569A) Cycle 11659 ChainIndex=212 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_60"
(INFO:VEC_569A) Cycle 11660 ChainIndex=213 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_61"
(INFO:VEC_569A) Cycle 11661 ChainIndex=214 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_62"
(INFO:VEC_569A) Cycle 11662 ChainIndex=215 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_63"
(INFO:VEC_569A) Cycle 11663 ChainIndex=216 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_64"
(INFO:VEC_569A) Cycle 11664 ChainIndex=217 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_65"
(INFO:VEC_569A) Cycle 11665 ChainIndex=218 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_66"
(INFO:VEC_569A) Cycle 11666 ChainIndex=219 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_67"
(INFO:VEC_569A) Cycle 11667 ChainIndex=220 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trig_reshift_segment_68"
(INFO:VEC_569A) Cycle 11668 ChainIndex=221 Retaining value 16'h0000 --> 16'h0000 for field="u0/jtag_fusetime_tsur_pdcs"
(INFO:VEC_569A) Cycle 11684 ChainIndex=237 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_pd_ctrl"
(INFO:VEC_569A) Cycle 11685 ChainIndex=238 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_pd"
(INFO:VEC_569A) Cycle 11686 ChainIndex=239 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_secEngine_debug_dis"
(INFO:VEC_569A) Cycle 11687 ChainIndex=240 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_pmu_debug_dis"
(INFO:VEC_569A) Cycle 11688 ChainIndex=241 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_nvdec_debug_dis"
(INFO:VEC_569A) Cycle 11689 ChainIndex=242 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_minion_debug_dis"
(INFO:VEC_569A) Cycle 11690 ChainIndex=243 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_gsp_debug_dis"
(INFO:VEC_569A) Cycle 11691 ChainIndex=244 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_hdcp_ram_access_dis"
(INFO:VEC_569A) Cycle 11692 ChainIndex=245 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_scandebug_access_disable"
(INFO:VEC_569A) Cycle 11693 ChainIndex=246 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_xusb_debug_dis"
(INFO:VEC_569A) Cycle 11694 ChainIndex=247 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_ovr_opt_secure_fsp_debug_dis"
(INFO:VEC_569A) Cycle 11695 ChainIndex=248 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_da_fuse_trcs"
(INFO:VEC_569A) Cycle 11696 ChainIndex=249 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_bit"
(INFO:VEC_569A) Cycle 11697 ChainIndex=250 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_trcs_mask"
(INFO:VEC_569A) Cycle 11698 ChainIndex=251 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at1_bit"
(INFO:VEC_569A) Cycle 11699 ChainIndex=252 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_at0_bit"
(INFO:VEC_569A) Cycle 11700 ChainIndex=253 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_set"
(INFO:VEC_569A) Cycle 11701 ChainIndex=254 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_reset"
(INFO:VEC_569A) Cycle 11702 ChainIndex=255 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_ps18_latch_select"
(INFO:VEC_569A) Cycle 11703 ChainIndex=256 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_global_fuse_mask"
(INFO:VEC_569A) Cycle 11704 ChainIndex=257 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_fuse_macro_clamp_en"
(INFO:VEC_300A) Cycle 11705 ChainIndex=258 Programming value 1'h1 --> 1'h0 for field="u0/jtag_fuse_reset_override_mask"
(INFO:VEC_569A) Cycle 11706 ChainIndex=259 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_fuse_reset_override_val"
(INFO:VEC_569A) Cycle 11707 ChainIndex=260 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_capture_fuselessOverride"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 40
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11714
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 41
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11714
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "dft_switch_setup/dft_switch_setup_Step2"...
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
INFO: Step 2, dft switch glitchless config
INFO: dft_glitchless_mode is set to 0
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/SSN_NV_CTL Field=u0/SsnControl_dft_glitchless_mode Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/SSN_NV_CTL Field=u0/SsnControl_dft_glitchless_mode Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/SSN_NV_CTL Field=u0/SsnControl_dft_glitchless_mode Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/SSN_NV_CTL Field=u0/SsnControl_dft_glitchless_mode Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/SSN_NV_CTL Field=u0/SsnControl_dft_glitchless_mode Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/SSN_NV_CTL Field=u0/SsnControl_dft_glitchless_mode Range=[0:0] Value=1'b0.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 41
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 41
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11714
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 42
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11714
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "dft_switch_setup/dft_switch_setup_Step3"...
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
INFO: Step 3, do the switching
Select I1 leg of dft switch for all jtag_bypas mode, confirmed with mbist team
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/SSN_NV_CTL Field=u0/SsnControl_select_leaf_dft_clk Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/SSN_NV_CTL Field=u0/SsnControl_select_leaf_dft_clk Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/SSN_NV_CTL Field=u0/SsnControl_select_leaf_dft_clk Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/SSN_NV_CTL Field=u0/SsnControl_select_leaf_dft_clk Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpiob_cli_inst/SSN_NV_CTL Field=u0/SsnControl_select_leaf_dft_clk Range=[0:0] Value=1'b0.
(INFO:VEC_486A) PrgmConfig: Program value set: Register=u_sra_top0/SRA_TOP0_1500_wrapper/srapad0gpioa_cli_inst/SSN_NV_CTL Field=u0/SsnControl_select_leaf_dft_clk Range=[0:0] Value=1'b0.
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 42
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 42
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11714
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 43
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11714
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "dft_switch_setup/dft_switch_setup_Step4"...
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 43
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 43
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11714
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 44
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11714
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_3_enable_ssn_bus_clk_by_jtag"...
  enable_ssn_bus_clk_by_jtag 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 44
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 11714 (Step_3_enable_ssn_bus_clk_by_jtag)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 44
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11754
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 45
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11754
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_4_bypass_divider_after_ftmsm"...
  bypass_divider_after_ftmsm 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 45
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 11754 (Step_4_bypass_divider_after_ftmsm)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 45
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11794
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 46
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11794
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_5_ssn_bus_clk_config"...
  ssn_bus_clk_config 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 46
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 11794 (Step_5_ssn_bus_clk_config)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 46
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11834
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 47
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11834
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_6_disable_ssn_bus_clk_by_jtag"...
  disable_ssn_bus_clk_by_jtag 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 47
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 11834 (Step_6_disable_ssn_bus_clk_by_jtag)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 47
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11874
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 48
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11874
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_7_clk_pccm_ctl_program"...
  clk_pccm_ctl_program 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 48
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 11874 (Step_7_clk_pccm_ctl_program)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 48
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11914
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 49
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11914
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_8_program_before_ftmsm"...
  program_before_ftmsm 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 49
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 11914 (Step_8_program_before_ftmsm)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 49
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11954
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 50
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11954
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_9_clk_ctl_program"...
  clk_ctl_program 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 50
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 11954 (Step_9_clk_ctl_program)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 50
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11994
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 51
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 11994
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_10_program_hbmpll_clkout_mux2nd"...
  program_hbmpll_clkout_mux2nd 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 51
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 11994 (Step_10_program_hbmpll_clkout_mux2nd)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 51
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12034
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 52
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12034
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_11_program_ftm_sel_clk"...
  program_ftm_sel_clk 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 52
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 12034 (Step_11_program_ftm_sel_clk)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 52
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12074
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 53
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12074
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_12_release_xtr_part_reset"...
  release_xtr_part_reset 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 53
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 12074 (Step_12_release_xtr_part_reset)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 53
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12114
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 54
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12114
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_13_general_programming_for_lbist_test"...
  general_programming_for_lbist_test 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 54
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 12114 (Step_13_general_programming_for_lbist_test)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 54
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12154
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 55
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12154
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_14_assert_test_mode"...
  assert_test_mode 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 55
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 12154 (Step_14_assert_test_mode)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 55
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12194
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 56
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12194
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_15_xclk_ftm_ate_override"...
  xclk_ftm_ate_override 
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 56
(INFO:VEC_385) VERSE: exec_sequence: WAIT RTI 40 TCK cycles at cycle 12194 (Step_15_xclk_ftm_ate_override)
(INFO:VEC_554) VERSE: 40 TCK cycle(s) remain to wait.
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:80.000ns test_cycle:40 tck_cycle:40
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 56
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 57
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 57
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 57
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 58
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 58
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 58
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 59
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "init_pmc_enable"...
------------------------ENTER init pmc enable------------------------
YAL DBG: Programming TOP_RESET_1500_OVERRIDE register to assert reset
YAL DBG: Programming TOP_RESET_1500_OVERRIDE register to deassert reset
------------------------LEAVE init pmc enable------------------------
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 59
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 59
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 60
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "ssn_common_init/Step_1_ssn_scan_clk_config"...
ssn_scan_clk_config
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 60
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 60
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 61
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "ssn_common_init/Step_2_ssn_control_setup"...
ssn_control setup
init modes: ssn_extest 0 extest 0 testclk_trigger 0 ssn_intest 0 intest 0 serdesclk_trigger 0 fabric_pex 0 stuckat 0 ftm 0
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 61
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 61
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 62
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_1_ssn_pin_based_config"...
ATE pin based programming only
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 62
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 62
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 63
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "Step_1_ssn_maths_ist_config"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 63
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 63
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 64
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "enable_cluster_body"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 64
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 64
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:VEC_354) VERSE: exec_sequence: BEGIN TIMESLOT 65
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:VEC_353) VERSE: exec_sequence: EXEC EVENT "maths_end_pattern_block"...
(INFO:VEC_355) VERSE: exec_sequence: PROGRAM TIMESLOT 65
(INFO:VEC_356) VERSE: exec_sequence: END TIMESLOT 65
(INFO:VEC_497) VERSE: exec_sequence: Current cycle = 12234
(INFO:AFU_062) Disable event 'ANCHOR_event__post_prgm_after_all' after VERSE exec.
(INFO:AFU_062) Disable event 'ANCHOR_event__pre_prgm_before_pll' after VERSE exec.
(INFO:AFU_062) Disable event 'ATE_padctl_initialization/ATE_padctl_initialization_dummy' after VERSE exec.
(INFO:AFU_062) Disable event 'IST_DBG_CONFIG_setup' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_10_program_hbmpll_clkout_mux2nd' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_11_program_ftm_sel_clk' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_12_release_xtr_part_reset' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_13_general_programming_for_lbist_test' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_14_assert_test_mode' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_15_xclk_ftm_ate_override' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_1_disable_clock_gating' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_1_ssn_maths_ist_config' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_1_ssn_pin_based_config' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_2_cdc_reset_override' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_3_enable_ssn_bus_clk_by_jtag' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_4_bypass_divider_after_ftmsm' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_5_ssn_bus_clk_config' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_6_disable_ssn_bus_clk_by_jtag' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_7_clk_pccm_ctl_program' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_8_program_before_ftmsm' after VERSE exec.
(INFO:AFU_062) Disable event 'Step_9_clk_ctl_program' after VERSE exec.
(INFO:AFU_062) Disable event 'assert_functional_reset_init' after VERSE exec.
(INFO:AFU_062) Disable event 'assert_reset' after VERSE exec.
(INFO:AFU_062) Disable event 'bypass_clock_trimmer_0' after VERSE exec.
(INFO:AFU_062) Disable event 'bypass_clock_trimmer_1' after VERSE exec.
(INFO:AFU_062) Disable event 'bypass_cluster' after VERSE exec.
(INFO:AFU_062) Disable event 'check_fuse_valid' after VERSE exec.
(INFO:AFU_062) Disable event 'check_unlock' after VERSE exec.
(INFO:AFU_062) Disable event 'clock_logic_common_override' after VERSE exec.
(INFO:AFU_062) Disable event 'common_DFT_AO_REG_enableDFTmode_async' after VERSE exec.
(INFO:AFU_062) Disable event 'common_DFT_AO_REG_test_mode_clamp' after VERSE exec.
(INFO:AFU_062) Disable event 'deassert_functional_reset_init' after VERSE exec.
(INFO:AFU_062) Disable event 'deassert_reset' after VERSE exec.
(INFO:AFU_062) Disable event 'dft_switch_setup/dft_switch_setup_Step1' after VERSE exec.
(INFO:AFU_062) Disable event 'dft_switch_setup/dft_switch_setup_Step2' after VERSE exec.
(INFO:AFU_062) Disable event 'dft_switch_setup/dft_switch_setup_Step3' after VERSE exec.
(INFO:AFU_062) Disable event 'dft_switch_setup/dft_switch_setup_Step4' after VERSE exec.
(INFO:AFU_062) Disable event 'disable_POD_SCPM' after VERSE exec.
(INFO:AFU_062) Disable event 'disable_clock_gating_ATPG_CTL' after VERSE exec.
(INFO:AFU_062) Disable event 'enable_cluster_body' after VERSE exec.
(INFO:AFU_062) Disable event 'fullchip_custom_event' after VERSE exec.
(INFO:AFU_062) Disable event 'fuse_jtag_global_fuse_mask' after VERSE exec.
(INFO:AFU_062) Disable event 'fuse_reset_override_mask' after VERSE exec.
(INFO:AFU_062) Disable event 'fuse_reset_override_val' after VERSE exec.
(INFO:AFU_062) Disable event 'fuse_wait' after VERSE exec.
(INFO:AFU_062) Disable event 'fuseless_fuse_jtag_override' after VERSE exec.
(INFO:AFU_062) Disable event 'gate_priv_signals' after VERSE exec.
(INFO:AFU_062) Disable event 'init_pmc_enable' after VERSE exec.
(INFO:AFU_062) Disable event 'io_upm_custom_program' after VERSE exec.
(INFO:AFU_062) Disable event 'jtag_fuse_reset_override_mask_second' after VERSE exec.
(INFO:AFU_062) Disable event 'maths_backbone_program/bypass_maths_backbone' after VERSE exec.
(INFO:AFU_062) Disable event 'maths_backbone_program/set_maths_backbone' after VERSE exec.
(INFO:AFU_062) Disable event 'maths_end_pattern_block' after VERSE exec.
(INFO:AFU_062) Disable event 'nonsecure_programming' after VERSE exec.
(INFO:AFU_062) Disable event 'override_uphy_upm_clamp_en' after VERSE exec.
(INFO:AFU_062) Disable event 'pad_control_disable' after VERSE exec.
(INFO:AFU_062) Disable event 'progm_power_lsclamp/lsclamp_mask_programming_non_gpc' after VERSE exec.
(INFO:AFU_062) Disable event 'progm_power_lsclamp/lsclamp_val_deassert_programming_non_gpc' after VERSE exec.
(INFO:AFU_062) Disable event 'progm_power_pgclamp/lpc_mbist_programming' after VERSE exec.
(INFO:AFU_062) Disable event 'progm_power_pgclamp/setup_sram_sleep_en_mask' after VERSE exec.
(INFO:AFU_062) Disable event 'ssn_common_init/Step_1_ssn_scan_clk_config' after VERSE exec.
(INFO:AFU_062) Disable event 'ssn_common_init/Step_2_ssn_control_setup' after VERSE exec.
(INFO:AFU_062) Disable event 'unlock_jtag' after VERSE exec.
(INFO:AFU_062) Disable event 'uphy_mgmt_clk_override' after VERSE exec.
(INFO:AFU_062) Disable event 'uphy_reg_program' after VERSE exec.
(INFO:AFU_063) Total enabled event number is '65'.
(INFO:AFU_061) End_of_VERSE_EXEC_1111111111
(INFO:ATE_105) Dump Verse Sequence file is not set
(INFO:ATE_105) procedure '::ATE::AteFlowUtils::verse_exec' execute time is: 7 secs
disableEventStr in set_disable_event_count_index
(INFO:AFU_057) In label 'TEST_INIT_END' dump signature 'V0_36161'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:12.000ns test_cycle:6 tck_cycle:6
(INFO:VEC_378) Cycle Info: wait_cycles (start@12234, end@12239) = 6 cycles. Accumulated 193 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@12240, end@12240) = 1 cycles. Accumulated 194 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
    cycle 12241  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 12249 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 12249 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 12250 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 12250 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 12250 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 12251 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 12251 ChainIndex=6 Programming value 8'h2f --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
    cycle 12261  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 12269 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 12269 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 12270 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 12270 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 12270 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 12271 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
    cycle 12281  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 12289 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 12289 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 12290 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 12290 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 12290 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 12291 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.

INFO: executing SubTest INIT Sequence ...
(INFO:AFU_057) In label 'SUBTEST_INIT_END' dump signature 'V0_36810'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:118.000ns test_cycle:59 tck_cycle:59
(INFO:VEC_378) Cycle Info: wait_cycles (start@12301, end@12359) = 59 cycles. Accumulated 253 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@12360, end@12360) = 1 cycles. Accumulated 254 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
INFO: executing API: ::ATE::j2h::SYS -prgmConfig $prgmConfig -testConfig $testConfig 
Enter ::ATE::j2h::SYS testAPI
RPX: skip_init 1
For j2h SYS test, design_type = rtl
For j2h SYS test, clock_mode = jtag_bypass
sub_modes is: 
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000us test_cycle:1000 tck_cycle:1000
(INFO:VEC_376) Cycle Info: waitRti (start@12361, end@13360) = 1000 cycles. Accumulated 1530 cycles (the number of TCK cycles stay on RTI state = 1000).
j2h test access reg list is : Sysctrl
Current Testing Register is : Sysctrl
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:1.000us test_cycle:500 tck_cycle:500
(INFO:VEC_376) Cycle Info: waitRti (start@13361, end@13860) = 500 cycles. Accumulated 2030 cycles (the number of TCK cycles stay on RTI state = 500).
Write Sysctrl ....byte_enable=4'b1111 address=32'h1080 write_data=32'h5a5a5a5a expect_data=32'h5a5a5a5a j2h_path= bar_sel=
12/19/2022 03:34:04==============@cycle 13861 ENTER procedure: write_to_host==============
hahaha 0000000000001080 addr_width 64 address 32'h1080
kekeke 0000000000001080 addr_range_msb 63
lelele 0000000000000000000000000000000000000000000000000001000010000000
 raghu :Imp:address_bar0 32bit value is 64'b0000000000000000000000000000000000000000000000000001000010000000 
 
 ragghu bar_adrs is u0/bar_adr_bits 
 
 raghu bar addrs bit set 
raghu 001
hahaha 00 bar_adr_width 64 address 32'h1080
kekeke 00 bar_adr_range_msb 7
lelele 00000000
just for debug 8'b00000000
just for debug again
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 13861  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 13869 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 13869 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 13870 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 13870 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 13871 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 13871 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 13872 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 13873 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 13883  shift_ir 25(21____) 00a152____
        shift_ir_binary 000001010000101010010____
(INFO:VEC_301) Cycle 13891 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 13891 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 13892 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 13892 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 13893 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 13893 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 13894 ChainIndex=7 Programming value 8'h05 --> 8'h2a for field="wir"
(INFO:VEC_301) Cycle 13902 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 13902 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 13903 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 13904 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 13914  shift_dr 11(7____) 0a____
        expected XXXXXXX____
        shift_dr_binary 0001010____
        shift_dr_mask 111U111____
(INFO:VEC_301) Cycle 13921 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 13921 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 13922 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 13922 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 13923 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 13923 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 13924 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 13924 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 13925 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 13925 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 13926 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 13926 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 13927 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 13927 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 13930. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG_FUSE_NONSECURE, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 13930  shift_dr 189(185____) 0200000000000000000000000000000000008000000000a____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000001010____
        shift_dr_mask 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111U111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 13937 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 13937 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 13938 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 13938 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 13939 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 13939 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 13940 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG_FUSE_NONSECURE"
(INFO:VEC_569A) Cycle 13940 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 13941 ChainIndex=8 Retaining value 32'h00000000 --> 32'h00000000 for field="u0/jtag_ecid_data"
(INFO:VEC_569A) Cycle 13973 ChainIndex=40 Retaining value 4'h0 --> 4'h0 for field="u0/jtag_ecid_chip_option_offset"
(INFO:VEC_569A) Cycle 13977 ChainIndex=44 Retaining value 1'h0 --> 1'h0 for field="u0/fuse2all_fuse_outputs_valid_status"
(INFO:VEC_569A) Cycle 13978 ChainIndex=45 Retaining value 1'h0 --> 1'h0 for field="u0/fuse2all_fuses_sensed_status"
(INFO:VEC_300A) Cycle 13979 ChainIndex=46 Programming value 1'h1 --> 1'h0 for field="u0/gate_priv_signals"
(INFO:VEC_569A) Cycle 13980 ChainIndex=47 Retaining value 1'h1 --> 1'h1 for field="u0/jtag_skip_ram_repair"
(INFO:VEC_569A) Cycle 13981 ChainIndex=48 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_reset_"
(INFO:VEC_569A) Cycle 13982 ChainIndex=49 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_jtag_clk_ungate_req"
(INFO:VEC_569A) Cycle 13983 ChainIndex=50 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_clk_stopped"
(INFO:VEC_569A) Cycle 13984 ChainIndex=51 Retaining value 1'h0 --> 1'h0 for field="u0/early_reshift_clk_switch_req"
(INFO:VEC_569A) Cycle 13985 ChainIndex=52 Retaining value 1'h0 --> 1'h0 for field="u0/reshift_clk_switch_ack"
(INFO:VEC_569A) Cycle 13986 ChainIndex=53 Retaining value 1'h0 --> 1'h0 for field="u0/hw_trig_reshift_segment"
(INFO:VEC_569A) Cycle 13987 ChainIndex=54 Retaining value 5'h00 --> 5'h00 for field="u0/fusectrl_current_state"
(INFO:VEC_569A) Cycle 13992 ChainIndex=59 Retaining value 4'h0 --> 4'h0 for field="u0/decomp_current_state"
(INFO:VEC_569A) Cycle 13996 ChainIndex=63 Retaining value 7'h00 --> 7'h00 for field="u0/intfc_current_state"
(INFO:VEC_569A) Cycle 14003 ChainIndex=70 Retaining value 1'h0 --> 1'h0 for field="u0/fuse_init_sense_done"
(INFO:VEC_569A) Cycle 14004 ChainIndex=71 Retaining value 1'h0 --> 1'h0 for field="u0/normal_sense_done"
(INFO:VEC_569A) Cycle 14005 ChainIndex=72 Retaining value 1'h0 --> 1'h0 for field="u0/fpf_sense_done"
(INFO:VEC_569A) Cycle 14006 ChainIndex=73 Retaining value 1'h0 --> 1'h0 for field="u0/record_sense_done"
(INFO:VEC_569A) Cycle 14007 ChainIndex=74 Retaining value 1'h0 --> 1'h0 for field="u0/iff_sense_done"
(INFO:VEC_569A) Cycle 14008 ChainIndex=75 Retaining value 1'h0 --> 1'h0 for field="u0/fsp_sense_done"
(INFO:VEC_569A) Cycle 14009 ChainIndex=76 Retaining value 4'h0 --> 4'h0 for field="u0/sorter_current_state"
(INFO:VEC_569A) Cycle 14013 ChainIndex=80 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_3"
(INFO:VEC_569A) Cycle 14014 ChainIndex=81 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_4"
(INFO:VEC_569A) Cycle 14015 ChainIndex=82 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_5"
(INFO:VEC_569A) Cycle 14016 ChainIndex=83 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_6"
(INFO:VEC_569A) Cycle 14017 ChainIndex=84 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_7"
(INFO:VEC_569A) Cycle 14018 ChainIndex=85 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_8"
(INFO:VEC_569A) Cycle 14019 ChainIndex=86 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_9"
(INFO:VEC_569A) Cycle 14020 ChainIndex=87 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_10"
(INFO:VEC_569A) Cycle 14021 ChainIndex=88 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_11"
(INFO:VEC_569A) Cycle 14022 ChainIndex=89 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_12"
(INFO:VEC_569A) Cycle 14023 ChainIndex=90 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_13"
(INFO:VEC_569A) Cycle 14024 ChainIndex=91 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_14"
(INFO:VEC_569A) Cycle 14025 ChainIndex=92 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_15"
(INFO:VEC_569A) Cycle 14026 ChainIndex=93 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_16"
(INFO:VEC_569A) Cycle 14027 ChainIndex=94 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_17"
(INFO:VEC_569A) Cycle 14028 ChainIndex=95 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_18"
(INFO:VEC_569A) Cycle 14029 ChainIndex=96 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_19"
(INFO:VEC_569A) Cycle 14030 ChainIndex=97 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_20"
(INFO:VEC_569A) Cycle 14031 ChainIndex=98 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_21"
(INFO:VEC_569A) Cycle 14032 ChainIndex=99 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_22"
(INFO:VEC_569A) Cycle 14033 ChainIndex=100 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_23"
(INFO:VEC_569A) Cycle 14034 ChainIndex=101 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_24"
(INFO:VEC_569A) Cycle 14035 ChainIndex=102 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_25"
(INFO:VEC_569A) Cycle 14036 ChainIndex=103 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_26"
(INFO:VEC_569A) Cycle 14037 ChainIndex=104 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_27"
(INFO:VEC_569A) Cycle 14038 ChainIndex=105 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_28"
(INFO:VEC_569A) Cycle 14039 ChainIndex=106 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_29"
(INFO:VEC_569A) Cycle 14040 ChainIndex=107 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_30"
(INFO:VEC_569A) Cycle 14041 ChainIndex=108 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_31"
(INFO:VEC_569A) Cycle 14042 ChainIndex=109 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_32"
(INFO:VEC_569A) Cycle 14043 ChainIndex=110 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_33"
(INFO:VEC_569A) Cycle 14044 ChainIndex=111 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_34"
(INFO:VEC_569A) Cycle 14045 ChainIndex=112 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_35"
(INFO:VEC_569A) Cycle 14046 ChainIndex=113 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_36"
(INFO:VEC_569A) Cycle 14047 ChainIndex=114 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_37"
(INFO:VEC_569A) Cycle 14048 ChainIndex=115 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_38"
(INFO:VEC_569A) Cycle 14049 ChainIndex=116 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_39"
(INFO:VEC_569A) Cycle 14050 ChainIndex=117 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_40"
(INFO:VEC_569A) Cycle 14051 ChainIndex=118 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_41"
(INFO:VEC_569A) Cycle 14052 ChainIndex=119 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_42"
(INFO:VEC_569A) Cycle 14053 ChainIndex=120 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_43"
(INFO:VEC_569A) Cycle 14054 ChainIndex=121 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_44"
(INFO:VEC_569A) Cycle 14055 ChainIndex=122 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_45"
(INFO:VEC_569A) Cycle 14056 ChainIndex=123 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_46"
(INFO:VEC_569A) Cycle 14057 ChainIndex=124 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_47"
(INFO:VEC_569A) Cycle 14058 ChainIndex=125 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_48"
(INFO:VEC_569A) Cycle 14059 ChainIndex=126 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_49"
(INFO:VEC_569A) Cycle 14060 ChainIndex=127 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_50"
(INFO:VEC_569A) Cycle 14061 ChainIndex=128 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_58"
(INFO:VEC_569A) Cycle 14062 ChainIndex=129 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_59"
(INFO:VEC_569A) Cycle 14063 ChainIndex=130 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_60"
(INFO:VEC_569A) Cycle 14064 ChainIndex=131 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_61"
(INFO:VEC_569A) Cycle 14065 ChainIndex=132 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_62"
(INFO:VEC_569A) Cycle 14066 ChainIndex=133 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_63"
(INFO:VEC_569A) Cycle 14067 ChainIndex=134 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_64"
(INFO:VEC_569A) Cycle 14068 ChainIndex=135 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_65"
(INFO:VEC_569A) Cycle 14069 ChainIndex=136 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_66"
(INFO:VEC_569A) Cycle 14070 ChainIndex=137 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_67"
(INFO:VEC_569A) Cycle 14071 ChainIndex=138 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_reshift_segment_68"
(INFO:VEC_569A) Cycle 14072 ChainIndex=139 Retaining value 10'h000 --> 10'h000 for field="u0/jtag_reshift_segment_id"
(INFO:VEC_569A) Cycle 14082 ChainIndex=149 Retaining value 4'h0 --> 4'h0 for field="u0/current_state_reshift_segment"
(INFO:VEC_569A) Cycle 14086 ChainIndex=153 Retaining value 1'h0 --> 1'h0 for field="u0/jtag_status_seshift_segment"
(INFO:VEC_569A) Cycle 14087 ChainIndex=154 Retaining value 4'h0 --> 4'h0 for field="u0/current_state_seshift_segment"
(INFO:VEC_569A) Cycle 14091 ChainIndex=158 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h0"
(INFO:VEC_569A) Cycle 14094 ChainIndex=161 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h1"
(INFO:VEC_569A) Cycle 14097 ChainIndex=164 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h2"
(INFO:VEC_569A) Cycle 14100 ChainIndex=167 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h3"
(INFO:VEC_569A) Cycle 14103 ChainIndex=170 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h8"
(INFO:VEC_569A) Cycle 14106 ChainIndex=173 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h6"
(INFO:VEC_569A) Cycle 14109 ChainIndex=176 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h7"
(INFO:VEC_569A) Cycle 14112 ChainIndex=179 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h4"
(INFO:VEC_569A) Cycle 14115 ChainIndex=182 Retaining value 3'h0 --> 3'h0 for field="u0/crc_status_h5"
(INFO:VEC_569A) Cycle 14118 ChainIndex=185 Retaining value 1'h1 --> 1'h1 for field="u0/burn_and_check_status"
(INFO:VEC_301) Cycle 14119 ChainIndex=186 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 14119 ChainIndex=186 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 14120 ChainIndex=187 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 14120 ChainIndex=187 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 14121 ChainIndex=188 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 14121 ChainIndex=188 Retaining value 1'h0 --> 1'h0 for field="client_sib"
    cycle 14124  shift_ir 25(21____) 00a10a____
        shift_ir_binary 000001010000100001010____
(INFO:VEC_301) Cycle 14132 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 14132 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 14133 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 14133 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 14134 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 14134 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 14135 ChainIndex=7 Programming value 8'h2a --> 8'h21 for field="wir"
(INFO:VEC_301) Cycle 14143 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 14143 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 14144 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 14145 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 14155. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG2HOST_INTFC, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 14155  shift_dr 124(120____) 15a5a5a5a0000000000000004203ca____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000101011010010110100101101001011010000000000000000000000000000000000000000000000000000000000000010000100000001111001010____
        shift_dr_mask 111UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU1111111111UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU111111____
(INFO:VEC_301) Cycle 14162 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 14162 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 14163 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 14163 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 14164 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 14164 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 14165 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC"
(INFO:VEC_569A) Cycle 14165 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 14166 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/valid_bit"
(INFO:VEC_569A) Cycle 14167 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="u0/read_bit"
(INFO:VEC_300A) Cycle 14168 ChainIndex=10 Programming value 4'h0 --> 4'hf for field="u0/byte_enables"
(INFO:VEC_300A) Cycle 14172 ChainIndex=14 Programming value 64'h0000000000000000 --> 64'h0000000000001080 for field="u0/address_bits"
(INFO:VEC_569A) Cycle 14236 ChainIndex=78 Retaining value 2'h0 --> 2'h0 for field="u0/auto_incr_bits"
(INFO:VEC_569A) Cycle 14238 ChainIndex=80 Retaining value 8'h00 --> 8'h00 for field="u0/bar_adr_bits"
(INFO:VEC_300A) Cycle 14246 ChainIndex=88 Programming value 32'h00000000 --> 32'h5a5a5a5a for field="u0/data_bits"
(INFO:VEC_300A) Cycle 14278 ChainIndex=120 Programming value 1'h0 --> 1'h1 for field="u0/start_transaction"
(INFO:VEC_301) Cycle 14279 ChainIndex=121 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 14279 ChainIndex=121 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 14280 ChainIndex=122 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 14280 ChainIndex=122 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 14281 ChainIndex=123 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 14281 ChainIndex=123 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:40.000us test_cycle:20000 tck_cycle:20000
(INFO:VEC_376) Cycle Info: waitRti (start@14288, end@34287) = 20000 cycles. Accumulated 22030 cycles (the number of TCK cycles stay on RTI state = 20000).
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:40.000us test_cycle:20000 tck_cycle:20000
(INFO:VEC_376) Cycle Info: waitRti (start@34288, end@54287) = 20000 cycles. Accumulated 42030 cycles (the number of TCK cycles stay on RTI state = 20000).
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 54288  shift_ir 25(21____) 00a90e____
        shift_ir_binary 000001010100100001110____
(INFO:VEC_301) Cycle 54296 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 54296 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 54297 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 54297 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 54298 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 54298 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_569A) Cycle 54299 ChainIndex=7 Retaining value 8'h21 --> 8'h21 for field="wir"
(INFO:VEC_301) Cycle 54307 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 54307 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 54308 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 54309 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 54319. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG2HOST_INTFC, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 54319  shift_dr 118(114____) 00000000000000000000000084079____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000100000001111001____
        shift_dr_mask UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 54326 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC"
(INFO:VEC_569A) Cycle 54327 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/valid_bit"
(INFO:VEC_569A) Cycle 54328 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="u0/read_bit"
(INFO:VEC_569A) Cycle 54329 ChainIndex=7 Retaining value 4'hf --> 4'hf for field="u0/byte_enables"
(INFO:VEC_569A) Cycle 54333 ChainIndex=11 Retaining value 64'h0000000000001080 --> 64'h0000000000001080 for field="u0/address_bits"
(INFO:VEC_569A) Cycle 54397 ChainIndex=75 Retaining value 2'h0 --> 2'h0 for field="u0/auto_incr_bits"
(INFO:VEC_569A) Cycle 54399 ChainIndex=77 Retaining value 8'h00 --> 8'h00 for field="u0/bar_adr_bits"
(INFO:VEC_300A) Cycle 54407 ChainIndex=85 Programming value 32'h5a5a5a5a --> 32'h00000000 for field="u0/data_bits"
(INFO:VEC_300A) Cycle 54439 ChainIndex=117 Programming value 1'h1 --> 1'h0 for field="u0/start_transaction"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
12/19/2022 03:34:23==============@cycle 54446 LEAVE procedure: write_to_host==============
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:40.000us test_cycle:20000 tck_cycle:20000
(INFO:VEC_376) Cycle Info: waitRti (start@54446, end@74445) = 20000 cycles. Accumulated 62030 cycles (the number of TCK cycles stay on RTI state = 20000).
Read Sysctrl ....byte_enable=4'b1111 address=32'h1080 write_data=32'h5a5a5a5a expect_data=32'h5a5a5a5a
12/19/2022 03:34:32==============@cycle 74446 ENTER procedure: read_from_host==============
 reg namsis u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC 

 addr width is 64 addr_range_msb is 70 addr_range_lsb is 7  
 
Accessing host through u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC...
 bar_adr width is 8 bar_adr_range_msb is 80 bar_adr_range_lsb is 73  
 
 raghu : Imp1: read_host address_bar0 is 64'b0000000000000000000000000000000000000000000000000001000010000000 
 
 ragghu bar_adrs is u0/bar_adr_bits 
 
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 74446  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 74454 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 74454 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 74455 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 74455 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 74455 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 74456 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 74456 ChainIndex=6 Programming value 8'h21 --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
    cycle 74466  shift_ir 16(12____) 052____
        shift_ir_binary 000001010010____
(INFO:VEC_301) Cycle 74474 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 74474 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 74475 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_300A) Cycle 74475 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 74476 ChainIndex=6 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 74476 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 74477 ChainIndex=7 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 74478 ChainIndex=8 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-off.
    cycle 74488  shift_ir 25(21____) 00a10a____
        shift_ir_binary 000001010000100001010____
(INFO:VEC_301) Cycle 74496 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 74496 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 74497 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 74497 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 74498 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569A) Cycle 74498 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_bcb"
(INFO:VEC_300A) Cycle 74499 ChainIndex=7 Programming value 8'h05 --> 8'h21 for field="wir"
(INFO:VEC_301) Cycle 74507 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 74507 ChainIndex=15 Retaining value 1'h0 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 74508 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 74509 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/PRG_SIB, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 74519  shift_dr 11(7____) 0a____
        expected XXXXXXX____
        shift_dr_binary 0001010____
        shift_dr_mask 111U111____
(INFO:VEC_301) Cycle 74526 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 74526 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 74527 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 74527 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 74528 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 74528 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 74529 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/PRG_SIB"
(INFO:VEC_300A) Cycle 74529 ChainIndex=7 Programming value 1'h0 --> 1'h1 for field="client_sib"
(INFO:VEC_301) Cycle 74530 ChainIndex=8 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 74530 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 74531 ChainIndex=9 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 74531 ChainIndex=9 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 74532 ChainIndex=10 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 74532 ChainIndex=10 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = OFF.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 74535. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG2HOST_INTFC, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 74535  shift_dr 124(120____) 1000000000000000000000004203ea____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000100000001111101010____
        shift_dr_mask 111U11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111U11111____
(INFO:VEC_301) Cycle 74542 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 74542 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 74543 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 74543 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 74544 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 74544 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 74545 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC"
(INFO:VEC_569A) Cycle 74545 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 74546 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/valid_bit"
(INFO:VEC_300A) Cycle 74547 ChainIndex=9 Programming value 1'h0 --> 1'h1 for field="u0/read_bit"
(INFO:VEC_569A) Cycle 74548 ChainIndex=10 Retaining value 4'hf --> 4'hf for field="u0/byte_enables"
(INFO:VEC_569A) Cycle 74552 ChainIndex=14 Retaining value 64'h0000000000001080 --> 64'h0000000000001080 for field="u0/address_bits"
(INFO:VEC_569A) Cycle 74616 ChainIndex=78 Retaining value 2'h0 --> 2'h0 for field="u0/auto_incr_bits"
(INFO:VEC_569A) Cycle 74618 ChainIndex=80 Retaining value 8'h00 --> 8'h00 for field="u0/bar_adr_bits"
(INFO:VEC_569A) Cycle 74626 ChainIndex=88 Retaining value 32'h00000000 --> 32'h00000000 for field="u0/data_bits"
(INFO:VEC_300A) Cycle 74658 ChainIndex=120 Programming value 1'h0 --> 1'h1 for field="u0/start_transaction"
(INFO:VEC_301) Cycle 74659 ChainIndex=121 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 74659 ChainIndex=121 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 74660 ChainIndex=122 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 74660 ChainIndex=122 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 74661 ChainIndex=123 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 74661 ChainIndex=123 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:40.000us test_cycle:20000 tck_cycle:20000
(INFO:VEC_376) Cycle Info: waitRti (start@74668, end@94667) = 20000 cycles. Accumulated 82030 cycles (the number of TCK cycles stay on RTI state = 20000).
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "JTAG2HOST_INTFC" field "sras0misc0_cli_inst_u0/data_bits" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 94668. Chain data is shown in following messages:
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG2HOST_INTFC, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 94668  shift_dr 124(120____) 0000000000000000000000004203ea____
        expected XXX001011010010110100101101001011010XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX1XXXX____
        shift_dr_binary 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000100000001111101010____
        shift_dr_mask 111U11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111____
(INFO:VEC_301) Cycle 94675 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 94675 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 94676 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 94676 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 94677 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 94677 ChainIndex=6 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 94678 ChainIndex=7 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC"
(INFO:VEC_569A) Cycle 94678 ChainIndex=7 Retaining value 1'h1 --> 1'h1 for field="client_sib"
(INFO:VEC_569A) Cycle 94679 ChainIndex=8 Retaining value 1'h0 --> 1'h0 for field="u0/valid_bit"
(INFO:VEC_569A) Cycle 94680 ChainIndex=9 Retaining value 1'h1 --> 1'h1 for field="u0/read_bit"
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94680 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:u0/valid_bit
(INFO:VEC_569A) Cycle 94681 ChainIndex=10 Retaining value 4'hf --> 4'hf for field="u0/byte_enables"
(INFO:VEC_569A) Cycle 94685 ChainIndex=14 Retaining value 64'h0000000000001080 --> 64'h0000000000001080 for field="u0/address_bits"
(INFO:VEC_569A) Cycle 94749 ChainIndex=78 Retaining value 2'h0 --> 2'h0 for field="u0/auto_incr_bits"
(INFO:VEC_569A) Cycle 94751 ChainIndex=80 Retaining value 8'h00 --> 8'h00 for field="u0/bar_adr_bits"
(INFO:VEC_569A) Cycle 94759 ChainIndex=88 Retaining value 32'h00000000 --> 32'h00000000 for field="u0/data_bits"
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94761 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_1
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94763 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_3
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94764 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_4
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94766 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_6
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94769 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_9
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94771 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_11
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94772 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_12
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94774 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_14
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94777 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_17
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94779 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_19
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94780 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_20
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94782 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_22
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94785 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_25
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94787 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_27
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94788 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_28
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94790 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_30
(INFO:VEC_300A) Cycle 94791 ChainIndex=120 Programming value 1'h1 --> 1'h0 for field="u0/start_transaction"
(INFO:VEC_301) Cycle 94792 ChainIndex=121 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 94792 ChainIndex=121 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94792 pin jtag_tdo expected 0 actual 1  tag CAT1_J2H_Sysctrl:Rdout:u0/start_transaction
(INFO:VEC_301) Cycle 94793 ChainIndex=122 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst/PRG_SIB"
(INFO:VEC_569A) Cycle 94793 ChainIndex=122 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(INFO:VEC_301) Cycle 94794 ChainIndex=123 shift register "u_sra_sys0/testmaster/testmaster_cli_inst/WS_BYPASS"
(INFO:VEC_569A) Cycle 94794 ChainIndex=123 Retaining value 1'h0 --> 1'h0 for field="client_sib"
(ERR_CRITICAL:VEC_517A) PrgmConfig: program: Mismatches on register: "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC" ...
(ERR_CRITICAL:VEC_517B) Field="u0/valid_bit" Expected="1'b1" Actual="1'b0"
(ERR_CRITICAL:VEC_517B) Field="u0/data_bits" Expected="32'b01011010010110100101101001011010" Actual="32'b00000000000000000000000000000000"
(ERR_CRITICAL:VEC_517B) Field="u0/start_transaction" Expected="1'b0" Actual="1'b1"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:40.000ns test_cycle:20 tck_cycle:20
(INFO:VEC_376) Cycle Info: waitRti (start@94801, end@94820) = 20 cycles. Accumulated 82050 cycles (the number of TCK cycles stay on RTI state = 20).
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "JTAG2HOST_INTFC" field "sras0misc0_cli_inst_u0/data_bits" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "JTAG2HOST_INTFC" field "sras0misc0_cli_inst_u0/valid_bit" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
00000000
readback data == 00000000
Shift Out: 32'b00000000000000000000000000000000
(INFO:VEC_605) wait_type:wait_rti stop_clock:0 stop_at_state:RUN_TEST_IDLE time:4.000us test_cycle:2000 tck_cycle:2000
(INFO:VEC_376) Cycle Info: waitRti (start@94821, end@96820) = 2000 cycles. Accumulated 84050 cycles (the number of TCK cycles stay on RTI state = 2000).
 u0/valid_bit reset_value: 1'b0
 u0/read_bit reset_value: 1'b0
 u0/byte_enables reset_value: 4'b0000
 u0/address_bits reset_value: 64'b0000000000000000000000000000000000000000000000000000000000000000
 u0/auto_incr_bits reset_value: 2'b00
 u0/bar_adr_bits reset_value: 8'b00000000
 u0/data_bits reset_value: 32'b00000000000000000000000000000000
 u0/start_transaction reset_value: 1'b0
Clearing J2H register
(INFO:VEC_613B) Programming for program group ""
(INFO:VEC_804) PrgmConfig is programming with astar optimization level = "Low".
    cycle 96821  shift_ir 25(21____) 00a90e____
        shift_ir_binary 000001010100100001110____
(INFO:VEC_301) Cycle 96829 ChainIndex=4 shift register "u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 96829 ChainIndex=4 Retaining value 1'h0 --> 1'h0 for field="cluster_sib"
(INFO:VEC_301) Cycle 96830 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB"
(INFO:VEC_569A) Cycle 96830 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="cluster_sib"
(INFO:VEC_301) Cycle 96831 ChainIndex=6 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300A) Cycle 96831 ChainIndex=6 Programming value 1'h0 --> 1'h1 for field="client_bcb"
(INFO:VEC_569A) Cycle 96832 ChainIndex=7 Retaining value 8'h21 --> 8'h21 for field="wir"
(INFO:VEC_301) Cycle 96840 ChainIndex=15 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 96840 ChainIndex=15 Programming value 1'h0 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_569A) Cycle 96841 ChainIndex=16 Retaining value 1'h0 --> 1'h0 for field="dummy_client_bcb"
(INFO:VEC_569A) Cycle 96842 ChainIndex=17 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = ON.
(INFO:VEC_617A) Transition from daisy state to broadcast state detected.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-on.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-on.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-on.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = ON.
(INFO:VEC_263) PrgmConfig begins to shift a chain at cycle 96852. Chain data is shown in following messages:
(INFO:VEC_598A) Under-shift the clusterSIB at the end of this chain.
(INFO:VEC_232) Shifting data to jtag registers: u_sra_sys0/SRA_SYS0_1500_wrapper/JTAG2HOST_INTFC, u_sra_sys0/SRA_SYS0_1500_wrapper/CLUSTER_SIB, u_sra_top0/SRA_TOP0_1500_wrapper/CLUSTER_SIB
    cycle 96852  shift_dr 118(114____) 00000000000000000000000000001____
        expected XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX____
        shift_dr_binary 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001____
        shift_dr_mask UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU1____
(INFO:VEC_301) Cycle 96859 ChainIndex=4 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC"
(INFO:VEC_569A) Cycle 96860 ChainIndex=5 Retaining value 1'h0 --> 1'h0 for field="u0/valid_bit"
(INFO:VEC_300A) Cycle 96861 ChainIndex=6 Programming value 1'h1 --> 1'h0 for field="u0/read_bit"
(INFO:VEC_300A) Cycle 96862 ChainIndex=7 Programming value 4'hf --> 4'h0 for field="u0/byte_enables"
(INFO:VEC_300A) Cycle 96866 ChainIndex=11 Programming value 64'h0000000000001080 --> 64'h0000000000000000 for field="u0/address_bits"
(INFO:VEC_569A) Cycle 96930 ChainIndex=75 Retaining value 2'h0 --> 2'h0 for field="u0/auto_incr_bits"
(INFO:VEC_569A) Cycle 96932 ChainIndex=77 Retaining value 8'h00 --> 8'h00 for field="u0/bar_adr_bits"
(INFO:VEC_569A) Cycle 96940 ChainIndex=85 Retaining value 32'h00000000 --> 32'h00000000 for field="u0/data_bits"
(INFO:VEC_569A) Cycle 96972 ChainIndex=117 Retaining value 1'h0 --> 1'h0 for field="u0/start_transaction"
(INFO:VEC_605) wait_type:move_to_state stop_clock:0 stop_at_state:RUN_TEST_IDLE time:8.000ns test_cycle:4 tck_cycle:4
(INFO:ATE_105) procedure '::ATE::j2h::SYS' execute time is: 39 secs

INFO: executing Global EOT Sequence ...
(INFO:AFU_057) In label 'EOT_BEGIN' dump signature 'V0_34275'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:202.000ns test_cycle:101 tck_cycle:101
(INFO:VEC_378) Cycle Info: wait_cycles (start@96979, end@97079) = 101 cycles. Accumulated 355 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@97080, end@97080) = 1 cycles. Accumulated 356 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
    cycle 97081  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 97089 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 97089 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 97090 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 97090 ChainIndex=5 Programming value 1'h0 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 97090 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569B) Cycle 97091 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 97091 ChainIndex=6 Programming value 8'h21 --> 8'h05 for field="wir" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
    cycle 97101  shift_ir 14(10____) 017____
        shift_ir_binary 0000010111____
(INFO:VEC_301) Cycle 97109 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_569A) Cycle 97109 ChainIndex=4 Retaining value 1'h1 --> 1'h1 for field="cluster_bcb"
(INFO:VEC_301) Cycle 97110 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_569B) Cycle 97110 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_569B) Cycle 97110 ChainIndex=5 Retaining value 1'h1 --> 1'h1 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 97111 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
    cycle 97121  shift_ir 14(10____) 014____
        shift_ir_binary 0000010100____
(INFO:VEC_301) Cycle 97129 ChainIndex=4 shift register "u_sra_sys0/testmaster/TEST_MASTER_IR"
(INFO:VEC_300A) Cycle 97129 ChainIndex=4 Programming value 1'h1 --> 1'h0 for field="cluster_bcb"
(INFO:VEC_301) Cycle 97130 ChainIndex=5 shift register "u_sra_sys0/SRA_SYS0_1500_wrapper/IR"
(INFO:VEC_300B) Cycle 97130 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="dummy_client_bcb" of registers u_sra_sys0/testmaster/TEST_MASTER_IR
(INFO:VEC_300B) Cycle 97130 ChainIndex=5 Programming value 1'h1 --> 1'h0 for field="client_bcb" of registers u_sra_sys0/SRA_SYS0_1500_wrapper/IR
(INFO:VEC_569A) Cycle 97131 ChainIndex=6 Retaining value 8'h05 --> 8'h05 for field="wir"
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BROADCAST = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS = ON.
(INFO:VEC_205) Cluster u_sra_sys0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/testmaster is broadcast-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0 is broadcast-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is broadcast-off.
(INFO:VEC_617B) Transition from broadcast state to daisy state detected.
(INFO:VEC_365) Client "u_sra_sys0/testmaster/testmaster_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_top0/SRA_TOP0_1500_wrapper is bypass-lock-off.
(INFO:VEC_205) Cluster u_sra_sys0/SRA_SYS0_1500_wrapper is bypass-on.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0fsp1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_365) Client "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc1_cli_inst" : BYPASS_LOCK = OFF.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
(INFO:AFU_057) In label 'GLOBAL_EOT_END' dump signature 'V0_5711'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:118.000ns test_cycle:59 tck_cycle:59
(INFO:VEC_378) Cycle Info: wait_cycles (start@97141, end@97199) = 59 cycles. Accumulated 415 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@97200, end@97200) = 1 cycles. Accumulated 416 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.

INFO: executing Test EOT Sequence ...
(INFO:AFU_057) In label 'TEST_EOT_END' dump signature 'V0_18732'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:238.000ns test_cycle:119 tck_cycle:119
(INFO:VEC_378) Cycle Info: wait_cycles (start@97201, end@97319) = 119 cycles. Accumulated 535 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@97320, end@97320) = 1 cycles. Accumulated 536 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.

INFO: executing SubTest EOT Sequence ...
(INFO:AFU_057) In label 'SUBTEST_EOT_END' dump signature 'V0_56828'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:238.000ns test_cycle:119 tck_cycle:119
(INFO:VEC_378) Cycle Info: wait_cycles (start@97321, end@97439) = 119 cycles. Accumulated 655 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@97440, end@97440) = 1 cycles. Accumulated 656 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_313) TN->PLI: force tb.TB_sim_run 0 0 0
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@97441, end@97441) = 1 cycles. Accumulated 657 cycles.
(INFO:AFU_057) In label 'END_OF_TEST' dump signature 'V0_64412'
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:236.000ns test_cycle:118 tck_cycle:118
(INFO:VEC_378) Cycle Info: wait_cycles (start@97442, end@97559) = 118 cycles. Accumulated 775 cycles.
(INFO:VEC_605) wait_type:wait_cycles stop_clock:0 stop_at_state:RUN_TEST_IDLE time:2.000ns test_cycle:1 tck_cycle:1
(INFO:VEC_378) Cycle Info: wait_cycles (start@97560, end@97560) = 1 cycles. Accumulated 776 cycles.
(INFO:VEC_829A) reset_current_state - Start the sequence of reset SIBs to close and BCBs to off.
(INFO:VEC_829B) reset_current_state - End the sequence of reset SIBs to close and BCBs to off.
(INFO:AFU_061) Summary Disable Event Num: 3
(INFO:AFU_061) Summary Total Event Num: 68
normalCycleCount: 97561
WARNING: No IP_SPEC from project spec file is found. ::ATE::AteFlowUtils::get_ip_insts will dump for all controllers.
###################################
#  dft programming modes summary  #
###################################
dft programming mode:
    N/A

dft programming common modes:
    u_sra_sys0: N/A
    u_sra_top0: N/A
    u_sra_top0 SRA_TOP0_1500_wrapper: N/A
    u_sra_sys0 testmaster: N/A
    u_sra_sys0 SRA_SYS0_1500_wrapper: N/A
    u_sra_sys0 testmaster testmaster_cli_inst: N/A
    u_sra_sys0 SRA_SYS0_1500_wrapper sras0fsp0_cli_inst: N/A
    u_sra_sys0 SRA_SYS0_1500_wrapper CLUSTER_SIB: N/A
    u_sra_top0 SRA_TOP0_1500_wrapper srapad0gpioa_cli_inst: N/A
    u_sra_sys0 SRA_SYS0_1500_wrapper sras0fsp1_cli_inst: N/A
    u_sra_top0 SRA_TOP0_1500_wrapper srapad0gpiob_cli_inst: N/A
    u_sra_sys0 SRA_SYS0_1500_wrapper sras0misc0_cli_inst: N/A
    u_sra_top0 SRA_TOP0_1500_wrapper CLUSTER_SIB: N/A
    u_sra_sys0 SRA_SYS0_1500_wrapper sras0misc1_cli_inst: N/A
(INFO:VEC_637A) ################################
(INFO:VEC_637F) #  Cluster JtagConfig Summary  #
(INFO:VEC_637A) ################################
(INFO:VEC_637B) top header: ./../jtag/jtagreg_rtl/header_sr01.yaml
(INFO:VEC_637C) instruction map: ./../jtag/jtagreg_rtl/instruction_map.yaml
(INFO:VEC_637D) cluster_array(0) = type:testmaster_SRA_SYS0 instance:testmaster header:./../jtag/jtagreg_rtl/header_testmaster_SRA_SYS0.yaml - ./../jtag/jtagreg_rtl/testmaster_SRA_SYS0_cli/{ALL.jrd,BYPASS.jrd,HIGHZ.jrd,IDCODE.jrd,SYS_STATUS_NONSECURE.jrd}
(INFO:VEC_637D) cluster_array(1) = type:SRA_SYS0_clstr instance:SRA_SYS0_1500_wrapper header:./../jtag/jtagreg_rtl/header_SRA_SYS0_clstr.yaml - ./../jtag/jtagreg_rtl/SRAS0FSP0_cli/ALL.jrd : ./../jtag/jtagreg_rtl/SRAS0FSP1_cli/ALL.jrd : ./../jtag/jtagreg_rtl/SRAS0MISC0_cli/ALL.jrd : ./../jtag/jtagreg_rtl/SRAS0MISC1_cli/ALL.jrd : ./../jtag/jtagreg_rtl/SRA_SYS0_clstr/{CLUSTER_CTRL.jrd,CONNECTOR_CTRL.jrd,JTAG_SEC_UNLOCK_STATUS.jrd,WS_BYPASS.jrd}
(INFO:VEC_637D) cluster_array(2) = type:SRA_TOP0_clstr instance:SRA_TOP0_1500_wrapper header:./../jtag/jtagreg_rtl/header_SRA_TOP0_clstr.yaml - ./../jtag/jtagreg_rtl/SRAPAD0GPIOA_cli/ALL.jrd : ./../jtag/jtagreg_rtl/SRAPAD0GPIOB_cli/ALL.jrd : ./../jtag/jtagreg_rtl/SRA_TOP0_clstr/{CLUSTER_CTRL.jrd,CONNECTOR_CTRL.jrd,JTAG_SEC_UNLOCK_STATUS.jrd,WS_BYPASS.jrd}
(INFO:VEC_637A) ################################
(INFO:VEC_601A) PrgmConfig i1687 auto broadcast summary:
(INFO:VEC_601B) Total cycle count: 97561
(INFO:VEC_601B) Accumulated cycles saved by auto broadcast: 1821
(INFO:VEC_601B) Saved cycle ratio: 1.83232%
(INFO:ATE_105) Tcl Package Loaded Info:
(INFO:ATE_105) Package scan_debug_tasks 2.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/scan_debug_socf.tcl
(INFO:ATE_105) Package ram_access 4.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/ram_access_socf.tcl
(INFO:ATE_105) Package jtagtest_tasks 2.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/jtagtest_tasks_prgm_2.tcl
(INFO:ATE_105) Package jtag_tasks 1.1 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/jtag_tasks_prgm.tcl
(INFO:ATE_105) Package j2h 5.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/j2h_test_prgm.tcl
(INFO:ATE_105) Package fuse_tasks2 2.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/fuse_tasks2_prgm.tcl
(INFO:ATE_105) Package DomainsPMUtil 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/DomainsPMUtil_socf.tcl
(INFO:ATE_105) Package AteStilTemplate 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/AteStilTemplate.tcl
(INFO:ATE_105) Package AteCustomUtils 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/AteCustomUtils.tcl
(INFO:ATE_105) Package AteChipctlUtils 1.0 is loaded from <TN_NVDEV_ATE_API>/nvtools/tnlib/ATE/AteChipctlUtils.tcl
(INFO:ATE_105) Package upf_util 1.0 is loaded from <NVDEV>/nvtools/tnlib/upf_util.tcl
(INFO:ATE_105) Package trace_util 1.0 is loaded from <NVDEV>/nvtools/tnlib/trace_util.tcl
(INFO:ATE_105) Package tn_util 1.2 is loaded from <NVDEV>/nvtools/tnlib/tn_util.tcl
(INFO:ATE_105) Package tcl_util 1.0 is loaded from <NVDEV>/nvtools/tnlib/tcl_util.tcl
(INFO:ATE_105) Package synthTag 1.0 is loaded from <NVDEV>/nvtools/tnlib/synthTag.tcl
(INFO:ATE_105) Package single_var_solver 1.0 is loaded from <NVDEV>/nvtools/tnlib/single_var_solver.tcl
(INFO:ATE_105) Package power_util 1.0 is loaded from <NVDEV>/nvtools/tnlib/power_util.tcl
(INFO:ATE_105) Package otherProperties 1.0 is loaded from <NVDEV>/nvtools/tnlib/otherProperties.tcl
(INFO:ATE_105) Package netlist_util 1.0 is loaded from <NVDEV>/nvtools/tnlib/netlist_util.tcl
(INFO:ATE_105) Package netlistReader 1.0 is loaded from <NVDEV>/nvtools/tnlib/netlistReader.tcl
(INFO:ATE_105) Package muxutil 1.0 is loaded from <NVDEV>/nvtools/tnlib/muxutil.tcl
(INFO:ATE_105) Package generate_onehot 1.0 is loaded from <NVDEV>/nvtools/tnlib/generate_onehot_props.tcl
(INFO:ATE_105) Package find_contention 1.0 is loaded from <NVDEV>/nvtools/tnlib/find_contention.tcl
(INFO:ATE_105) Package findMSLatch 1.0 is loaded from <NVDEV>/nvtools/tnlib/findMSLatch.tcl
(INFO:ATE_105) Package eval_util 1.0 is loaded from <NVDEV>/nvtools/tnlib/eval_util.tcl
(INFO:ATE_105) Package display 0.5 is loaded from <NVDEV>/nvtools/tnlib/display.tcl
(INFO:ATE_105) Package dft_utils 1.0 is loaded from <NVDEV>/nvtools/tnlib/dft_utils.tcl
(INFO:ATE_105) Package dft_flow 1.0 is loaded from <NVDEV>/nvtools/tnlib/dft_flow.tcl
(INFO:ATE_105) Package dft_analysis 1.0 is loaded from <NVDEV>/nvtools/tnlib/dft_analysis.tcl
(INFO:ATE_105) Package data_structure 1.0 is loaded from <NVDEV>/nvtools/tnlib/data_structure.tcl
(INFO:ATE_105) Package config_partitioning 1.0 is loaded from <NVDEV>/nvtools/tnlib/config_partitioning.tcl
(INFO:ATE_105) Package config_paddata 1.0 is loaded from <NVDEV>/nvtools/tnlib/config_paddata.tcl
(INFO:ATE_105) Package config_dftPlandata 1.0 is loaded from <NVDEV>/nvtools/tnlib/config_dftPlandata.tcl
(INFO:ATE_105) Package config_atpgdata 1.0 is loaded from <NVDEV>/nvtools/tnlib/config_atpgdata.tcl
(INFO:ATE_105) Package config 1.0 is loaded from <NVDEV>/nvtools/tnlib/config.tcl
(INFO:ATE_105) Package clock_init_tasks 3.0 is loaded from <NVDEV>/nvtools/tnlib/clock_init_tasks_ampere.tcl
(INFO:ATE_105) Package VerifReporting 1.0 is loaded from <NVDEV>/nvtools/tnlib/VerifReporting.tcl
(INFO:ATE_105) Package StilUtils 1.0 is loaded from <NVDEV>/nvtools/tnlib/StilUtils.tcl
(INFO:ATE_105) Package PackageToolUtils 1.0 is loaded from <NVDEV>/nvtools/tnlib/PackageToolUtils.tcl
(INFO:ATE_105) Package NvrailsUtils 1.0 is loaded from <NVDEV>/nvtools/tnlib/NvrailsUtils.tcl
(INFO:ATE_105) Package MsgUtil 1.0 is loaded from <NVDEV>/nvtools/tnlib/MsgUtil.tcl
(INFO:ATE_105) Package Models 1.0 is loaded from <NVDEV>/nvtools/tnlib/Models.tcl
(INFO:ATE_105) Package DFTObject 0.1 is loaded from <NVDEV>/nvtools/tnlib/DFTObject.tcl
(INFO:ATE_105) Package AtpgIpIntfc 1.0 is loaded from <NVDEV>/nvtools/tnlib/AtpgIpIntfc.tcl
(INFO:ATE_105) Package VERSE_analyzer 1.0 is loaded from <NVDEV>/nvtools/tnlib/AteVerseAnalyzer.tcl
(INFO:ATE_105) Package AteFlowUtils 1.1 is loaded from <NVDEV>/nvtools/tnlib/AteFlowUtils_prgm.tcl
(INFO:ATE_108) Total test cycle counts: 97561
(INFO:VEC_364) Command "<JtagConfigObj> dump_pattern" is only available for STIL output method. Skip this command.
(INFO:ATE_105) ATE TREE LABEL CHECK Skipped
28 Critical errors detected
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "SYS_STATUS_NONSECURE" field "testmaster_cli_inst_jtag_secureId_valid" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(ERR_CRITICAL:VEC_249B) No fields match regular expression: Register=.*/JTAG_SEC_CHK Field=.*secureid
(ERR_CRITICAL:VEC_249B) No fields match regular expression: Register=.*/JTAG_SEC_CHK Field=.*secureid
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "JTAG2HOST_INTFC" field "sras0misc0_cli_inst_u0/data_bits" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94680 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:u0/valid_bit
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94761 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_1
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94763 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_3
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94764 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_4
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94766 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_6
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94769 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_9
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94771 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_11
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94772 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_12
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94774 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_14
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94777 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_17
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94779 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_19
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94780 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_20
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94782 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_22
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94785 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_25
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94787 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_27
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94788 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_28
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94790 pin jtag_tdo expected 1 actual 0  tag CAT1_J2H_Sysctrl:Rdout:data_bits_30
(ERR_CRITICAL:VEC_001) MISMATCH: cycle 94792 pin jtag_tdo expected 0 actual 1  tag CAT1_J2H_Sysctrl:Rdout:u0/start_transaction
(ERR_CRITICAL:VEC_517A) PrgmConfig: program: Mismatches on register: "u_sra_sys0/SRA_SYS0_1500_wrapper/sras0misc0_cli_inst/JTAG2HOST_INTFC" ...
(ERR_CRITICAL:VEC_517B) Field="u0/valid_bit" Expected="1'b1" Actual="1'b0"
(ERR_CRITICAL:VEC_517B) Field="u0/data_bits" Expected="32'b01011010010110100101101001011010" Actual="32'b00000000000000000000000000000000"
(ERR_CRITICAL:VEC_517B) Field="u0/start_transaction" Expected="1'b0" Actual="1'b1"
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "JTAG2HOST_INTFC" field "sras0misc0_cli_inst_u0/data_bits" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(ERR_CRITICAL:VEC_452B) Getting shift out value of register "JTAG2HOST_INTFC" field "sras0misc0_cli_inst_u0/valid_bit" in simulation mode, the intention of error critical is let user aware the shift out value is not available in pattern generation
(INFO:ATEFLOW_009) For the usage of graph based VERSE debugger, please check wiki https://confluence.nvidia.com/display/DFTATE/VERSE+Debugger.; Source: pinClock; Detail: https://nvcad.nvidia.com/nvtools/Messages/ATEFLOW.html#ATEFLOW_009
Mon Dec 19 03:34:53 2022 : VmSize 689 mB VmRSS 260 mB CPU 0h00m09s Elapsed 0h02m09s

#############################
Now logging the results of this run.
Simulation Memory Limit: 49600Mb
Simulation Max Memory: NA
Remote location detected. Fudged log path to <ate verif path>/from_rno/compile_logs/sr01/.
Log file /home/ate/verif/from_rno/compile_logs/sr01/atesim_64_rtl_revG1.0_RTL_65514622_20221129_compile.log_rupingx_5652_52436.gz exists.
Will reuse /home/ate/verif/from_rno/compile_logs/sr01/atesim_64_rtl_revG1.0_RTL_65514622_20221129_compile.log_rupingx_5652_52436.gz
Reusing existing log file /home/ate/verif/from_rno/compile_logs/sr01/atesim_64_rtl_revG1.0_RTL_65514622_20221129_compile.log_rupingx_5652_52436.gz
Remote location detected. Fudged log path to <ate verif path>/from_rno/vcs_logs/sr01/.
Copied /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/jtagtest/j2h.1219-03-32_nodump.vcs.log_rupingx_qncEWKDS2f.gz to /home/ate/verif/from_rno/vcs_logs/sr01/j2h.1219-03-32_nodump.vcs.log_rupingx_26289_16391.gz
Remote location detected. Fudged log path to <ate verif path>/from_rno/logs/sr01/.
Copied /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/jtagtest/j2h.tn.log.7162.rno2-sim-h15-017.2022_12_19_03h_32m_47s_rupingx_5mSIpYgk86.gz to /home/ate/verif/from_rno/logs/sr01/j2h.tn.log.7162.rno2-sim-h15-017.2022_12_19_03h_32m_47s_rupingx_13047_43046.gz
Run '/home/nvtools/engr/2022/12/18_04_06_03/nvtools/ate/scripts/extract_info_from_log.pl -i "/home/ate/verif/from_rno/logs/sr01/j2h.tn.log.7162.rno2-sim-h15-017.2022_12_19_03h_32m_47s_rupingx_13047_43046.gz" -o /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/jtagtest/j2h.tn.log.7162.rno2-sim-h15-017.2022_12_19_03h_32m_47s_rupingx_13047_43046.gz_uHqWmXvB6M' to extract errs ...
Generated /home/ate/verif/from_rno/logs/sr01/j2h.tn.log.7162.rno2-sim-h15-017.2022_12_19_03h_32m_47s_rupingx_13047_43046_processed.gz


DFT Tracker: 28 Critical errors detected  <---------------------------
Error Summary: VEC_517B:3|VEC_001:18|VEC_249B:2|VEC_452B:4|VEC_517A:1


Checkin content and command are shown below.
########################
checkin_rupingx_sr01_j2h_jtagtest_7162_79178.json: result[chip_name]=sr01&result[test_name]=j2h&result[test_group_name]=jtagtest&result[sub_test_name]=SYS&result[verif_type]=rtl&result[design_scope]=FULLCHIP&result[time_run]=1671449693&result[status]=FAIL&result[run_user]=rupingx&result[run_machine]=rno2-sim-h15-017&result[logs]=/home/ate/verif/from_rno/logs/sr01/j2h.tn.log.7162.rno2-sim-h15-017.2022_12_19_03h_32m_47s_rupingx_13047_43046.gz&result[chip_rev]=a01&result[error_messages]=28 Critical errors detected&result[compile_log]=/home/ate/verif/from_rno/compile_logs/sr01/atesim_64_rtl_revG1.0_RTL_65514622_20221129_compile.log_rupingx_5652_52436.gz&result[vcs_log]=/home/ate/verif/from_rno/vcs_logs/sr01/j2h.1219-03-32_nodump.vcs.log_rupingx_26289_16391.gz&result[design_rev]=revG1.0&result[design_view]=RTL&result[milestone]=streamline&result[compile_time]=1671170051&result[clock_mode]=jtag_bypass&result[package]=package_mid&result[comments]=ATE_TREE_LABEL=NA, ATE_TREE_LABEL_ID=NA; Error Summary: VEC_517B:3|VEC_001:18|VEC_249B:2|VEC_452B:4|VEC_517A:1&result[regress_session_id]=ATESIM_RTL_65514622_20221129&result[regress_batch_id]=stand_alone_sim&result[sub_mode]=&result[sub_clock_mode]=&result[iocm_mode]=&result[ate_config]=&result[seed_id]=&result[simulator]=FGP&nvacl_auth=f4739be0-0bde-11e4-9191-0800200c9a66&nvacl_user=rupingx&result[total_compile_time]=196&result[status_updated_by]=rupingx&result[total_sim_time]=126&result[max_vm_size]=705500kB&result[debug]=true&result[peak_mem]=NA&result[requested_mem]=49600Mb
curl -s -k -w " %{http_code}" -d @checkin_rupingx_sr01_j2h_jtagtest_7162_79178.json "https://dfttrackernew-api.nvidia.com/api/results/create"

###############################################
Row id of the inserted result 1449364
https://dfttrackernew.nvidia.com/p/HH_AP/sr01/a01?design_scope=FULLCHIP&milestone=streamline&package=package_mid&verif_type=rtl
###############################################

Done reporting
#############################

WARNING Msgs (if any):


A copy of output is available in /home/scratch.sr01_dft_readonly/ate/sr01_ate_pd_trial_cl65514622/sr01/a01/jtagtest/j2h.tn.log.7162.rno2-sim-h15-017.2022_12_19_03h_32m_47s

exiting with status 100
