;redcode
;assert 1
	SPL 0, <405
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMP 30, 9
	ADD #270, <1
	SUB 700, 600
	SUB @121, 101
	SUB 700, 600
	ADD #270, <1
	JMP 30, 9
	SUB -207, <-120
	SPL 0, <405
	SUB -207, <-120
	SUB 0, -1
	SUB -207, <-120
	SUB 0, -1
	CMP @-7, <-7
	MOV -1, <-20
	SLT 121, 400
	DJN -1, @-20
	MOV -1, <-20
	ADD #270, <1
	MOV -7, <-20
	MOV 30, 809
	SUB @-127, 100
	JMP 30, 9
	SLT 20, @12
	ADD #270, <1
	SUB -207, <-120
	SPL 0, <405
	ADD #270, <1
	SPL -207, @-120
	SUB -207, <-120
	SUB 1, <-1
	SUB -7, <-20
	SUB @121, 103
	SUB -7, <-20
	SLT 121, 400
	MOV -1, <-20
	SPL -702, -10
	DJN -1, @-20
	SPL -702, -10
	CMP -207, <-120
	SUB @121, 101
	MOV -4, <-20
	ADD 240, 60
	SPL 0, <405
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
