INFO:sim:172 - Generating IP...
Resolving generics for 'youwin_mem'...
Applying external generics to 'youwin_mem'...
Delivering associated files for 'youwin_mem'...
WARNING:sim - Component blk_mem_gen_v7_2 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'youwin_mem'...
Generating implementation netlist for 'youwin_mem'...
INFO:sim - Pre-processing HDL files for 'youwin_mem'...
Running synthesis for 'youwin_mem'
Running ngcbuild...
Writing VEO instantiation template for 'youwin_mem'...
Writing Verilog instantiation wrapper for 'youwin_mem'...
Writing Verilog behavioral simulation model for 'youwin_mem'...
WARNING:sim - No files were found for the view xilinx_documentation
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'youwin_mem'...
Generating metadata file...
Generating ISE project file for 'youwin_mem'...
Generating ISE project...
XCO file found: youwin_mem.xco
XMDF file found: youwin_mem_xmdf.tcl
Adding X:/My Documents/Xilinx Labs/Lab5/ipcore_dir/tmp/_cg/youwin_mem.asy -view
all -origin_type imported
Adding X:/My Documents/Xilinx Labs/Lab5/ipcore_dir/tmp/_cg/youwin_mem.ngc -view
all -origin_type created
Checking file "X:/My Documents/Xilinx
Labs/Lab5/ipcore_dir/tmp/_cg/youwin_mem.ngc" for project device match ...
File "X:/My Documents/Xilinx Labs/Lab5/ipcore_dir/tmp/_cg/youwin_mem.ngc" device
information matches project device.
Adding X:/My Documents/Xilinx Labs/Lab5/ipcore_dir/tmp/_cg/youwin_mem.sym -view
all -origin_type imported
Adding X:/My Documents/Xilinx Labs/Lab5/ipcore_dir/tmp/_cg/youwin_mem.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "X:/My Documents/Xilinx
   Labs/Lab5/ipcore_dir/tmp/_cg/youwin_mem.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding X:/My Documents/Xilinx Labs/Lab5/ipcore_dir/tmp/_cg/youwin_mem.veo -view
all -origin_type imported
Adding X:/My Documents/Xilinx Labs/Lab5/ipcore_dir/tmp/_cg/youwin_mem_synth.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "X:/My Documents/Xilinx
   Labs/Lab5/ipcore_dir/tmp/_cg/youwin_mem_synth.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/youwin_mem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'youwin_mem'.
