# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK1(R)->ALU_CLK(R)	10.264   */0.031         */0.228         U0_ALU/\ALU_OUT_reg[0] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.088   */2.063         */0.404         U0_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.253   */2.203         */0.239         U0_ALU/\ALU_OUT_reg[1] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.091   */2.283         */0.401         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.092   */2.735         */0.400         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.092   */3.089         */0.400         U0_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.241   */3.169         */0.251         U0_ALU/\ALU_OUT_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	9.799    3.374/*         0.295/*         U1_clock_divider/o_div_clk_reg_reg/D    1
REF_CLK1(R)->ALU_CLK(R)	10.092   */3.434         */0.401         U0_ALU/\ALU_OUT_reg[11] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.091   */3.601         */0.402         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.086   */3.933         */0.406         U0_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.079   */4.065         */0.412         U0_ALU/\ALU_OUT_reg[8] /D    1
DFTCLK(R)->DFTCLK(R)	9.713    */4.131         */0.381         U0_clock_divider/o_div_clk_reg_reg/D    1
REF_CLK1(R)->ALU_CLK(R)	10.074   */4.166         */0.418         U0_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.061   */4.227         */0.431         U0_ALU/\ALU_OUT_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.749   */4.454         */0.396         U1_clock_divider/\counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.747   */4.454         */0.396         U1_clock_divider/\counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.749   */4.458         */0.395         U1_clock_divider/\counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.749   */4.460         */0.395         U1_clock_divider/\counter_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */4.461         */0.395         U1_clock_divider/\counter_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */4.463         */0.395         U1_clock_divider/\counter_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */4.464         */0.395         U1_clock_divider/\counter_reg[5] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.064   */4.604         */0.428         U0_ALU/\ALU_OUT_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	10.747   */4.736         */0.397         U1_clock_divider/flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.687   */5.143         */0.405         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.066   */5.182         */0.426         U0_ALU/\ALU_OUT_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.684   */5.232         */0.407         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.685   */5.238         */0.406         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.687   */5.251         */0.405         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */5.252         */0.395         U0_clock_divider/\counter_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */5.253         */0.395         U0_clock_divider/\counter_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */5.253         */0.395         U0_clock_divider/\counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */5.254         */0.395         U0_clock_divider/\counter_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	10.688   */5.254         */0.404         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.687   */5.255         */0.404         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */5.257         */0.394         U0_clock_divider/\counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */5.257         */0.394         U0_clock_divider/\counter_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */5.258         */0.394         U0_clock_divider/\counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.688   */5.260         */0.403         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.681   */5.340         */0.409         U0_RX_TOP/parity_check_RX1/par_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.786   5.344/*         0.306/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.786   5.347/*         0.305/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /D    1
REF_CLK1(R)->ALU_CLK(R)	10.065   */5.359         */0.427         U0_ALU/\ALU_OUT_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.789   5.359/*         0.302/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.791   5.367/*         0.301/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.791   5.368/*         0.300/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.688   */5.369         */0.404         U0_RX_TOP/FSM_RX1/\cs_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.792   5.372/*         0.300/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.768   5.472/*         0.323/*         U0_RX_TOP/FSM_RX1/\cs_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.747   */5.479         */0.398         U0_clock_divider/flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.685   */5.492         */0.406         U0_RX_TOP/FSM_RX1/par_err_reg_reg/D    1
DFTCLK(R)->DFTCLK(R)	7.800    5.501/*         2.000/*         SO[4]    1
DFTCLK(R)->DFTCLK(R)	10.680   */5.517         */0.411         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	7.800    5.606/*         2.000/*         SO[3]    1
DFTCLK(R)->DFTCLK(R)	10.692   */5.607         */0.399         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.694   */5.611         */0.397         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.695   */5.615         */0.396         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.696   */5.620         */0.396         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.696   */5.620         */0.396         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.798   5.630/*         0.294/*         U0_RX_TOP/FSM_RX1/\cs_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.697   */5.670         */0.394         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.827   5.676/*         0.265/*         U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/D    1
DFTCLK(R)->DFTCLK(R)	10.682   */5.681         */0.434         U0_TOP_TX/SER/\data_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	10.689   */5.697         */0.403         U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/D    1
DFTCLK(R)->DFTCLK(R)	7.800    5.735/*         2.000/*         SO[1]    1
DFTCLK(R)->DFTCLK(R)	10.811   5.773/*         0.280/*         U0_RX_TOP/stop_check_RX1/Stop_Error_reg/D    1
REF_CLK1(R)->REF_CLK1(R)	10.096   5.783/*         0.369/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.096   5.783/*         0.369/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.097   5.784/*         0.369/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.784/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.105   5.784/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.103   5.784/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.103   5.784/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.784/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.785/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.098   5.785/*         0.369/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.785/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.097   5.785/*         0.369/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.785/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.786/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.786/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.104   5.786/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.787/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.787/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.787/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.787/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.104   5.787/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.097   5.787/*         0.369/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.102   5.788/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.099   5.788/*         0.369/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.102   5.788/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.102   5.789/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   5.789/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.103   5.790/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.103   5.790/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.103   5.790/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.107   5.790/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.103   5.791/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.104   5.791/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.107   5.791/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.107   5.793/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /RN    1
DFTCLK(R)->DFTCLK(R)	7.800    5.795/*         2.000/*         SO[0]    1
REF_CLK1(R)->REF_CLK1(R)	10.107   5.799/*         0.368/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   5.802/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.128   5.803/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.128   5.804/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.128   5.804/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.129   5.804/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.129   5.804/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.129   5.806/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.129   5.806/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /RN    1
DFTCLK(R)->DFTCLK(R)	7.800    5.806/*         2.000/*         SO[2]    1
REF_CLK1(R)->REF_CLK1(R)	10.132   5.808/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.132   5.809/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.132   5.809/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.132   5.809/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.132   5.810/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   5.812/*         0.363/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   5.814/*         0.364/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.131   5.819/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.132   5.820/*         0.362/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   5.825/*         0.364/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.132   5.826/*         0.363/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][7] /RN    1
DFTCLK(R)->DFTCLK(R)	10.688   */5.827         */0.428         U0_TOP_TX/SER/\data_reg[4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.132   5.829/*         0.363/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.132   5.831/*         0.363/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.129   5.831/*         0.363/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.130   5.832/*         0.363/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.130   5.832/*         0.363/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /RN    1
DFTCLK(R)->DFTCLK(R)	10.689   */5.834         */0.426         U0_TOP_TX/SER/\data_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.689   */5.834         */0.426         U0_TOP_TX/SER/\data_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.132   5.834/*         0.363/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][6] /RN    1
DFTCLK(R)->DFTCLK(R)	10.690   */5.835         */0.426         U0_TOP_TX/SER/\data_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	10.690   */5.836         */0.426         U0_TOP_TX/SER/\data_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.688   */5.846         */0.428         U0_TOP_TX/SER/\data_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.688   */5.849         */0.427         U0_TOP_TX/SER/\data_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.749   */5.862         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.748   */5.864         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */5.866         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */5.867         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.748   */5.868         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.744   */5.870         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.742   */5.870         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */5.870         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */5.871         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */5.874         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.749   */5.874         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.747   */5.875         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */5.876         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */5.877         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.749   */5.877         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */5.877         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.743   */5.878         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.748   */5.878         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */5.879         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */5.880         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.744   */5.880         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */5.882         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */5.882         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.748   */5.882         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */5.882         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.748   */5.882         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.752   */5.883         */0.406         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */5.885         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.749   */5.885         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.752   */5.885         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */5.887         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */5.887         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */5.888         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.749   */5.888         */0.406         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */5.888         */0.405         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */5.889         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.749   */5.889         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */5.890         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */5.890         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.752   */5.890         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.748   */5.891         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.892         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */5.892         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.758   */5.892         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */5.894         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */5.894         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.894         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.758   */5.894         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */5.894         */0.406         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.748   */5.895         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */5.896         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.748   */5.896         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */5.896         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */5.896         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.749   */5.897         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.745   */5.897         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.898         */0.404         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */5.899         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.752   */5.902         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */5.907         */0.406         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */5.907         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.728   */5.908         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */5.908         */0.406         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.752   */5.909         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.731   */5.909         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.725   */5.909         */0.416         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.733   */5.911         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */5.913         */0.405         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.730   */5.921         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.731   */5.923         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.734   */5.924         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.730   */5.925         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.735   */5.926         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.729   */5.928         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.735   */5.929         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.730   */5.929         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.736   */5.930         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.729   */5.931         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.731   */5.931         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.735   */5.931         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.737   */5.933         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.730   */5.933         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.740   */5.934         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.727   */5.936         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */5.936         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.736   */5.937         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */5.939         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.734   */5.939         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.736   */5.941         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.733   */5.941         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.736   */5.941         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.739   */5.941         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.735   */5.942         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.735   */5.945         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.736   */5.945         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */5.945         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.735   */5.945         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */5.945         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.739   */5.946         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.739   */5.947         */0.410         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.735   */5.947         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.734   */5.948         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.732   */5.948         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.737   */5.948         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.949         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.951         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */5.953         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.724   */5.954         */0.417         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */5.955         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.758   */5.957         */0.411         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.758   */5.957         */0.409         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */5.960         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */5.961         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.731   */5.965         */0.415         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */5.966         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */5.968         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.729   */5.969         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.730   */5.970         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.732   */5.970         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */5.971         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.732   */5.972         */0.414         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */5.972         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.734   */5.972         */0.413         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.729   */5.974         */0.412         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */5.974         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */5.979         */0.408         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */5.981         */0.407         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.763   */5.982         */0.406         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.699   */6.145         */0.417         U0_TOP_TX/mux/TX_OUT_mux_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.713   */6.184         */0.439         U0_Register_File/\regfile_reg[2][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.734   */6.191         */0.419         U0_Register_File/\regfile_reg[2][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.728   */6.196         */0.436         U0_Register_File/\regfile_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.738   */6.205         */0.415         U0_Register_File/\regfile_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.748   */6.215         */0.412         U0_Register_File/\regfile_reg[2][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.740   */6.221         */0.413         U0_Register_File/\regfile_reg[2][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.742   */6.229         */0.412         U0_Register_File/\regfile_reg[2][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */6.230         */0.409         U0_Register_File/\regfile_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */6.259         */0.413         U0_Register_File/\regfile_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.742   */6.262         */0.417         U0_Register_File/\regfile_reg[12][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */6.262         */0.412         U0_Register_File/\regfile_reg[0][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.738   */6.263         */0.415         U0_Register_File/\regfile_reg[12][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.737   */6.264         */0.416         U0_Register_File/\regfile_reg[12][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */6.265         */0.411         U0_Register_File/\regfile_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */6.269         */0.409         U0_Register_File/\regfile_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */6.270         */0.411         U0_Register_File/\regfile_reg[6][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.713   */6.274         */0.403         U0_TOP_TX/PAR/\par_data_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */6.275         */0.411         U0_Register_File/\regfile_reg[7][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.712   */6.276         */0.403         U0_TOP_TX/PAR/\par_data_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */6.276         */0.409         U0_Register_File/\regfile_reg[6][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.712   */6.277         */0.402         U0_TOP_TX/PAR/\par_data_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */6.277         */0.412         U0_Register_File/\regfile_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.712   */6.277         */0.403         U0_TOP_TX/PAR/\par_data_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */6.277         */0.410         U0_Register_File/\regfile_reg[6][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.746   */6.278         */0.410         U0_Register_File/\regfile_reg[12][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */6.280         */0.412         U0_Register_File/\regfile_reg[12][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */6.280         */0.411         U0_Register_File/\regfile_reg[7][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.713   */6.281         */0.402         U0_TOP_TX/PAR/\par_data_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */6.281         */0.410         U0_Register_File/\regfile_reg[7][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.714   */6.283         */0.402         U0_TOP_TX/PAR/\par_data_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */6.284         */0.409         U0_Register_File/\regfile_reg[7][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */6.284         */0.410         U0_Register_File/\regfile_reg[6][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */6.286         */0.407         U0_Register_File/\regfile_reg[6][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.714   */6.286         */0.401         U0_TOP_TX/PAR/\par_data_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */6.287         */0.409         U0_Register_File/\regfile_reg[12][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.714   */6.287         */0.401         U0_TOP_TX/PAR/\par_data_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */6.288         */0.411         U0_Register_File/\regfile_reg[5][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.763   */6.290         */0.405         U0_Register_File/\regfile_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */6.291         */0.411         U0_Register_File/\regfile_reg[5][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */6.292         */0.411         U0_Register_File/\regfile_reg[7][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.764   */6.291         */0.407         U0_Register_File/\regfile_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.743   */6.292         */0.413         U0_Register_File/\regfile_reg[14][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.749   */6.294         */0.407         U0_Register_File/\regfile_reg[12][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.758   */6.294         */0.410         U0_Register_File/\regfile_reg[4][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */6.296         */0.407         U0_Register_File/\regfile_reg[12][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.763   */6.297         */0.409         U0_Register_File/\regfile_reg[7][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.739   */6.298         */0.415         U0_Register_File/\regfile_reg[3][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.740   */6.298         */0.414         U0_Register_File/\regfile_reg[14][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */6.299         */0.408         U0_Register_File/\regfile_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.758   */6.299         */0.411         U0_Register_File/\regfile_reg[4][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.763   */6.300         */0.405         U0_Register_File/\regfile_reg[7][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */6.300         */0.409         U0_Register_File/\regfile_reg[5][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */6.300         */0.411         U0_Register_File/\regfile_reg[5][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.739   */6.300         */0.414         U0_Register_File/\regfile_reg[14][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */6.301         */0.413         U0_Register_File/\regfile_reg[4][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */6.301         */0.408         U0_Register_File/\regfile_reg[5][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.735   */6.301         */0.433         U0_Register_File/\regfile_reg[3][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */6.302         */0.408         U0_Register_File/\regfile_reg[5][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */6.302         */0.409         U0_Register_File/\regfile_reg[4][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */6.303         */0.406         U0_Register_File/\regfile_reg[5][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */6.303         */0.413         U0_Register_File/\regfile_reg[10][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */6.304         */0.413         U0_Register_File/\regfile_reg[14][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.748   */6.305         */0.410         U0_Register_File/\regfile_reg[10][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.735   */6.305         */0.413         U0_Register_File/\regfile_reg[14][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.740   */6.305         */0.414         U0_Register_File/\regfile_reg[13][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.749   */6.305         */0.412         U0_Register_File/\regfile_reg[13][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.739   */6.305         */0.415         U0_Register_File/\regfile_reg[15][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.739   */6.305         */0.414         U0_Register_File/\regfile_reg[13][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.740   */6.305         */0.414         U0_Register_File/\regfile_reg[15][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.738   */6.306         */0.415         U0_Register_File/\regfile_reg[13][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.816   */6.309         */0.346         U0_Register_File/\regfile_reg[0][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.758   */6.309         */0.408         U0_Register_File/\regfile_reg[4][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.738   */6.309         */0.413         U0_Register_File/\regfile_reg[15][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.752   */6.309         */0.411         U0_Register_File/\regfile_reg[10][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.816   */6.309         */0.344         U0_Register_File/\regfile_reg[0][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.747   */6.310         */0.413         U0_Register_File/\regfile_reg[10][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */6.310         */0.409         U0_Register_File/\regfile_reg[4][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.741   */6.311         */0.413         U0_Register_File/\regfile_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.758   */6.311         */0.408         U0_Register_File/\regfile_reg[4][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.744   */6.311         */0.410         U0_Register_File/\regfile_reg[14][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.739   */6.311         */0.410         U0_Register_File/\regfile_reg[14][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.740   */6.311         */0.414         U0_Register_File/\regfile_reg[15][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.818   */6.313         */0.342         U0_Register_File/\regfile_reg[0][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.739   */6.314         */0.411         U0_Register_File/\regfile_reg[13][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.747   */6.316         */0.414         U0_Register_File/\regfile_reg[9][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.752   */6.316         */0.409         U0_Register_File/\regfile_reg[10][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */6.316         */0.410         U0_Register_File/\regfile_reg[10][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.743   */6.317         */0.411         U0_Register_File/\regfile_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */6.317         */0.407         U0_Register_File/\regfile_reg[4][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.745   */6.318         */0.409         U0_Register_File/\regfile_reg[13][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */6.319         */0.410         U0_Register_File/\regfile_reg[10][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.746   */6.320         */0.408         U0_Register_File/\regfile_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */6.321         */0.409         U0_Register_File/\regfile_reg[10][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.746   */6.323         */0.414         U0_Register_File/\regfile_reg[9][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */6.324         */0.410         U0_Register_File/\regfile_reg[9][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */6.325         */0.407         U0_Register_File/\regfile_reg[14][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.747   */6.325         */0.413         U0_Register_File/\regfile_reg[8][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */6.325         */0.409         U0_Register_File/\regfile_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.745   */6.326         */0.408         U0_Register_File/\regfile_reg[15][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */6.327         */0.408         U0_Register_File/\regfile_reg[13][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.824   */6.328         */0.340         U0_Register_File/\regfile_reg[0][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */6.328         */0.411         U0_Register_File/\regfile_reg[9][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */6.329         */0.407         U0_Register_File/\regfile_reg[13][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.749   */6.330         */0.410         U0_Register_File/\regfile_reg[15][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */6.330         */0.408         U0_Register_File/\regfile_reg[3][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.758   */6.330         */0.410         U0_Register_File/\regfile_reg[3][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */6.331         */0.411         U0_Register_File/\regfile_reg[8][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.752   */6.331         */0.411         U0_Register_File/\regfile_reg[9][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */6.332         */0.408         U0_Register_File/\regfile_reg[15][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */6.332         */0.408         U0_Register_File/\regfile_reg[15][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.750   */6.333         */0.410         U0_Register_File/\regfile_reg[8][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.826   */6.333         */0.337         U0_Register_File/\regfile_reg[0][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.748   */6.338         */0.412         U0_Register_File/\regfile_reg[11][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.749   */6.338         */0.410         U0_Register_File/\regfile_reg[11][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.746   */6.340         */0.409         U0_Register_File/\regfile_reg[11][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */6.340         */0.408         U0_Register_File/\regfile_reg[9][1] /D    1
DFTCLK(R)->DFTCLK(R)	10.754   */6.341         */0.409         U0_Register_File/\regfile_reg[8][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.744   */6.342         */0.400         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.752   */6.344         */0.408         U0_Register_File/\regfile_reg[8][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */6.345         */0.409         U0_Register_File/\regfile_reg[11][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.753   */6.345         */0.410         U0_Register_File/\regfile_reg[11][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.752   */6.345         */0.408         U0_Register_File/\regfile_reg[9][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */6.348         */0.407         U0_Register_File/\regfile_reg[8][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */6.349         */0.406         U0_Register_File/\regfile_reg[8][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */6.349         */0.404         U0_Register_File/\regfile_reg[8][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */6.349         */0.408         U0_Register_File/\regfile_reg[11][7] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */6.349         */0.407         U0_Register_File/\regfile_reg[9][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.755   */6.349         */0.408         U0_Register_File/\regfile_reg[11][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.751   */6.351         */0.405         U0_Register_File/\regfile_reg[11][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.821   */6.354         */0.342         U0_Register_File/\regfile_reg[1][6] /D    1
DFTCLK(R)->DFTCLK(R)	10.765   */6.358         */0.396         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[0] /D    1
@(R)->ALU_CLK(R)	9.677    6.362/*         0.385/*         U0_ALU/valid_data_reg/RN    1
DFTCLK(R)->DFTCLK(R)	10.826   */6.368         */0.337         U0_Register_File/\regfile_reg[1][7] /D    1
@(R)->ALU_CLK(R)	9.685    6.368/*         0.378/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	9.685    6.369/*         0.378/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	9.684    6.369/*         0.378/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	9.685    6.369/*         0.378/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	9.685    6.369/*         0.378/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	9.685    6.369/*         0.378/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	9.685    6.369/*         0.378/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	9.685    6.369/*         0.378/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
@(R)->ALU_CLK(R)	9.684    6.369/*         0.378/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	9.684    6.369/*         0.378/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	9.684    6.369/*         0.378/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	9.684    6.370/*         0.378/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
DFTCLK(R)->DFTCLK(R)	10.803   6.372/*         0.288/*         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.678   */6.401         */0.413         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.887   */6.410         */0.272         U0_Register_File/\regfile_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	10.895   */6.425         */0.268         U0_Register_File/\regfile_reg[1][5] /D    1
DFTCLK(R)->DFTCLK(R)	10.893   */6.429         */0.269         U0_Register_File/\regfile_reg[1][4] /D    1
DFTCLK(R)->DFTCLK(R)	10.901   */6.435         */0.263         U0_Register_File/\regfile_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.897   */6.436         */0.265         U0_Register_File/\regfile_reg[1][2] /D    1
DFTCLK(R)->DFTCLK(R)	10.898   */6.437         */0.264         U0_Register_File/\regfile_reg[1][1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.102   6.475/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.103   6.476/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.478/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.478/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.112   6.478/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.478/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.104   6.478/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.480/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   6.480/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.480/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   6.480/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   6.481/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.112   6.481/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.481/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.481/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   6.481/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   6.481/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   6.481/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   6.481/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   6.481/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.112   6.481/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   6.481/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.481/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   6.482/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.482/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   6.482/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   6.483/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   6.483/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.484/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.484/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.485/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.107   6.485/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   6.485/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.108   6.485/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.116   6.486/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.116   6.487/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.488/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   6.488/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   6.488/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   6.488/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   6.489/*         0.370/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.111   6.489/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.111   6.490/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.490/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.112   6.490/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.091   6.491/*         0.376/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.092   6.492/*         0.377/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.092   6.492/*         0.377/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.111   6.493/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][7] /RN    1
DFTCLK(R)->DFTCLK(R)	10.708   */6.497         */0.407         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.111   6.500/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][0] /RN    1
DFTCLK(R)->DFTCLK(R)	10.712   */6.504         */0.403         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.105   6.505/*         0.372/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.112   6.505/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][0] /RN    1
DFTCLK(R)->DFTCLK(R)	10.710   */6.507         */0.405         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.509/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][3] /RN    1
DFTCLK(R)->DFTCLK(R)	10.713   */6.511         */0.405         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.513/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.082   6.514/*         0.387/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.515/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   6.515/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   6.515/*         0.371/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   6.515/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   6.515/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.112   6.517/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][1] /RN    1
DFTCLK(R)->DFTCLK(R)	10.716   */6.517         */0.401         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[4] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.527/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   6.532/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.092   6.533/*         0.376/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.092   6.537/*         0.376/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][0] /RN    1
DFTCLK(R)->DFTCLK(R)	10.664   */6.537         */0.427         U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/D    1
REF_CLK1(R)->REF_CLK1(R)	10.115   6.538/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][2] /RN    1
DFTCLK(R)->DFTCLK(R)	10.706   */6.538         */0.439         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.115   6.539/*         0.371/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   6.541/*         0.371/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	10.701   */6.549         */0.414         U0_TOP_TX/FSM1/BUSY_FSM_reg/D    1
@(R)->DFTCLK(R)	9.763    6.575/*         0.332/*         U1_clock_divider/o_div_clk_reg_reg/RN    1
DFTCLK(R)->DFTCLK(R)	10.735   */6.579         */0.409         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */6.597         */0.403         U0_Register_File/\RdData_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */6.597         */0.405         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */6.600         */0.401         U0_Register_File/\RdData_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */6.605         */0.401         U0_Register_File/\RdData_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.736   */6.611         */0.409         U0_Register_File/\RdData_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	10.761   */6.621         */0.402         U0_Register_File/\RdData_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */6.655         */0.401         U0_Register_File/\RdData_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */6.657         */0.401         U0_Register_File/\RdData_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	10.760   */6.682         */0.402         U0_Register_File/\RdData_reg[0] /D    1
@(R)->ALU_CLK(R)	10.005   6.689/*         0.058/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	10.005   6.690/*         0.058/*         U0_ALU/\ALU_OUT_reg[0] /RN    1
@(R)->ALU_CLK(R)	10.005   6.690/*         0.058/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
DFTCLK(R)->DFTCLK(R)	10.704   */6.716         */0.410         U0_TOP_TX/FSM1/\cs_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.763   */6.948         */0.400         U0_Register_File/RdData_valid_reg/D    1
@(R)->ALU_CLK(R)	9.690    7.248/*         0.372/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
DFTCLK(R)->DFTCLK(R)	10.753   */7.272         */0.407         U0_SYS_CTRL/\current_state_reg[0] /D    1
@(R)->DFTCLK(R)	9.756    7.328/*         0.338/*         U0_clock_divider/o_div_clk_reg_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.105   7.340/*         0.374/*         U0_Register_File/\regfile_reg[3][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.105   7.344/*         0.374/*         U0_Register_File/\regfile_reg[3][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.124   7.359/*         0.370/*         U0_Register_File/\regfile_reg[3][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.124   7.359/*         0.370/*         U0_Register_File/\regfile_reg[4][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.124   7.360/*         0.370/*         U0_Register_File/\regfile_reg[6][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.125   7.360/*         0.370/*         U0_Register_File/\regfile_reg[5][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   7.360/*         0.370/*         U0_Register_File/\regfile_reg[4][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.125   7.361/*         0.370/*         U0_Register_File/\regfile_reg[4][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   7.361/*         0.370/*         U0_Register_File/\regfile_reg[4][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.125   7.361/*         0.370/*         U0_Register_File/\regfile_reg[5][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   7.361/*         0.370/*         U0_Register_File/\regfile_reg[7][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.091   7.361/*         0.377/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.127   7.362/*         0.370/*         U0_Register_File/\regfile_reg[7][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.127   7.362/*         0.370/*         U0_Register_File/\regfile_reg[7][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.127   7.362/*         0.370/*         U0_Register_File/\regfile_reg[6][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.362/*         0.370/*         U0_Register_File/\regfile_reg[5][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.362/*         0.370/*         U0_Register_File/\regfile_reg[7][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.091   7.362/*         0.377/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   7.362/*         0.370/*         U0_Register_File/\regfile_reg[6][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   7.362/*         0.370/*         U0_Register_File/\regfile_reg[4][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   7.362/*         0.370/*         U0_Register_File/\regfile_reg[5][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   7.362/*         0.370/*         U0_Register_File/\regfile_reg[5][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.091   7.362/*         0.377/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.127   7.362/*         0.370/*         U0_Register_File/\regfile_reg[7][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   7.362/*         0.370/*         U0_Register_File/\regfile_reg[6][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   7.362/*         0.370/*         U0_Register_File/\regfile_reg[7][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.126   7.362/*         0.370/*         U0_Register_File/\regfile_reg[4][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.123   7.362/*         0.370/*         U0_Register_File/\regfile_reg[6][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.123   7.363/*         0.370/*         U0_Register_File/\regfile_reg[3][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.123   7.363/*         0.370/*         U0_Register_File/\regfile_reg[4][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.124   7.363/*         0.370/*         U0_Register_File/\regfile_reg[4][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.092   7.364/*         0.377/*         U0_SYS_CTRL/second_frame_reg_inst/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   7.365/*         0.370/*         U0_Register_File/\regfile_reg[5][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.119   7.365/*         0.370/*         U0_Register_File/\regfile_reg[6][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.092   7.366/*         0.377/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.367/*         0.370/*         U0_Register_File/\regfile_reg[7][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   7.367/*         0.370/*         U0_Register_File/\regfile_reg[10][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   7.367/*         0.370/*         U0_Register_File/\regfile_reg[5][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   7.368/*         0.370/*         U0_Register_File/\regfile_reg[5][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   7.369/*         0.370/*         U0_Register_File/\regfile_reg[6][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.092   7.370/*         0.377/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.093   7.370/*         0.377/*         U0_SYS_CTRL/\current_state_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.371/*         0.370/*         U0_Register_File/\regfile_reg[8][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   7.371/*         0.370/*         U0_Register_File/\regfile_reg[10][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.374/*         0.370/*         U0_Register_File/\regfile_reg[11][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.092   7.375/*         0.377/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.092   7.375/*         0.377/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	10.705   */7.377         */0.411         U0_TOP_TX/SER/\counter_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.379/*         0.370/*         U0_Register_File/\regfile_reg[11][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   7.381/*         0.371/*         U0_Register_File/\regfile_reg[11][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   7.382/*         0.371/*         U0_Register_File/\regfile_reg[9][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   7.382/*         0.371/*         U0_Register_File/\regfile_reg[8][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   7.382/*         0.370/*         U0_Register_File/\regfile_reg[8][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   7.382/*         0.370/*         U0_Register_File/\regfile_reg[11][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   7.382/*         0.370/*         U0_Register_File/\regfile_reg[9][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   7.382/*         0.370/*         U0_Register_File/\regfile_reg[8][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   7.382/*         0.371/*         U0_Register_File/\regfile_reg[9][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   7.382/*         0.371/*         U0_Register_File/\regfile_reg[10][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   7.383/*         0.371/*         U0_Register_File/\regfile_reg[9][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   7.383/*         0.371/*         U0_Register_File/\regfile_reg[8][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   7.383/*         0.371/*         U0_Register_File/\regfile_reg[11][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   7.383/*         0.370/*         U0_Register_File/\regfile_reg[9][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   7.386/*         0.370/*         U0_Register_File/\regfile_reg[9][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.386/*         0.370/*         U0_Register_File/\regfile_reg[10][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   7.390/*         0.370/*         U0_Register_File/\regfile_reg[8][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   7.390/*         0.371/*         U0_Register_File/\regfile_reg[11][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   7.395/*         0.371/*         U0_Register_File/\regfile_reg[12][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   7.396/*         0.371/*         U0_Register_File/\regfile_reg[11][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.111   7.398/*         0.371/*         U0_Register_File/\regfile_reg[10][0] /RN    1
DFTCLK(R)->DFTCLK(R)	10.757   */7.398         */0.406         U0_SYS_CTRL/\current_state_reg[1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.113   7.398/*         0.371/*         U0_Register_File/\regfile_reg[8][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.399/*         0.371/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.399/*         0.371/*         U0_SYS_CTRL/\current_state_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.400/*         0.371/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.400/*         0.371/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.400/*         0.371/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.401/*         0.371/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   7.403/*         0.371/*         U0_Register_File/\regfile_reg[8][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.108   7.404/*         0.371/*         U0_Register_File/\regfile_reg[11][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.406/*         0.371/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.409/*         0.371/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.116   7.410/*         0.371/*         U0_DATA_SYNC/\sync_bus_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.410/*         0.371/*         U0_DATA_SYNC/\sync_bus_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.410/*         0.371/*         U0_DATA_SYNC/enable_pulse_gen_reg_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.411/*         0.371/*         U0_DATA_SYNC/enable_pulse_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   7.411/*         0.371/*         U0_Register_File/\regfile_reg[9][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   7.412/*         0.371/*         U0_DATA_SYNC/\sync_bus_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   7.413/*         0.371/*         U0_Register_File/\regfile_reg[10][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   7.416/*         0.371/*         U0_Register_File/\regfile_reg[12][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   7.417/*         0.371/*         U0_DATA_SYNC/\sync_bus_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   7.417/*         0.371/*         U0_DATA_SYNC/\sync_bus_reg[7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.116   7.417/*         0.371/*         U0_DATA_SYNC/\sync_reg_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   7.417/*         0.371/*         U0_Register_File/\regfile_reg[12][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.116   7.418/*         0.371/*         U0_DATA_SYNC/\sync_bus_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   7.418/*         0.371/*         U0_SYS_CTRL/\Address_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.113   7.418/*         0.371/*         U0_Register_File/\regfile_reg[2][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   7.418/*         0.371/*         U0_Register_File/\regfile_reg[15][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   7.418/*         0.371/*         U0_DATA_SYNC/\sync_bus_reg[5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.114   7.420/*         0.371/*         U0_Register_File/\regfile_reg[2][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.116   7.420/*         0.371/*         U0_Register_File/\regfile_reg[9][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.116   7.423/*         0.371/*         U0_Register_File/\regfile_reg[10][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.116   7.423/*         0.371/*         U0_Register_File/\regfile_reg[10][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   7.427/*         0.371/*         U0_DATA_SYNC/\sync_bus_reg[6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   7.427/*         0.371/*         U0_DATA_SYNC/\sync_reg_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.117   7.428/*         0.371/*         U0_Register_File/\regfile_reg[0][1] /RN    1
DFTCLK(R)->DFTCLK(R)	10.738   */7.471         */0.406         U0_SYS_CTRL/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.759   */7.494         */0.403         U0_SYS_CTRL/\Address_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.757   */7.501         */0.403         U0_SYS_CTRL/\Address_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.762   */7.502         */0.401         U0_SYS_CTRL/\Address_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.770   7.510/*         0.374/*         U0_SYS_CTRL/second_frame_reg_inst/D    1
DFTCLK(R)->DFTCLK(R)	10.707   */7.537         */0.409         U0_TOP_TX/SER/\counter_reg[2] /D    1
@(R)->DFTCLK(R)	10.729   7.538/*         0.362/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[5] /RN    1
@(R)->DFTCLK(R)	10.729   7.538/*         0.362/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[4] /RN    1
@(R)->DFTCLK(R)	10.729   7.538/*         0.362/*         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	10.729   7.538/*         0.362/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /RN    1
@(R)->DFTCLK(R)	10.729   7.538/*         0.362/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[3] /RN    1
@(R)->DFTCLK(R)	10.729   7.539/*         0.362/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[1] /RN    1
@(R)->DFTCLK(R)	10.729   7.539/*         0.362/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /RN    1
@(R)->DFTCLK(R)	10.729   7.539/*         0.362/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[0] /RN    1
@(R)->DFTCLK(R)	10.729   7.540/*         0.362/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /RN    1
@(R)->DFTCLK(R)	10.729   7.541/*         0.362/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /RN    1
@(R)->DFTCLK(R)	10.729   7.541/*         0.362/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[2] /RN    1
@(R)->DFTCLK(R)	10.729   7.546/*         0.362/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /RN    1
@(R)->DFTCLK(R)	10.730   7.550/*         0.362/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /RN    1
@(R)->DFTCLK(R)	10.750   7.571/*         0.365/*         U0_TOP_TX/FSM1/\cs_reg[2] /RN    1
DFTCLK(R)->DFTCLK(R)	10.766   */7.571         */0.395         U0_SYS_CTRL/\Address_reg[0] /D    1
@(R)->DFTCLK(R)	10.750   7.572/*         0.365/*         U0_TOP_TX/SER/\counter_reg[3] /RN    1
@(R)->DFTCLK(R)	10.751   7.575/*         0.365/*         U0_TOP_TX/SER/\counter_reg[2] /RN    1
@(R)->DFTCLK(R)	10.751   7.579/*         0.365/*         U0_TOP_TX/SER/\counter_reg[1] /RN    1
@(R)->DFTCLK(R)	10.751   7.582/*         0.365/*         U0_TOP_TX/SER/\counter_reg[0] /RN    1
@(R)->DFTCLK(R)	10.751   7.584/*         0.365/*         U0_TOP_TX/FSM1/\cs_reg[1] /RN    1
@(R)->DFTCLK(R)	10.750   7.587/*         0.365/*         U0_TOP_TX/PAR/\par_data_reg[6] /RN    1
@(R)->DFTCLK(R)	10.751   7.588/*         0.365/*         U0_TOP_TX/PAR/\par_data_reg[7] /RN    1
@(R)->DFTCLK(R)	10.749   7.588/*         0.365/*         U0_TOP_TX/PAR/par_bit_reg/RN    1
@(R)->DFTCLK(R)	10.750   7.589/*         0.365/*         U0_TOP_TX/PAR/\par_data_reg[0] /RN    1
@(R)->DFTCLK(R)	10.749   7.590/*         0.365/*         U0_TOP_TX/FSM1/\cs_reg[0] /RN    1
@(R)->DFTCLK(R)	10.778   7.590/*         0.365/*         U1_clock_divider/\counter_reg[0] /RN    1
@(R)->DFTCLK(R)	10.779   7.591/*         0.365/*         U1_clock_divider/flag_reg/RN    1
@(R)->DFTCLK(R)	10.780   7.592/*         0.365/*         U1_clock_divider/\counter_reg[1] /RN    1
@(R)->DFTCLK(R)	10.780   7.592/*         0.365/*         U1_clock_divider/\counter_reg[2] /RN    1
@(R)->DFTCLK(R)	10.779   7.592/*         0.365/*         U1_clock_divider/\counter_reg[6] /RN    1
@(R)->DFTCLK(R)	10.780   7.594/*         0.365/*         U1_clock_divider/\counter_reg[3] /RN    1
@(R)->DFTCLK(R)	10.780   7.594/*         0.365/*         U1_clock_divider/\counter_reg[4] /RN    1
@(R)->DFTCLK(R)	10.780   7.594/*         0.365/*         U1_clock_divider/\counter_reg[5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.417   7.685/*         0.070/*         U0_Register_File/\regfile_reg[0][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.400   7.711/*         0.087/*         U0_Register_File/\regfile_reg[1][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	9.930    7.714/*         0.110/*         U0_CLK_gating/U_LATNCAX2M/E    1
REF_CLK1(R)->REF_CLK1(R)	10.418   7.729/*         0.070/*         U0_Register_File/\regfile_reg[1][6] /RN    1
DFTCLK(R)->DFTCLK(R)	10.828   7.792/*         0.286/*         U0_TOP_TX/PAR/par_bit_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.609    */7.792         */0.485         U0_clock_divider/o_div_clk_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	9.611    */7.802         */0.483         U1_clock_divider/o_div_clk_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.717   */7.855         */0.400         U0_TOP_TX/SER/\counter_reg[0] /D    1
@(R)->DFTCLK(R)	11.047   7.857/*         0.044/*         U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/SN    1
REF_CLK1(R)->ALU_CLK(R)	10.126   7.861/*         0.365/*         U0_ALU/valid_data_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.718   */7.863         */0.398         U0_TOP_TX/SER/\counter_reg[1] /D    1
@(R)->DFTCLK(R)	11.072   7.899/*         0.043/*         U0_TOP_TX/SER/\data_reg[2] /SN    1
@(R)->DFTCLK(R)	11.072   7.899/*         0.043/*         U0_TOP_TX/SER/\data_reg[1] /SN    1
@(R)->DFTCLK(R)	11.072   7.899/*         0.043/*         U0_TOP_TX/SER/\data_reg[3] /SN    1
@(R)->DFTCLK(R)	11.073   7.899/*         0.043/*         U0_TOP_TX/SER/\data_reg[4] /SN    1
@(R)->DFTCLK(R)	11.073   7.899/*         0.043/*         U0_TOP_TX/SER/\data_reg[5] /SN    1
@(R)->DFTCLK(R)	11.073   7.899/*         0.043/*         U0_TOP_TX/SER/\data_reg[7] /SN    1
@(R)->DFTCLK(R)	11.072   7.905/*         0.044/*         U0_TOP_TX/SER/\data_reg[0] /SN    1
DFTCLK(R)->DFTCLK(R)	10.885   7.912/*         0.278/*         U0_SYS_CTRL/\current_state_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.730   */8.069         */0.415         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[0] /D    1
@(R)->REF_CLK1(R)	10.155   8.154/*         0.323/*         U0_RST_SYN/\rst_shift_reg_reg[1] /RN    1
@(R)->REF_CLK1(R)	10.163   8.162/*         0.315/*         U0_RST_SYN/\rst_shift_reg_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	10.790   8.196/*         0.325/*         U0_TOP_TX/FSM1/\cs_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.547   */8.223         */0.616         U0_Register_File/\regfile_reg[0][3] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.082   */8.237         */0.404         U0_DATA_SYNC/\sync_bus_reg[6] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.098   8.242/*         0.371/*         U0_Register_File/\RdData_reg[7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.083   */8.250         */0.403         U0_DATA_SYNC/\sync_bus_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.083   */8.250         */0.402         U0_DATA_SYNC/\sync_bus_reg[4] /D    1
@(R)->DFTCLK(R)	10.723   8.250/*         0.369/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /RN    1
@(R)->DFTCLK(R)	10.723   8.252/*         0.369/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /RN    1
@(R)->DFTCLK(R)	10.722   8.254/*         0.369/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.084   */8.256         */0.401         U0_DATA_SYNC/\sync_bus_reg[5] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.085   */8.257         */0.401         U0_DATA_SYNC/\sync_bus_reg[7] /D    1
@(R)->DFTCLK(R)	10.722   8.258/*         0.369/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /RN    1
@(R)->DFTCLK(R)	10.722   8.258/*         0.369/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /RN    1
@(R)->DFTCLK(R)	10.722   8.258/*         0.369/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /RN    1
@(R)->DFTCLK(R)	10.722   8.258/*         0.369/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[7] /RN    1
@(R)->DFTCLK(R)	10.722   8.258/*         0.369/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /RN    1
@(R)->DFTCLK(R)	10.743   8.259/*         0.373/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[3] /RN    1
@(R)->DFTCLK(R)	10.743   8.259/*         0.373/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   8.260/*         0.366/*         U0_Register_File/\regfile_reg[0][2] /RN    1
@(R)->DFTCLK(R)	10.742   8.260/*         0.373/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	10.743   8.260/*         0.373/*         U0_TOP_TX/PAR/\par_data_reg[4] /RN    1
@(R)->DFTCLK(R)	10.742   8.260/*         0.373/*         U0_TOP_TX/PAR/\par_data_reg[2] /RN    1
@(R)->DFTCLK(R)	10.743   8.260/*         0.373/*         U0_TOP_TX/PAR/\par_data_reg[3] /RN    1
@(R)->DFTCLK(R)	10.721   8.260/*         0.369/*         U0_RX_TOP/parity_check_RX1/par_err_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.086   */8.261         */0.401         U0_DATA_SYNC/\sync_bus_reg[1] /D    1
@(R)->DFTCLK(R)	10.744   8.261/*         0.372/*         U0_TOP_TX/PAR/\par_data_reg[5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   8.261/*         0.366/*         U0_Register_File/\regfile_reg[12][2] /RN    1
@(R)->DFTCLK(R)	10.745   8.262/*         0.372/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /RN    1
@(R)->DFTCLK(R)	10.745   8.262/*         0.372/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /RN    1
@(R)->DFTCLK(R)	10.745   8.262/*         0.372/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /RN    1
@(R)->DFTCLK(R)	10.745   8.262/*         0.372/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   8.262/*         0.365/*         U0_Register_File/\RdData_reg[0] /RN    1
@(R)->DFTCLK(R)	10.745   8.262/*         0.372/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   8.263/*         0.365/*         U0_SYS_CTRL/\Address_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   8.263/*         0.365/*         U0_SYS_CTRL/\Address_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   8.263/*         0.365/*         U0_Register_File/\RdData_reg[5] /RN    1
@(R)->DFTCLK(R)	10.745   8.263/*         0.372/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[4] /RN    1
@(R)->DFTCLK(R)	10.722   8.264/*         0.369/*         U0_RX_TOP/FSM_RX1/\cs_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   8.264/*         0.365/*         U0_Register_File/\RdData_reg[6] /RN    1
@(R)->DFTCLK(R)	10.745   8.264/*         0.372/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /RN    1
@(R)->DFTCLK(R)	10.745   8.264/*         0.372/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /RN    1
@(R)->DFTCLK(R)	10.745   8.264/*         0.372/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   8.264/*         0.365/*         U0_Register_File/\RdData_reg[2] /RN    1
@(R)->DFTCLK(R)	10.722   8.265/*         0.369/*         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.123   8.265/*         0.366/*         U0_Register_File/\regfile_reg[0][0] /RN    1
@(R)->DFTCLK(R)	10.744   8.265/*         0.372/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.087   */8.265         */0.400         U0_DATA_SYNC/\sync_bus_reg[0] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.122   8.265/*         0.365/*         U0_Register_File/\RdData_reg[4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   8.266/*         0.365/*         U0_Register_File/\RdData_reg[3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   8.266/*         0.365/*         U0_Register_File/\RdData_reg[1] /RN    1
@(R)->DFTCLK(R)	10.744   8.267/*         0.372/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /RN    1
@(R)->DFTCLK(R)	10.744   8.267/*         0.372/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /RN    1
@(R)->DFTCLK(R)	10.742   8.267/*         0.373/*         U0_PULSE_GEN/LVL_SIG_reg_reg/RN    1
@(R)->DFTCLK(R)	10.742   8.268/*         0.373/*         U0_TOP_TX/PAR/\par_data_reg[1] /RN    1
@(R)->DFTCLK(R)	10.722   8.268/*         0.369/*         U0_RX_TOP/FSM_RX1/par_err_reg_reg/RN    1
@(R)->DFTCLK(R)	10.742   8.268/*         0.373/*         U0_TOP_TX/FSM1/BUSY_FSM_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.122   8.268/*         0.365/*         U0_Register_File/RdData_valid_reg/RN    1
@(R)->DFTCLK(R)	10.722   8.269/*         0.369/*         U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.123   8.270/*         0.365/*         U0_SYS_CTRL/\current_state_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.088   */8.270         */0.400         U0_DATA_SYNC/\sync_bus_reg[2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.120   8.272/*         0.365/*         U0_SYS_CTRL/\Address_reg[1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   8.273/*         0.365/*         U0_SYS_CTRL/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	10.723   8.274/*         0.369/*         U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/RN    1
DFTCLK(R)->DFTCLK(R)	10.758   */8.275         */0.405         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.108   8.277/*         0.369/*         U0_Register_File/\regfile_reg[12][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   8.278/*         0.369/*         U0_Register_File/\regfile_reg[2][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   8.278/*         0.366/*         U0_Register_File/\regfile_reg[14][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   8.278/*         0.369/*         U0_Register_File/\regfile_reg[15][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.115   8.279/*         0.366/*         U0_Register_File/\regfile_reg[12][1] /RN    1
@(R)->DFTCLK(R)	10.743   8.279/*         0.372/*         U0_TOP_TX/mux/TX_OUT_mux_reg/RN    1
DFTCLK(R)->DFTCLK(R)	10.733   */8.279         */0.412         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.110   8.279/*         0.369/*         U0_Register_File/\regfile_reg[13][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   8.280/*         0.369/*         U0_Register_File/\regfile_reg[3][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   8.280/*         0.369/*         U0_Register_File/\regfile_reg[15][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   8.280/*         0.369/*         U0_Register_File/\regfile_reg[3][7] /RN    1
@(R)->DFTCLK(R)	10.723   8.280/*         0.369/*         U0_RX_TOP/stop_check_RX1/Stop_Error_reg/RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   8.280/*         0.369/*         U0_Register_File/\regfile_reg[2][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.120   8.281/*         0.365/*         U0_Register_File/\regfile_reg[13][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   8.281/*         0.369/*         U0_Register_File/\regfile_reg[13][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   8.281/*         0.369/*         U0_Register_File/\regfile_reg[14][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   8.282/*         0.369/*         U0_Register_File/\regfile_reg[13][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   8.283/*         0.369/*         U0_Register_File/\regfile_reg[14][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   8.283/*         0.369/*         U0_Register_File/\regfile_reg[14][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   8.283/*         0.369/*         U0_Register_File/\regfile_reg[15][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   8.285/*         0.365/*         U0_Register_File/\regfile_reg[13][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   8.285/*         0.365/*         U0_Register_File/\regfile_reg[15][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   8.285/*         0.365/*         U0_Register_File/\regfile_reg[14][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.121   8.285/*         0.365/*         U0_Register_File/\regfile_reg[13][3] /RN    1
@(R)->DFTCLK(R)	10.723   8.286/*         0.369/*         U0_RX_TOP/FSM_RX1/\cs_reg[1] /RN    1
@(R)->DFTCLK(R)	10.723   8.287/*         0.369/*         U0_RX_TOP/FSM_RX1/\cs_reg[0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   8.287/*         0.369/*         U0_Register_File/\regfile_reg[12][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   8.290/*         0.369/*         U0_Register_File/\regfile_reg[13][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.110   8.297/*         0.369/*         U0_Register_File/\regfile_reg[15][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.128   8.299/*         0.365/*         U0_Register_File/\regfile_reg[7][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.128   8.299/*         0.365/*         U0_Register_File/\regfile_reg[6][0] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.128   8.299/*         0.365/*         U0_Register_File/\regfile_reg[3][1] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.104   8.303/*         0.369/*         U0_Register_File/\regfile_reg[14][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.105   8.310/*         0.369/*         U0_Register_File/\regfile_reg[14][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.118   8.313/*         0.365/*         U0_Register_File/\regfile_reg[15][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.107   8.315/*         0.369/*         U0_Register_File/\regfile_reg[15][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.106   8.316/*         0.369/*         U0_Register_File/\regfile_reg[13][5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   8.329/*         0.369/*         U0_Register_File/\regfile_reg[14][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   8.334/*         0.369/*         U0_Register_File/\regfile_reg[2][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   8.344/*         0.369/*         U0_Register_File/\regfile_reg[12][5] /RN    1
@(R)->DFTCLK(R)	10.774   8.345/*         0.371/*         U0_clock_divider/\counter_reg[0] /RN    1
@(R)->DFTCLK(R)	10.774   8.345/*         0.371/*         U0_clock_divider/\counter_reg[1] /RN    1
@(R)->DFTCLK(R)	10.774   8.346/*         0.371/*         U0_clock_divider/\counter_reg[3] /RN    1
@(R)->DFTCLK(R)	10.774   8.346/*         0.371/*         U0_clock_divider/\counter_reg[2] /RN    1
@(R)->DFTCLK(R)	10.774   8.346/*         0.371/*         U0_clock_divider/flag_reg/RN    1
@(R)->DFTCLK(R)	10.774   8.346/*         0.371/*         U0_clock_divider/\counter_reg[4] /RN    1
@(R)->DFTCLK(R)	10.774   8.346/*         0.371/*         U0_clock_divider/\counter_reg[6] /RN    1
@(R)->DFTCLK(R)	10.774   8.346/*         0.371/*         U0_clock_divider/\counter_reg[5] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.109   8.350/*         0.368/*         U0_Register_File/\regfile_reg[2][3] /RN    1
DFTCLK(R)->DFTCLK(R)	10.760   */8.352         */0.403         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.703   */8.415         */0.414         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.704   */8.432         */0.413         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.563   */8.434         */0.597         U0_SYS_CTRL/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.709   */8.473         */0.408         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.596   */8.521         */0.566         U0_SYS_CTRL/\Address_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.705   */8.526         */0.412         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /D    1
REF_CLK1(R)->REF_CLK1(R)	10.408   8.544/*         0.077/*         U0_Register_File/\regfile_reg[1][3] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.411   8.548/*         0.076/*         U0_Register_File/\regfile_reg[1][2] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.411   8.550/*         0.076/*         U0_Register_File/\regfile_reg[1][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.411   8.551/*         0.076/*         U0_Register_File/\regfile_reg[1][5] /RN    1
DFTCLK(R)->DFTCLK(R)	10.552   */8.552         */0.564         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[2] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.412   8.554/*         0.076/*         U0_Register_File/\regfile_reg[1][0] /RN    1
DFTCLK(R)->DFTCLK(R)	10.595   */8.555         */0.568         U0_Register_File/\regfile_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.528   */8.557         */0.564         U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/SI    1
DFTCLK(R)->DFTCLK(R)	10.606   */8.557         */0.509         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[1] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.424   8.560/*         0.061/*         U0_Register_File/\regfile_reg[0][6] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.424   8.560/*         0.061/*         U0_Register_File/\regfile_reg[0][5] /RN    1
DFTCLK(R)->DFTCLK(R)	10.542   */8.561         */0.550         U0_RX_TOP/stop_check_RX1/Stop_Error_reg/SI    1
REF_CLK1(R)->REF_CLK1(R)	10.426   8.564/*         0.061/*         U0_Register_File/\regfile_reg[0][4] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.427   8.568/*         0.061/*         U0_Register_File/\regfile_reg[1][7] /RN    1
REF_CLK1(R)->REF_CLK1(R)	10.427   8.568/*         0.061/*         U0_Register_File/\regfile_reg[0][7] /RN    1
DFTCLK(R)->DFTCLK(R)	10.602   */8.572         */0.561         U0_Register_File/\regfile_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.558   */8.573         */0.559         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.600   */8.576         */0.561         U0_SYS_CTRL/\Address_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.548   */8.577         */0.567         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[3] /SI    1
@(R)->DFTCLK(R)	11.063   8.580/*         0.053/*         U0_TOP_TX/SER/\data_reg[6] /SN    1
DFTCLK(R)->DFTCLK(R)	10.648   */8.581         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.605   */8.586         */0.558         U0_SYS_CTRL/\Address_reg[3] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.445   8.586/*         0.043/*         U0_Register_File/\regfile_reg[2][0] /SN    1
DFTCLK(R)->DFTCLK(R)	10.624   */8.588         */0.520         U0_SYS_CTRL/second_frame_reg_inst/SI    1
DFTCLK(R)->DFTCLK(R)	10.649   */8.595         */0.515         U0_SYS_CTRL/\current_state_reg[3] /SI    1
REF_CLK1(R)->REF_CLK1(R)	10.429   8.597/*         0.048/*         U0_Register_File/\regfile_reg[2][7] /SN    1
DFTCLK(R)->DFTCLK(R)	10.645   */8.605         */0.507         U0_Register_File/\regfile_reg[12][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.757   */8.621         */0.405         U0_DATA_SYNC/enable_pulse_reg/D    1
REF_CLK1(R)->REF_CLK1(R)	10.451   8.622/*         0.042/*         U0_Register_File/\regfile_reg[3][5] /SN    1
DFTCLK(R)->DFTCLK(R)	10.827   8.623/*         0.289/*         U0_TOP_TX/FSM1/\cs_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.629         */0.503         U0_Register_File/\regfile_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.606   */8.636         */0.548         U0_Register_File/\regfile_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.603   */8.646         */0.550         U0_Register_File/\regfile_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.607   */8.654         */0.547         U0_Register_File/\regfile_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.593   */8.665         */0.559         U0_Register_File/\regfile_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.576   */8.678         */0.568         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.612   */8.678         */0.541         U0_Register_File/\regfile_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.581   */8.686         */0.511         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.554   */8.692         */0.538         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.629   */8.692         */0.531         U0_Register_File/\regfile_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.630   */8.698         */0.532         U0_DATA_SYNC/\sync_bus_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.631   */8.704         */0.514         U0_SYS_CTRL/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.606   */8.707         */0.538         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.714         */0.505         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.560   */8.723         */0.532         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.657   */8.725         */0.507         U0_SYS_CTRL/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.627   */8.725         */0.541         U0_Register_File/\regfile_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.629   */8.729         */0.525         U0_Register_File/\regfile_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.579   */8.734         */0.512         U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.634   */8.738         */0.520         U0_Register_File/\regfile_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.602   */8.741         */0.512         U0_TOP_TX/PAR/par_bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.637   */8.742         */0.524         U0_Register_File/\regfile_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.591   */8.742         */0.524         U0_TOP_TX/FSM1/BUSY_FSM_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.646   */8.745         */0.523         U0_Register_File/\regfile_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.628   */8.746         */0.526         U0_Register_File/\regfile_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.583   */8.748         */0.508         U0_RX_TOP/FSM_RX1/\cs_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.567   */8.754         */0.524         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.635   */8.757         */0.510         U0_clock_divider/\counter_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.759         */0.520         U0_DATA_SYNC/\sync_bus_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.645   */8.760         */0.523         U0_Register_File/\regfile_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.642   */8.761         */0.519         U0_DATA_SYNC/\sync_bus_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.578   */8.762         */0.514         U0_RX_TOP/FSM_RX1/\cs_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.568   */8.762         */0.523         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.646   */8.763         */0.522         U0_Register_File/\regfile_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.620   */8.764         */0.525         U1_clock_divider/\counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.645   */8.765         */0.519         U0_Register_File/\regfile_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.571   */8.766         */0.519         U0_RX_TOP/parity_check_RX1/par_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.620   */8.767         */0.525         U0_clock_divider/\counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.621   */8.769         */0.523         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.770         */0.517         U0_DATA_SYNC/\sync_bus_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.770         */0.518         U0_DATA_SYNC/\sync_bus_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.627   */8.771         */0.518         U0_Register_File/\RdData_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.601   */8.771         */0.514         U0_PULSE_GEN/LVL_SIG_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.584   */8.772         */0.507         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.604   */8.772         */0.513         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.571   */8.772         */0.521         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.637   */8.773         */0.508         U0_clock_divider/\counter_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.622   */8.774         */0.523         U0_clock_divider/\counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.620   */8.774         */0.525         U0_clock_divider/\counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.648   */8.776         */0.521         U0_Register_File/\regfile_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.604   */8.779         */0.513         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.594   */8.781         */0.522         U0_TOP_TX/SER/\counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.573   */8.782         */0.519         U0_RX_TOP/FSM_RX1/\cs_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.585   */8.782         */0.506         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.637   */8.783         */0.507         U1_clock_divider/\counter_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.784         */0.520         U0_DATA_SYNC/enable_pulse_gen_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.646   */8.784         */0.515         U0_DATA_SYNC/\sync_bus_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.647   */8.784         */0.515         U0_DATA_SYNC/\sync_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.581   */8.785         */0.534         U0_TOP_TX/SER/\data_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.582   */8.785         */0.534         U0_TOP_TX/SER/\data_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.607   */8.785         */0.508         U0_TOP_TX/SER/\counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.593   */8.786         */0.521         U0_TOP_TX/FSM1/\cs_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.595   */8.787         */0.521         U0_TOP_TX/SER/\counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.625   */8.788         */0.516         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.583   */8.790         */0.533         U0_TOP_TX/SER/\data_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.586   */8.790         */0.505         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.595   */8.791         */0.520         U0_TOP_TX/FSM1/\cs_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.575   */8.791         */0.517         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.625   */8.791         */0.519         U1_clock_divider/\counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.646   */8.792         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.583   */8.792         */0.533         U0_TOP_TX/SER/\data_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.625   */8.793         */0.519         U1_clock_divider/\counter_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.583   */8.794         */0.533         U0_TOP_TX/SER/\data_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.558   */8.794         */0.533         U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.626   */8.794         */0.519         U0_clock_divider/\counter_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.583   */8.794         */0.532         U0_TOP_TX/SER/\data_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.583   */8.795         */0.532         U0_TOP_TX/SER/\data_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.637   */8.795         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.586   */8.795         */0.505         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.798         */0.512         U0_Register_File/\RdData_reg[5] /SI    1
@(R)->DFTCLK(R)	10.818   8.798/*         0.326/*         U1_RST_SYN/\rst_shift_reg_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	10.622   */8.798         */0.521         U1_clock_divider/\counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.586   */8.799         */0.505         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.638   */8.799         */0.506         U1_clock_divider/\counter_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.638   */8.799         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.581   */8.800         */0.535         U0_TOP_TX/SER/\data_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.627   */8.800         */0.517         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.636   */8.801         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.577   */8.802         */0.515         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.802         */0.512         U0_DATA_SYNC/\sync_bus_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.646   */8.802         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.576   */8.803         */0.515         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.803         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.804         */0.511         U0_Register_File/\regfile_reg[8][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.587   */8.804         */0.505         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.640   */8.804         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.804         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.577   */8.805         */0.515         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.577   */8.805         */0.515         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.604   */8.805         */0.512         U0_TOP_TX/FSM1/\cs_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.805         */0.509         U0_Register_File/\regfile_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.577   */8.805         */0.515         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.642   */8.806         */0.512         U0_Register_File/\regfile_reg[14][3] /SI    1
@(R)->DFTCLK(R)	10.826   8.806/*         0.319/*         U1_RST_SYN/\rst_shift_reg_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	10.577   */8.806         */0.514         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.653   */8.807         */0.510         U0_Register_File/\regfile_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.628   */8.807         */0.517         U0_clock_divider/\counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.807         */0.511         U0_Register_File/\RdData_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.807         */0.511         U0_Register_File/\RdData_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.639   */8.808         */0.512         U0_Register_File/\regfile_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.808         */0.510         U0_Register_File/\RdData_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.641   */8.809         */0.520         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.809         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.649   */8.809         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.649   */8.809         */0.511         U0_Register_File/\regfile_reg[8][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.648   */8.810         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.646   */8.810         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.810         */0.508         U0_Register_File/\regfile_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.635   */8.810         */0.513         U0_Register_File/\regfile_reg[14][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.647   */8.810         */0.509         U0_Register_File/\regfile_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.589   */8.810         */0.503         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.810         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.639   */8.810         */0.514         U0_Register_File/\regfile_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.648   */8.810         */0.512         U0_SYS_CTRL/\Address_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.599   */8.811         */0.517         U0_TOP_TX/SER/\counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.637   */8.811         */0.513         U0_Register_File/\regfile_reg[13][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.642   */8.811         */0.512         U0_Register_File/\regfile_reg[13][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.649   */8.811         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.645   */8.812         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.648   */8.812         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.588   */8.812         */0.504         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.647   */8.812         */0.509         U0_Register_File/\regfile_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.647   */8.812         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.653   */8.812         */0.510         U0_DATA_SYNC/\sync_bus_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.629   */8.812         */0.516         U1_clock_divider/\counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.649   */8.812         */0.510         U0_Register_File/\regfile_reg[15][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.635   */8.812         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.641   */8.813         */0.513         U0_Register_File/\regfile_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.640   */8.813         */0.513         U0_Register_File/\regfile_reg[15][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.657   */8.813         */0.509         U0_Register_File/\regfile_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.814         */0.509         U0_Register_File/\regfile_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.639   */8.814         */0.513         U0_Register_File/\regfile_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.630   */8.814         */0.516         U0_clock_divider/flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.599   */8.814         */0.516         U0_TOP_TX/PAR/\par_data_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.634   */8.814         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.814         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.815         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.815         */0.509         U0_Register_File/\regfile_reg[13][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.815         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.815         */0.509         U0_Register_File/\regfile_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.815         */0.509         U0_Register_File/\regfile_reg[8][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.631   */8.815         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.815         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.642   */8.815         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.816         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.816         */0.509         U0_Register_File/\regfile_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.631   */8.816         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.630   */8.816         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.649   */8.816         */0.511         U0_Register_File/\regfile_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.816         */0.509         U0_Register_File/\regfile_reg[10][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.816         */0.509         U0_Register_File/\regfile_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.816         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.816         */0.509         U0_Register_File/\RdData_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.816         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.816         */0.509         U0_Register_File/\regfile_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.816         */0.509         U0_Register_File/\RdData_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.817         */0.509         U0_Register_File/\regfile_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.657   */8.817         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.817         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.641   */8.817         */0.513         U0_Register_File/\regfile_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.632   */8.817         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.817         */0.509         U0_Register_File/\regfile_reg[11][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.817         */0.507         U0_Register_File/\regfile_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.640   */8.818         */0.513         U0_Register_File/\regfile_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.818         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.635   */8.818         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.649   */8.818         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.633   */8.818         */0.515         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.818         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.818         */0.509         U0_Register_File/\regfile_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.818         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.644   */8.818         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.818         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.627   */8.818         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.663   */8.818         */0.508         U0_Register_File/\regfile_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.818         */0.508         U0_Register_File/\regfile_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.818         */0.509         U0_Register_File/\regfile_reg[9][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.664   */8.819         */0.508         U0_Register_File/\regfile_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.819         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.819         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.653   */8.819         */0.506         U0_Register_File/\regfile_reg[12][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.819         */0.508         U0_Register_File/\regfile_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.819         */0.508         U0_Register_File/\regfile_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.819         */0.510         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.637   */8.819         */0.513         U0_Register_File/\regfile_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.635   */8.819         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.649   */8.820         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.663   */8.820         */0.508         U0_Register_File/\regfile_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.820         */0.509         U0_Register_File/\regfile_reg[10][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.627   */8.820         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.642   */8.820         */0.512         U0_Register_File/\regfile_reg[13][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.629   */8.820         */0.515         U1_clock_divider/flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.633   */8.820         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.820         */0.508         U0_Register_File/\regfile_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.661   */8.820         */0.508         U0_Register_File/\regfile_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.820         */0.509         U0_Register_File/\regfile_reg[8][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.820         */0.508         U0_Register_File/\regfile_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.820         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.820         */0.508         U0_Register_File/\regfile_reg[9][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.820         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.820         */0.508         U0_Register_File/\regfile_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.646   */8.820         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.820         */0.508         U0_Register_File/\regfile_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.821         */0.508         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.821         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.629   */8.821         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.646   */8.821         */0.509         U0_Register_File/\regfile_reg[11][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.821         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.635   */8.821         */0.510         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.653   */8.821         */0.509         U0_Register_File/\regfile_reg[9][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.821         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.821         */0.509         U0_Register_File/\regfile_reg[11][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.633   */8.821         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.821         */0.508         U0_Register_File/\regfile_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.647   */8.821         */0.509         U0_Register_File/\regfile_reg[12][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.653   */8.821         */0.508         U0_Register_File/\regfile_reg[15][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.579   */8.822         */0.512         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.822         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.661   */8.822         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.822         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.822         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.822         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.629   */8.822         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.822         */0.508         U0_Register_File/\regfile_reg[9][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.822         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.822         */0.509         U0_Register_File/\regfile_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.664   */8.823         */0.508         U0_Register_File/\regfile_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.823         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.823         */0.509         U0_Register_File/\regfile_reg[9][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.823         */0.508         U0_Register_File/\regfile_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.823         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.823         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.823         */0.508         U0_Register_File/\regfile_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.823         */0.508         U0_Register_File/\regfile_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.601   */8.823         */0.515         U0_TOP_TX/PAR/\par_data_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.637   */8.823         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.630   */8.823         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.823         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.642   */8.823         */0.512         U0_Register_File/\regfile_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.823         */0.509         U0_Register_File/\regfile_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.634   */8.823         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.642   */8.823         */0.512         U0_Register_File/\regfile_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.823         */0.508         U0_Register_File/\regfile_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.664   */8.823         */0.507         U0_Register_File/\regfile_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.823         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.653   */8.823         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.663   */8.823         */0.507         U0_Register_File/\regfile_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.823         */0.510         U0_Register_File/\regfile_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.824         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.637   */8.824         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.824         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.824         */0.507         U0_Register_File/\regfile_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.637   */8.824         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.824         */0.507         U0_Register_File/\regfile_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.824         */0.508         U0_Register_File/\regfile_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.637   */8.824         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.653   */8.824         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.824         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.632   */8.824         */0.514         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.664   */8.824         */0.507         U0_Register_File/\regfile_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.825         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.825         */0.508         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.653   */8.825         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.637   */8.825         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.825         */0.508         U0_Register_File/\regfile_reg[11][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.629   */8.825         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.636   */8.826         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.601   */8.826         */0.515         U0_TOP_TX/PAR/\par_data_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.826         */0.508         U0_Register_File/\regfile_reg[10][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.826         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.653   */8.826         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.601   */8.826         */0.514         U0_TOP_TX/PAR/\par_data_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.636   */8.826         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.826         */0.507         U0_Register_File/\regfile_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.662   */8.826         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.826         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.826         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.653   */8.826         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.826         */0.511         U0_Register_File/\regfile_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.630   */8.826         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.826         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.653   */8.827         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.827         */0.511         U0_Register_File/\regfile_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.663   */8.827         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.827         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.636   */8.827         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.630   */8.828         */0.513         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.634   */8.828         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.602   */8.828         */0.514         U0_TOP_TX/PAR/\par_data_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.661   */8.828         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.828         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.828         */0.508         U0_Register_File/\regfile_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.665   */8.829         */0.507         U0_Register_File/\regfile_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.637   */8.829         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.829         */0.508         U0_Register_File/\regfile_reg[14][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.629   */8.829         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.830         */0.507         U0_Register_File/\regfile_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.663   */8.830         */0.507         U0_Register_File/\regfile_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.663   */8.830         */0.506         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.637   */8.830         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.657   */8.830         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.628   */8.830         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.635   */8.830         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.638   */8.830         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.550    */8.830         */0.513         U0_ALU/\ALU_OUT_reg[11] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.830         */0.508         U0_Register_File/\regfile_reg[12][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.664   */8.830         */0.507         U0_Register_File/\regfile_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.830         */0.506         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.650   */8.830         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.648   */8.831         */0.508         U0_Register_File/\regfile_reg[14][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.642   */8.831         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.643   */8.831         */0.511         U0_Register_File/\regfile_reg[15][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.638   */8.831         */0.511         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.653   */8.831         */0.509         U0_Register_File/\regfile_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.631   */8.831         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.581   */8.832         */0.510         U0_RX_TOP/FSM_RX1/par_err_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.832         */0.507         U0_Register_File/\regfile_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.603   */8.832         */0.513         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.602   */8.832         */0.514         U0_TOP_TX/PAR/\par_data_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.833         */0.507         U0_Register_File/\regfile_reg[8][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.656   */8.833         */0.507         U0_Register_File/\regfile_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.634   */8.833         */0.512         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.833         */0.507         U0_Register_File/\regfile_reg[10][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.602   */8.833         */0.513         U0_TOP_TX/PAR/\par_data_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.604   */8.833         */0.513         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.660   */8.834         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.602   */8.834         */0.513         U0_TOP_TX/PAR/\par_data_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.657   */8.835         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.550    */8.835         */0.513         U0_ALU/\ALU_OUT_reg[14] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.835         */0.506         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.835         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.604   */8.836         */0.512         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.550    */8.836         */0.512         U0_ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.550    */8.836         */0.512         U0_ALU/\ALU_OUT_reg[9] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.836         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.605   */8.837         */0.512         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.550    */8.839         */0.512         U0_ALU/\ALU_OUT_reg[13] /SI    1
DFTCLK(R)->DFTCLK(R)	10.699   */8.839         */0.418         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.840         */0.505         U0_DATA_SYNC/enable_pulse_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.655   */8.840         */0.507         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.654   */8.841         */0.509         U0_Register_File/RdData_valid_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	9.551    */8.841         */0.512         U0_ALU/\ALU_OUT_reg[12] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.841         */0.505         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.841         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.551    */8.844         */0.511         U0_ALU/\ALU_OUT_reg[15] /SI    1
DFTCLK(R)->DFTCLK(R)	10.638   */8.844         */0.515         U0_RST_SYN/\rst_shift_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.634   */8.844         */0.510         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.552    */8.844         */0.511         U0_ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.551    */8.844         */0.511         U0_ALU/\ALU_OUT_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.844         */0.505         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.551    */8.846         */0.511         U0_ALU/\ALU_OUT_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.606   */8.846         */0.511         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.661   */8.846         */0.508         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.606   */8.846         */0.511         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.552    */8.847         */0.511         U0_ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.551    */8.847         */0.511         U0_ALU/\ALU_OUT_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.658   */8.848         */0.504         U0_DATA_SYNC/\sync_reg_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.555    */8.849         */0.507         U0_ALU/valid_data_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.637   */8.851         */0.506         U1_RST_SYN/\rst_shift_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.607   */8.852         */0.510         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.607   */8.854         */0.510         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.657   */8.857         */0.507         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.607   */8.858         */0.509         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.651   */8.863         */0.502         U0_RST_SYN/\rst_shift_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.641   */8.866         */0.523         U0_Register_File/\regfile_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.649   */8.869         */0.513         U0_Register_File/\RdData_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.679   */8.874         */0.484         U0_Register_File/\regfile_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.652   */8.874         */0.509         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.659   */8.875         */0.504         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.716   */8.894         */0.399         U0_PULSE_GEN/LVL_SIG_reg_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.679   */8.897         */0.481         U0_Register_File/\regfile_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.681   */8.898         */0.479         U0_Register_File/\regfile_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.684   */8.901         */0.479         U0_Register_File/\regfile_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.685   */8.904         */0.478         U0_Register_File/\regfile_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.698   */8.904         */0.464         U0_Register_File/\regfile_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.684   */8.907         */0.479         U0_Register_File/\regfile_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.699   */8.914         */0.463         U0_Register_File/\regfile_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.752   */8.920         */0.412         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.704   */8.922         */0.460         U0_Register_File/\regfile_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.764   */8.934         */0.399         U0_DATA_SYNC/enable_pulse_gen_reg_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.681   */8.941         */0.482         U0_Register_File/\regfile_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.679   */8.943         */0.481         U0_Register_File/\regfile_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.767   */8.950         */0.396         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.682   */8.953         */0.480         U0_Register_File/\regfile_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.767   */8.953         */0.396         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.743   */8.953         */0.401         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.715   */8.954         */0.402         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.714   */8.954         */0.402         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.768   */8.954         */0.396         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	10.742   */8.956         */0.402         U1_RST_SYN/\rst_shift_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.767   */8.957         */0.396         U0_DATA_SYNC/\sync_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.716   */8.961         */0.401         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.716   */8.963         */0.401         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.716   */8.967         */0.400         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	10.756   */8.968         */0.397         U0_RST_SYN/\rst_shift_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.768   */8.983         */0.395         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	9.549    */8.983         */0.514         U0_ALU/\ALU_OUT_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.763   */9.014         */0.398         U0_DATA_SYNC/\sync_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.612   */9.064         */0.503         U0_TOP_TX/mux/TX_OUT_mux_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	9.654    */9.065         */0.409         U0_ALU/\ALU_OUT_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.638   */9.076         */0.506         U1_RST_SYN/\rst_shift_reg_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	9.658    */9.088         */0.405         U0_ALU/\ALU_OUT_reg[2] /SI    1
RX_CLOCK(R)->RX_CLOCK(R)	217.689  214.865/*       54.253/*        framing_error    1
RX_CLOCK(R)->RX_CLOCK(R)	217.689  215.574/*       54.253/*        parity_error    1
TX_CLOCK(R)->TX_CLOCK(R)	6945.084 6942.299/*      1736.110/*      UART_TX_O    1
