
*** Running vivado
    with args -log TestAdder_v1_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source TestAdder_v1_0.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source TestAdder_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/TestAdder_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/DigilentIP/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top TestAdder_v1_0 -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.473 ; gain = 0.000 ; free physical = 2531 ; free virtual = 10992
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.473 ; gain = 0.000 ; free physical = 2436 ; free virtual = 10897
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2578.398 ; gain = 63.926 ; free physical = 2414 ; free virtual = 10875

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ab095f5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2683.211 ; gain = 104.812 ; free physical = 2021 ; free virtual = 10504

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ab095f5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2861.180 ; gain = 0.000 ; free physical = 1817 ; free virtual = 10298
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ab095f5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2861.180 ; gain = 0.000 ; free physical = 1817 ; free virtual = 10298
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ab095f5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2861.180 ; gain = 0.000 ; free physical = 1817 ; free virtual = 10298
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ab095f5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2861.180 ; gain = 0.000 ; free physical = 1817 ; free virtual = 10298
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ab095f5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2861.180 ; gain = 0.000 ; free physical = 1817 ; free virtual = 10298
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ab095f5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2861.180 ; gain = 0.000 ; free physical = 1817 ; free virtual = 10298
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.180 ; gain = 0.000 ; free physical = 1817 ; free virtual = 10298
Ending Logic Optimization Task | Checksum: 1ab095f5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2861.180 ; gain = 0.000 ; free physical = 1817 ; free virtual = 10298

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ab095f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2861.180 ; gain = 0.000 ; free physical = 1817 ; free virtual = 10298

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ab095f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.180 ; gain = 0.000 ; free physical = 1817 ; free virtual = 10298

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.180 ; gain = 0.000 ; free physical = 1817 ; free virtual = 10298
Ending Netlist Obfuscation Task | Checksum: 1ab095f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.180 ; gain = 0.000 ; free physical = 1817 ; free virtual = 10298
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2861.180 ; gain = 346.707 ; free physical = 1817 ; free virtual = 10298
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/edit_TestAdder_v1_0.runs/impl_1/TestAdder_v1_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TestAdder_v1_0_drc_opted.rpt -pb TestAdder_v1_0_drc_opted.pb -rpx TestAdder_v1_0_drc_opted.rpx
Command: report_drc -file TestAdder_v1_0_drc_opted.rpt -pb TestAdder_v1_0_drc_opted.pb -rpx TestAdder_v1_0_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/edit_TestAdder_v1_0.runs/impl_1/TestAdder_v1_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.176 ; gain = 0.000 ; free physical = 1734 ; free virtual = 10222
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0b575666

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3108.176 ; gain = 0.000 ; free physical = 1734 ; free virtual = 10222
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.176 ; gain = 0.000 ; free physical = 1734 ; free virtual = 10222

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1351c1c1c

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3108.176 ; gain = 0.000 ; free physical = 1758 ; free virtual = 10250

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1900cd649

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3108.176 ; gain = 0.000 ; free physical = 1758 ; free virtual = 10251

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1900cd649

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3108.176 ; gain = 0.000 ; free physical = 1758 ; free virtual = 10251
Phase 1 Placer Initialization | Checksum: 1900cd649

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3108.176 ; gain = 0.000 ; free physical = 1758 ; free virtual = 10251

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1900cd649

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3108.176 ; gain = 0.000 ; free physical = 1757 ; free virtual = 10249

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1900cd649

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3108.176 ; gain = 0.000 ; free physical = 1757 ; free virtual = 10249

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1900cd649

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3108.176 ; gain = 0.000 ; free physical = 1757 ; free virtual = 10249

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 179db7dd2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3116.180 ; gain = 8.004 ; free physical = 1714 ; free virtual = 10208
Phase 2 Global Placement | Checksum: 179db7dd2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3116.180 ; gain = 8.004 ; free physical = 1714 ; free virtual = 10208

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 179db7dd2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3116.180 ; gain = 8.004 ; free physical = 1715 ; free virtual = 10209

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ef7a25d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3116.180 ; gain = 8.004 ; free physical = 1714 ; free virtual = 10207

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16d35a998

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3116.180 ; gain = 8.004 ; free physical = 1713 ; free virtual = 10207

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16d35a998

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3116.180 ; gain = 8.004 ; free physical = 1713 ; free virtual = 10207

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19721c85f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3116.180 ; gain = 8.004 ; free physical = 1704 ; free virtual = 10199

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19721c85f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3116.180 ; gain = 8.004 ; free physical = 1704 ; free virtual = 10199

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19721c85f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3116.180 ; gain = 8.004 ; free physical = 1704 ; free virtual = 10199
Phase 3 Detail Placement | Checksum: 19721c85f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3116.180 ; gain = 8.004 ; free physical = 1704 ; free virtual = 10199

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 19721c85f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3116.180 ; gain = 8.004 ; free physical = 1704 ; free virtual = 10199

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19721c85f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3116.180 ; gain = 8.004 ; free physical = 1705 ; free virtual = 10199

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19721c85f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3116.180 ; gain = 8.004 ; free physical = 1705 ; free virtual = 10199
Phase 4.3 Placer Reporting | Checksum: 19721c85f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3116.180 ; gain = 8.004 ; free physical = 1705 ; free virtual = 10199

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3116.180 ; gain = 0.000 ; free physical = 1705 ; free virtual = 10199

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3116.180 ; gain = 8.004 ; free physical = 1705 ; free virtual = 10199
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 114487b41

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3116.180 ; gain = 8.004 ; free physical = 1705 ; free virtual = 10199
Ending Placer Task | Checksum: 3bf40b8b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3116.180 ; gain = 8.004 ; free physical = 1705 ; free virtual = 10199
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3116.180 ; gain = 0.000 ; free physical = 1724 ; free virtual = 10220
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/edit_TestAdder_v1_0.runs/impl_1/TestAdder_v1_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file TestAdder_v1_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3116.180 ; gain = 0.000 ; free physical = 1694 ; free virtual = 10191
INFO: [runtcl-4] Executing : report_utilization -file TestAdder_v1_0_utilization_placed.rpt -pb TestAdder_v1_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TestAdder_v1_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3116.180 ; gain = 0.000 ; free physical = 1688 ; free virtual = 10185
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3116.180 ; gain = 0.000 ; free physical = 1648 ; free virtual = 10146
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/edit_TestAdder_v1_0.runs/impl_1/TestAdder_v1_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 309cb525 ConstDB: 0 ShapeSum: b575666 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bd728f7f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3116.180 ; gain = 0.000 ; free physical = 1511 ; free virtual = 10005
Post Restoration Checksum: NetGraph: 85ea2034 NumContArr: 37886f4b Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: bd728f7f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3134.863 ; gain = 18.684 ; free physical = 1476 ; free virtual = 9971

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: bd728f7f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3134.863 ; gain = 18.684 ; free physical = 1476 ; free virtual = 9970
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 93d64d67

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3148.746 ; gain = 32.566 ; free physical = 1452 ; free virtual = 9947

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 166
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 166
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 93d64d67

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.152 ; gain = 40.973 ; free physical = 1450 ; free virtual = 9945
Phase 3 Initial Routing | Checksum: 141d7e9bf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.152 ; gain = 40.973 ; free physical = 1448 ; free virtual = 9943

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 127b46944

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.152 ; gain = 40.973 ; free physical = 1446 ; free virtual = 9941
Phase 4 Rip-up And Reroute | Checksum: 127b46944

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.152 ; gain = 40.973 ; free physical = 1446 ; free virtual = 9941

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 127b46944

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.152 ; gain = 40.973 ; free physical = 1446 ; free virtual = 9941

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 127b46944

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.152 ; gain = 40.973 ; free physical = 1446 ; free virtual = 9941
Phase 6 Post Hold Fix | Checksum: 127b46944

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.152 ; gain = 40.973 ; free physical = 1446 ; free virtual = 9941

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.123589 %
  Global Horizontal Routing Utilization  = 0.0513016 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 127b46944

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.152 ; gain = 40.973 ; free physical = 1446 ; free virtual = 9940

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 127b46944

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3157.152 ; gain = 40.973 ; free physical = 1444 ; free virtual = 9938

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 175ce5c53

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3189.168 ; gain = 72.988 ; free physical = 1442 ; free virtual = 9937
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3189.168 ; gain = 72.988 ; free physical = 1480 ; free virtual = 9975

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3189.168 ; gain = 72.988 ; free physical = 1480 ; free virtual = 9975
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3189.168 ; gain = 0.000 ; free physical = 1479 ; free virtual = 9975
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/edit_TestAdder_v1_0.runs/impl_1/TestAdder_v1_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TestAdder_v1_0_drc_routed.rpt -pb TestAdder_v1_0_drc_routed.pb -rpx TestAdder_v1_0_drc_routed.rpx
Command: report_drc -file TestAdder_v1_0_drc_routed.rpt -pb TestAdder_v1_0_drc_routed.pb -rpx TestAdder_v1_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/edit_TestAdder_v1_0.runs/impl_1/TestAdder_v1_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TestAdder_v1_0_methodology_drc_routed.rpt -pb TestAdder_v1_0_methodology_drc_routed.pb -rpx TestAdder_v1_0_methodology_drc_routed.rpx
Command: report_methodology -file TestAdder_v1_0_methodology_drc_routed.rpt -pb TestAdder_v1_0_methodology_drc_routed.pb -rpx TestAdder_v1_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/edit_TestAdder_v1_0.runs/impl_1/TestAdder_v1_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TestAdder_v1_0_power_routed.rpt -pb TestAdder_v1_0_power_summary_routed.pb -rpx TestAdder_v1_0_power_routed.rpx
Command: report_power -file TestAdder_v1_0_power_routed.rpt -pb TestAdder_v1_0_power_summary_routed.pb -rpx TestAdder_v1_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TestAdder_v1_0_route_status.rpt -pb TestAdder_v1_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TestAdder_v1_0_timing_summary_routed.rpt -pb TestAdder_v1_0_timing_summary_routed.pb -rpx TestAdder_v1_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file TestAdder_v1_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TestAdder_v1_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TestAdder_v1_0_bus_skew_routed.rpt -pb TestAdder_v1_0_bus_skew_routed.pb -rpx TestAdder_v1_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Nov 12 22:10:54 2021...
