

================================================================
== Vitis HLS Report for 'KBEST_Pipeline_VITIS_LOOP_420_10'
================================================================
* Date:           Wed May 25 23:55:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  1.354 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.300 us|  0.300 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_420_10  |        8|        8|         2|          1|          1|     8|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_r, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_14 = load i4 %i" [src/QRD.cpp:421]   --->   Operation 9 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.72ns)   --->   "%icmp_ln420 = icmp_eq  i4 %i_14, i4 8" [src/QRD.cpp:420]   --->   Operation 11 'icmp' 'icmp_ln420' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.79ns)   --->   "%add_ln420 = add i4 %i_14, i4 1" [src/QRD.cpp:420]   --->   Operation 13 'add' 'add_ln420' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln420 = br i1 %icmp_ln420, void %.split, void %.exitStub" [src/QRD.cpp:420]   --->   Operation 14 'br' 'br_ln420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.35ns)   --->   "%xor_ln421 = xor i4 %i_14, i4 8" [src/QRD.cpp:421]   --->   Operation 15 'xor' 'xor_ln421' <Predicate = (!icmp_ln420)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln421_1 = zext i4 %xor_ln421" [src/QRD.cpp:421]   --->   Operation 16 'zext' 'zext_ln421_1' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%survival_path_addr = getelementptr i32 %survival_path, i64 0, i64 %zext_ln421_1" [src/QRD.cpp:421]   --->   Operation 17 'getelementptr' 'survival_path_addr' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.67ns)   --->   "%tmp = load i4 %survival_path_addr" [src/QRD.cpp:421]   --->   Operation 18 'load' 'tmp' <Predicate = (!icmp_ln420)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln421 = trunc i4 %i_14" [src/QRD.cpp:421]   --->   Operation 19 'trunc' 'trunc_ln421' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln420 = store i4 %add_ln420, i4 %i" [src/QRD.cpp:420]   --->   Operation 20 'store' 'store_ln420' <Predicate = (!icmp_ln420)> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln420)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln336 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/QRD.cpp:336]   --->   Operation 21 'specloopname' 'specloopname_ln336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (0.67ns)   --->   "%tmp = load i4 %survival_path_addr" [src/QRD.cpp:421]   --->   Operation 22 'load' 'tmp' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln740 = trunc i32 %tmp"   --->   Operation 23 'trunc' 'trunc_ln740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln740, i8 0"   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln421 = zext i3 %trunc_ln421" [src/QRD.cpp:421]   --->   Operation 25 'zext' 'zext_ln421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i16 %out_r, i64 0, i64 %zext_ln421" [src/QRD.cpp:421]   --->   Operation 26 'getelementptr' 'out_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.67ns)   --->   "%store_ln421 = store i16 %shl_ln, i3 %out_r_addr" [src/QRD.cpp:421]   --->   Operation 27 'store' 'store_ln421' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', src/QRD.cpp:421) on local variable 'i' [8]  (0 ns)
	'add' operation ('add_ln420', src/QRD.cpp:420) [12]  (0.797 ns)
	'store' operation ('store_ln420', src/QRD.cpp:420) of variable 'add_ln420', src/QRD.cpp:420 on local variable 'i' [26]  (0.427 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'load' operation ('v', src/QRD.cpp:421) on array 'survival_path' [19]  (0.677 ns)
	'store' operation ('store_ln421', src/QRD.cpp:421) of variable 'shl_ln' on array 'out_r' [25]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
