vcs -full64 +vcs+lic+wait -sverilog -R -l vcs.log \
-override_timescale=1ps/1ps             \
+incdir+../../rtl/include               \
../../rtl/verilog/*.v                   \
../../testbench/xge_mac_interface.sv    \
../../testbench/testbench.sv            \
testcase.sv                             \
+ntb_random_seed_automatic              \
-cm line+cond+branch+fsm+tgl            \
-cm path -lca                           \
-cm_log ./coverage.log                  \
-cm_dir ./COVERAGE
