// Seed: 1592562019
`timescale 1 ps / 1ps
module module_0 ();
  always @(negedge id_0) id_0 <= !(id_0) == 1;
  reg id_2;
  always @(negedge 1) id_2 <= 1;
endmodule
