verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/processing_element.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder_col.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/config_regs.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/noc_v2.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_row.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/noc.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac_v2.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/A_buff_tb.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/PE_wrapper_tb.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/noc_v2_tb.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_row_tb.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_tb.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_tb.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/mac_tb.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/adder_col_tb.v"
verilog xil_defaultlib  "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_v2_tb.v"
verilog xil_defaultlib "C:/Xilinx/Vivado/2024.2/data/verilog/src/glbl.v"
nosort
