

================================================================
== Vitis HLS Report for 'circular_shift_reg_Pipeline_WRITE'
================================================================
* Date:           Sun Jun  9 05:13:08 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m1
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.214 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE   |        9|        9|         2|          1|          1|     9|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx_V = alloca i32 1"   --->   Operation 5 'alloca' 'idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %regs_mem_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dout, void @empty_4, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln70_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %add_ln70"   --->   Operation 8 'read' 'add_ln70_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %idx_V"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%idx_V_1 = load i4 %idx_V" [../src/shift_reg.cpp:15]   --->   Operation 11 'load' 'idx_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.72ns)   --->   "%icmp_ln15 = icmp_eq  i4 %idx_V_1, i4 9" [../src/shift_reg.cpp:15]   --->   Operation 12 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.79ns)   --->   "%i = add i4 %idx_V_1, i4 1" [../src/shift_reg.cpp:15]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit.split, void %.exitStub" [../src/shift_reg.cpp:15]   --->   Operation 15 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %idx_V_1"   --->   Operation 16 'zext' 'zext_ln70' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.78ns)   --->   "%sub_ln70 = sub i5 %add_ln70_read, i5 %zext_ln70"   --->   Operation 17 'sub' 'sub_ln70' <Predicate = (!icmp_ln15)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln1072 = trunc i5 %sub_ln70"   --->   Operation 18 'trunc' 'trunc_ln1072' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %sub_ln70, i32 4"   --->   Operation 19 'bitselect' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%add_ln70_1 = add i4 %trunc_ln1072, i4 9"   --->   Operation 20 'add' 'add_ln70_1' <Predicate = (!icmp_ln15)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.39ns)   --->   "%select_ln43 = select i1 %tmp, i4 %add_ln70_1, i4 %trunc_ln1072" [../src/./circular_shift.h:43]   --->   Operation 21 'select' 'select_ln43' <Predicate = (!icmp_ln15)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i4 %select_ln43"   --->   Operation 22 'zext' 'zext_ln587' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%regs_mem_V_addr = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587" [../src/./circular_shift.h:44]   --->   Operation 23 'getelementptr' 'regs_mem_V_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%regs_mem_V_load = load i4 %regs_mem_V_addr" [../src/./circular_shift.h:44]   --->   Operation 24 'load' 'regs_mem_V_load' <Predicate = (!icmp_ln15)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln15 = store i4 %i, i4 %idx_V" [../src/shift_reg.cpp:15]   --->   Operation 25 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i4 %idx_V_1" [../src/shift_reg.cpp:15]   --->   Operation 26 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 27 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 28 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%regs_mem_V_load = load i4 %regs_mem_V_addr" [../src/./circular_shift.h:44]   --->   Operation 29 'load' 'regs_mem_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%dout_addr = getelementptr i8 %dout, i64 0, i64 %zext_ln15" [../src/shift_reg.cpp:18]   --->   Operation 30 'getelementptr' 'dout_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.67ns)   --->   "%store_ln18 = store i8 %regs_mem_V_load, i4 %dout_addr" [../src/shift_reg.cpp:18]   --->   Operation 31 'store' 'store_ln18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.21ns
The critical path consists of the following:
	'alloca' operation ('idx.V') [4]  (0 ns)
	'load' operation ('val', ../src/shift_reg.cpp:15) on local variable 'idx.V' [11]  (0 ns)
	'sub' operation ('sub_ln70') [21]  (0.789 ns)
	'add' operation ('add_ln70_1') [24]  (0.797 ns)
	'select' operation ('select_ln43', ../src/./circular_shift.h:43) [25]  (0.391 ns)
	'getelementptr' operation ('regs_mem_V_addr', ../src/./circular_shift.h:44) [27]  (0 ns)
	'load' operation ('regs_mem_V_load', ../src/./circular_shift.h:44) on array 'regs_mem_V' [28]  (1.24 ns)

 <State 2>: 1.91ns
The critical path consists of the following:
	'load' operation ('regs_mem_V_load', ../src/./circular_shift.h:44) on array 'regs_mem_V' [28]  (1.24 ns)
	'store' operation ('store_ln18', ../src/shift_reg.cpp:18) of variable 'regs_mem_V_load', ../src/./circular_shift.h:44 on array 'dout' [30]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
