tst r0, r1 
mvnne r2, r1 
and r0, r0, r2, asr #2 
mvn r3, r0 
mov r2, r3 
asr r2, r2, #12 
