$date
	Mon Jan 13 12:44:55 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module multiplexer2_tb $end
$var wire 1 ! out $end
$var reg 1 " cntrl $end
$var reg 1 # in1 $end
$var reg 1 $ in2 $end
$scope module uut $end
$var wire 1 " cntrl $end
$var wire 1 # in1 $end
$var wire 1 $ in2 $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1!
1#
#2
0!
1$
0#
#3
1!
1#
#4
0!
0$
0#
#5
1"
#6
1#
#7
1!
1$
0#
#8
1#
#9
0!
0$
0#
#10
