// Seed: 986910024
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(id_1 or posedge 1'b0) id_4 = id_6 == id_5;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output wor id_2,
    input supply0 id_3,
    output wor id_4,
    output wire id_5,
    input supply0 id_6,
    output wor id_7,
    input supply1 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
