0.6
2017.4
Dec 15 2017
21:07:18
D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/ip/inst_ram/sim/inst_ram.v,1700574125,verilog,,D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMem.v,,inst_ram,,,../../../../GenshinKitchen.srcs/sources_1/new,,,,,
D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v,1701531900,verilog,,,,DemoTop,,,../../../../GenshinKitchen.srcs/sources_1/new,,,,,
D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMem.v,1700574125,verilog,,D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v,,ScriptMem,,,../../../../GenshinKitchen.srcs/sources_1/new,,,,,
D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v,1701530399,verilog,,D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v,,UART;UARTReceiver;UARTTransmitter,,,../../../../GenshinKitchen.srcs/sources_1/new,,,,,
