### Hi there, I'm Danh Le ğŸ‘‹ğŸ‘‹ğŸ‘‹

Computer Engineering @ UIT | Building digital hardware with Verilog & FPGAs. Semiconductor & Computer Architecture Enthusiast.
  
## ğŸ“« Connect with me:

[![Linkedin](https://i.stack.imgur.com/gVE0j.png) LinkedIn](https://www.linkedin.com/in/danhlent/)
&nbsp;
[![GitHub](https://i.stack.imgur.com/tskMh.png) GitHub](https://github.com/DanhLent)
&nbsp;
[![Youtube](https://raw.githubusercontent.com/vietnh1009/introduction/main/Youtube.png) Youtube](https://www.youtube.com/@danh2823)

### ğŸš€ My Pinned Projects

<a href="https://github.com/DanhLent/RISC-V-CPU-Core">
  <img align="center" src="https://github-readme-stats.anuraghazra1.vercel.app/api/pin/?username=DanhLent&repo=RISC-V-CPU-Core&theme=tokyonight" />
</a>
<a href="https://github.com/DanhLent/STM32-Neopixel-Audio">
  <img align="center" src="https://github-readme-stats.anuraghazra1.vercel.app/api/pin/?username=DanhLent&repo=STM32-Neopixel-Audio&theme=synthwave" />
</a>

