// Seed: 1641012017
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3#((-1) == id_4),
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_21;
  wire id_22;
  wire id_23;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_20,
      id_12,
      id_9
  );
  assign modCall_1.id_2 = 0;
  always id_2 <= id_10 == -1'b0 + 1;
  parameter id_24 = -1;
  parameter id_25 = id_12 - -1;
  assign id_6 = 1'h0;
endmodule
