#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Tue Apr  5 20:12:23 2022
# Process ID: 8288
# Current directory: F:/FPGA/e32e
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40188 F:\FPGA\e32e\e32e.xpr
# Log file: F:/FPGA/e32e/vivado.log
# Journal file: F:/FPGA/e32e\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA/e32e/e32e.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'F:/FPGA/e32e/e32e.board'.
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'F:/FPGA/e32e/e32e.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'F:/FPGA/e32e/e32e.ip_user_files'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'ddr3clk_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'mig_7series_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'centralclockgen_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'audiofifo_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'videoclockgen_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'uartinfifo_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'spimasterinfifo_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'uartoutfifo_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'spimasteroutfifo_synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1582.086 ; gain = 299.590
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'framebuffer'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ps2infifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'a4mailboxram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'a4bram64k'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_interconnect_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_interconnect_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'multDSP'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cachemem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fp_le'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fp_lt'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fp_eq'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fp_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fp_f2i'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fp_ui2f'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fp_i2f'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fp_div'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fp_mul'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fp_sub'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fp_add'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fp_msub'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fp_madd'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ddr3clk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ddr3clk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'centralclockgen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'centralclockgen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audiofifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'videoclockgen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'videoclockgen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'uartinfifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'spimasterinfifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'uartoutfifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'spimasteroutfifo'...
[Tue Apr  5 20:13:51 2022] Launched ddr3clk_synth_1, mig_7series_0_synth_1, centralclockgen_synth_1, audiofifo_synth_1, videoclockgen_synth_1, uartinfifo_synth_1, spimasterinfifo_synth_1, uartoutfifo_synth_1, spimasteroutfifo_synth_1, synth_1...
Run output will be captured here:
ddr3clk_synth_1: F:/FPGA/e32e/e32e.runs/ddr3clk_synth_1/runme.log
mig_7series_0_synth_1: F:/FPGA/e32e/e32e.runs/mig_7series_0_synth_1/runme.log
centralclockgen_synth_1: F:/FPGA/e32e/e32e.runs/centralclockgen_synth_1/runme.log
audiofifo_synth_1: F:/FPGA/e32e/e32e.runs/audiofifo_synth_1/runme.log
videoclockgen_synth_1: F:/FPGA/e32e/e32e.runs/videoclockgen_synth_1/runme.log
uartinfifo_synth_1: F:/FPGA/e32e/e32e.runs/uartinfifo_synth_1/runme.log
spimasterinfifo_synth_1: F:/FPGA/e32e/e32e.runs/spimasterinfifo_synth_1/runme.log
uartoutfifo_synth_1: F:/FPGA/e32e/e32e.runs/uartoutfifo_synth_1/runme.log
spimasteroutfifo_synth_1: F:/FPGA/e32e/e32e.runs/spimasteroutfifo_synth_1/runme.log
synth_1: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Tue Apr  5 20:13:52 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1862.496 ; gain = 173.695
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Apr  5 20:34:11 2022] Launched synth_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/synth_1/runme.log
[Tue Apr  5 20:34:11 2022] Launched impl_1...
Run output will be captured here: F:/FPGA/e32e/e32e.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1.1
  **** Build date : Jul 28 2021 at 13:43:50
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-10:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1940.324 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276B3E248B
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a200t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl256sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {F:/FPGA/e32e/e32e.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.FILES [list "F:/FPGA/e32e/e32e.runs/impl_1/tophat.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a200t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a200t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a200t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a200t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 19   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:02 ; elapsed = 00:01:52 . Memory (MB): peak = 3770.719 ; gain = 45.070
endgroup
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  5 21:24:32 2022...
