// Seed: 2171228073
module module_0 (
    output wire  id_0,
    output tri0  id_1,
    input  uwire id_2,
    input  uwire id_3,
    input  wor   id_4,
    output tri   id_5
);
  logic id_7 = id_4;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input uwire id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri id_9,
    output supply0 id_10,
    input tri id_11,
    input wor id_12,
    output wire id_13,
    input tri id_14
    , id_19,
    input tri1 id_15,
    output tri1 id_16,
    input supply0 id_17
);
  localparam id_20 = 1;
  localparam id_21 = 1;
  module_0 modCall_1 (
      id_16,
      id_13,
      id_7,
      id_8,
      id_3,
      id_10
  );
  assign modCall_1.id_5 = 0;
  assign id_13 = id_3;
endmodule
