INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/masao/Desktop/Assignment_1/Assignment_1.sim/sim_1/impl/func/xsim/cpu_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_0
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/masao/Desktop/Assignment_1/Assignment_1.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/masao/Desktop/ICS2/ICS-Spring20-Fudan-master/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
