stepsize 50
ana Vdd Gnd reset phi1 phi2 d out
w   Vdd Gnd reset phi1 phi2 d out
clock phi1	1 0 0 0
clock phi2	0 0 1 0
h Vdd
l Gnd
l reset
c
l d
c
h d
c

