{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517728921628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517728921629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  4 13:22:01 2018 " "Processing started: Sun Feb  4 13:22:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517728921629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517728921629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test0 -c test0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test0 -c test0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517728921629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517728921905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517728921906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test0 " "Found entity 1: test0" {  } { { "test0.bdf" "" { Schematic "/home/gene/WORK/test1-DVI/test0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517728939763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/gene/WORK/test1-DVI/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517728939767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HDMI_test.v 1 1 " "Found 1 design units, including 1 entities, in source file HDMI_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_test " "Found entity 1: HDMI_test" {  } { { "HDMI_test.v" "" { Text "/home/gene/WORK/test1-DVI/HDMI_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517728939770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TMDS_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file TMDS_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 TMDS_encoder " "Found entity 1: TMDS_encoder" {  } { { "TMDS_encoder.v" "" { Text "/home/gene/WORK/test1-DVI/TMDS_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517728939771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "/home/gene/WORK/test1-DVI/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517728939772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit.v 2 2 " "Found 2 design units, including 2 entities, in source file bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit7 " "Found entity 1: bit7" {  } { { "bit.v" "" { Text "/home/gene/WORK/test1-DVI/bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939773 ""} { "Info" "ISGN_ENTITY_NAME" "2 bit0 " "Found entity 2: bit0" {  } { { "bit.v" "" { Text "/home/gene/WORK/test1-DVI/bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517728939773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DVI_frame.v 1 1 " "Found 1 design units, including 1 entities, in source file DVI_frame.v" { { "Info" "ISGN_ENTITY_NAME" "1 DVI_frame " "Found entity 1: DVI_frame" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_frame.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517728939774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DVI_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file DVI_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DVI_rgb " "Found entity 1: DVI_rgb" {  } { { "DVI_rgb.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_rgb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517728939775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DVI_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file DVI_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 DVI_encoder " "Found entity 1: DVI_encoder" {  } { { "DVI_encoder.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517728939776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIGNS.v 16 16 " "Found 16 design units, including 16 entities, in source file SIGNS.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_0 " "Found entity 1: sign_0" {  } { { "SIGNS.v" "" { Text "/home/gene/WORK/test1-DVI/SIGNS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939778 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_1 " "Found entity 2: sign_1" {  } { { "SIGNS.v" "" { Text "/home/gene/WORK/test1-DVI/SIGNS.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939778 ""} { "Info" "ISGN_ENTITY_NAME" "3 sign_2 " "Found entity 3: sign_2" {  } { { "SIGNS.v" "" { Text "/home/gene/WORK/test1-DVI/SIGNS.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939778 ""} { "Info" "ISGN_ENTITY_NAME" "4 sign_3 " "Found entity 4: sign_3" {  } { { "SIGNS.v" "" { Text "/home/gene/WORK/test1-DVI/SIGNS.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939778 ""} { "Info" "ISGN_ENTITY_NAME" "5 sign_4 " "Found entity 5: sign_4" {  } { { "SIGNS.v" "" { Text "/home/gene/WORK/test1-DVI/SIGNS.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939778 ""} { "Info" "ISGN_ENTITY_NAME" "6 sign_5 " "Found entity 6: sign_5" {  } { { "SIGNS.v" "" { Text "/home/gene/WORK/test1-DVI/SIGNS.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939778 ""} { "Info" "ISGN_ENTITY_NAME" "7 sign_6 " "Found entity 7: sign_6" {  } { { "SIGNS.v" "" { Text "/home/gene/WORK/test1-DVI/SIGNS.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939778 ""} { "Info" "ISGN_ENTITY_NAME" "8 sign_7 " "Found entity 8: sign_7" {  } { { "SIGNS.v" "" { Text "/home/gene/WORK/test1-DVI/SIGNS.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939778 ""} { "Info" "ISGN_ENTITY_NAME" "9 sign_8 " "Found entity 9: sign_8" {  } { { "SIGNS.v" "" { Text "/home/gene/WORK/test1-DVI/SIGNS.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939778 ""} { "Info" "ISGN_ENTITY_NAME" "10 sign_9 " "Found entity 10: sign_9" {  } { { "SIGNS.v" "" { Text "/home/gene/WORK/test1-DVI/SIGNS.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939778 ""} { "Info" "ISGN_ENTITY_NAME" "11 sign_A " "Found entity 11: sign_A" {  } { { "SIGNS.v" "" { Text "/home/gene/WORK/test1-DVI/SIGNS.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939778 ""} { "Info" "ISGN_ENTITY_NAME" "12 sign_B " "Found entity 12: sign_B" {  } { { "SIGNS.v" "" { Text "/home/gene/WORK/test1-DVI/SIGNS.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939778 ""} { "Info" "ISGN_ENTITY_NAME" "13 sign_C " "Found entity 13: sign_C" {  } { { "SIGNS.v" "" { Text "/home/gene/WORK/test1-DVI/SIGNS.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939778 ""} { "Info" "ISGN_ENTITY_NAME" "14 sign_D " "Found entity 14: sign_D" {  } { { "SIGNS.v" "" { Text "/home/gene/WORK/test1-DVI/SIGNS.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939778 ""} { "Info" "ISGN_ENTITY_NAME" "15 sign_E " "Found entity 15: sign_E" {  } { { "SIGNS.v" "" { Text "/home/gene/WORK/test1-DVI/SIGNS.v" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939778 ""} { "Info" "ISGN_ENTITY_NAME" "16 sign_F " "Found entity 16: sign_F" {  } { { "SIGNS.v" "" { Text "/home/gene/WORK/test1-DVI/SIGNS.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517728939778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIGN_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SIGN_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIGN_generator " "Found entity 1: SIGN_generator" {  } { { "SIGN_generator.bdf" "" { Schematic "/home/gene/WORK/test1-DVI/SIGN_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728939779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517728939779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test0 " "Elaborating entity \"test0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517728939851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DVI_frame DVI_frame:inst " "Elaborating entity \"DVI_frame\" for hierarchy \"DVI_frame:inst\"" {  } { { "test0.bdf" "inst" { Schematic "/home/gene/WORK/test1-DVI/test0.bdf" { { 584 112 280 760 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728939856 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DVI_frame.v(17) " "Verilog HDL assignment warning at DVI_frame.v(17): truncated value with size 32 to match size of target (3)" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_frame.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728939859 "|test0|DVI_frame:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DVI_frame.v(54) " "Verilog HDL assignment warning at DVI_frame.v(54): truncated value with size 32 to match size of target (11)" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_frame.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728939859 "|test0|DVI_frame:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DVI_frame.v(56) " "Verilog HDL assignment warning at DVI_frame.v(56): truncated value with size 32 to match size of target (10)" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_frame.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728939859 "|test0|DVI_frame:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DVI_frame.v(58) " "Verilog HDL assignment warning at DVI_frame.v(58): truncated value with size 32 to match size of target (11)" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_frame.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728939859 "|test0|DVI_frame:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst1 " "Elaborating entity \"pll\" for hierarchy \"pll:inst1\"" {  } { { "test0.bdf" "inst1" { Schematic "/home/gene/WORK/test1-DVI/test0.bdf" { { 56 416 656 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728939873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst1\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "/home/gene/WORK/test1-DVI/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728939993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst1\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "/home/gene/WORK/test1-DVI/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728939995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst1\|altpll:altpll_component " "Instantiated megafunction \"pll:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 7 " "Parameter \"clk1_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517728939996 ""}  } { { "pll.v" "" { Text "/home/gene/WORK/test1-DVI/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517728939996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/gene/WORK/test1-DVI/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517728940060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517728940060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/gene/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst14 " "Elaborating entity \"counter\" for hierarchy \"counter:inst14\"" {  } { { "test0.bdf" "inst14" { Schematic "/home/gene/WORK/test1-DVI/test0.bdf" { { 488 744 896 568 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(8) " "Verilog HDL assignment warning at counter.v(8): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "/home/gene/WORK/test1-DVI/counter.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728940065 "|test0|counter:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit7 bit7:inst12 " "Elaborating entity \"bit7\" for hierarchy \"bit7:inst12\"" {  } { { "test0.bdf" "inst12" { Schematic "/home/gene/WORK/test1-DVI/test0.bdf" { { 392 912 1064 472 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit0 bit0:inst13 " "Elaborating entity \"bit0\" for hierarchy \"bit0:inst13\"" {  } { { "test0.bdf" "inst13" { Schematic "/home/gene/WORK/test1-DVI/test0.bdf" { { 480 552 704 560 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DVI_encoder DVI_encoder:inst7 " "Elaborating entity \"DVI_encoder\" for hierarchy \"DVI_encoder:inst7\"" {  } { { "test0.bdf" "inst7" { Schematic "/home/gene/WORK/test1-DVI/test0.bdf" { { 600 672 856 776 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940070 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TDMS DVI_encoder.v(14) " "Verilog HDL Always Construct warning at DVI_encoder.v(14): inferring latch(es) for variable \"TDMS\", which holds its previous value in one or more paths through the always construct" {  } { { "DVI_encoder.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_encoder.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1517728940071 "|test0|DVI_encoder:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TDMS\[0\] DVI_encoder.v(14) " "Inferred latch for \"TDMS\[0\]\" at DVI_encoder.v(14)" {  } { { "DVI_encoder.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_encoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517728940071 "|test0|DVI_encoder:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TDMS\[1\] DVI_encoder.v(14) " "Inferred latch for \"TDMS\[1\]\" at DVI_encoder.v(14)" {  } { { "DVI_encoder.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_encoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517728940071 "|test0|DVI_encoder:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TDMS\[2\] DVI_encoder.v(14) " "Inferred latch for \"TDMS\[2\]\" at DVI_encoder.v(14)" {  } { { "DVI_encoder.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_encoder.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517728940071 "|test0|DVI_encoder:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DVI_rgb DVI_rgb:inst8 " "Elaborating entity \"DVI_rgb\" for hierarchy \"DVI_rgb:inst8\"" {  } { { "test0.bdf" "inst8" { Schematic "/home/gene/WORK/test1-DVI/test0.bdf" { { 744 416 592 888 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 DVI_rgb.v(14) " "Verilog HDL assignment warning at DVI_rgb.v(14): truncated value with size 8 to match size of target (6)" {  } { { "DVI_rgb.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_rgb.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728940073 "|test0|DVI_rgb:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 DVI_rgb.v(15) " "Verilog HDL assignment warning at DVI_rgb.v(15): truncated value with size 8 to match size of target (6)" {  } { { "DVI_rgb.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_rgb.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728940073 "|test0|DVI_rgb:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 DVI_rgb.v(16) " "Verilog HDL assignment warning at DVI_rgb.v(16): truncated value with size 8 to match size of target (6)" {  } { { "DVI_rgb.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_rgb.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728940073 "|test0|DVI_rgb:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 DVI_rgb.v(22) " "Verilog HDL assignment warning at DVI_rgb.v(22): truncated value with size 8 to match size of target (6)" {  } { { "DVI_rgb.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_rgb.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728940073 "|test0|DVI_rgb:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 DVI_rgb.v(23) " "Verilog HDL assignment warning at DVI_rgb.v(23): truncated value with size 8 to match size of target (6)" {  } { { "DVI_rgb.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_rgb.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728940073 "|test0|DVI_rgb:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 DVI_rgb.v(24) " "Verilog HDL assignment warning at DVI_rgb.v(24): truncated value with size 8 to match size of target (6)" {  } { { "DVI_rgb.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_rgb.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728940073 "|test0|DVI_rgb:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 DVI_rgb.v(31) " "Verilog HDL assignment warning at DVI_rgb.v(31): truncated value with size 8 to match size of target (6)" {  } { { "DVI_rgb.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_rgb.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728940073 "|test0|DVI_rgb:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 6 DVI_rgb.v(32) " "Verilog HDL assignment warning at DVI_rgb.v(32): truncated value with size 11 to match size of target (6)" {  } { { "DVI_rgb.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_rgb.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728940073 "|test0|DVI_rgb:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 DVI_rgb.v(33) " "Verilog HDL assignment warning at DVI_rgb.v(33): truncated value with size 8 to match size of target (6)" {  } { { "DVI_rgb.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_rgb.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728940073 "|test0|DVI_rgb:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 6 DVI_rgb.v(37) " "Verilog HDL assignment warning at DVI_rgb.v(37): truncated value with size 11 to match size of target (6)" {  } { { "DVI_rgb.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_rgb.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728940073 "|test0|DVI_rgb:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 DVI_rgb.v(38) " "Verilog HDL assignment warning at DVI_rgb.v(38): truncated value with size 8 to match size of target (6)" {  } { { "DVI_rgb.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_rgb.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728940073 "|test0|DVI_rgb:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 DVI_rgb.v(39) " "Verilog HDL assignment warning at DVI_rgb.v(39): truncated value with size 8 to match size of target (6)" {  } { { "DVI_rgb.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_rgb.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728940073 "|test0|DVI_rgb:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 6 DVI_rgb.v(44) " "Verilog HDL assignment warning at DVI_rgb.v(44): truncated value with size 11 to match size of target (6)" {  } { { "DVI_rgb.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_rgb.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728940073 "|test0|DVI_rgb:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 6 DVI_rgb.v(45) " "Verilog HDL assignment warning at DVI_rgb.v(45): truncated value with size 11 to match size of target (6)" {  } { { "DVI_rgb.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_rgb.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728940073 "|test0|DVI_rgb:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 6 DVI_rgb.v(46) " "Verilog HDL assignment warning at DVI_rgb.v(46): truncated value with size 11 to match size of target (6)" {  } { { "DVI_rgb.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_rgb.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517728940074 "|test0|DVI_rgb:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGN_generator SIGN_generator:inst18 " "Elaborating entity \"SIGN_generator\" for hierarchy \"SIGN_generator:inst18\"" {  } { { "test0.bdf" "inst18" { Schematic "/home/gene/WORK/test1-DVI/test0.bdf" { { 840 240 384 968 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "161mux SIGN_generator:inst18\|161mux:inst17 " "Elaborating entity \"161mux\" for hierarchy \"SIGN_generator:inst18\|161mux:inst17\"" {  } { { "SIGN_generator.bdf" "inst17" { Schematic "/home/gene/WORK/test1-DVI/SIGN_generator.bdf" { { 144 624 728 512 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SIGN_generator:inst18\|161mux:inst17 " "Elaborated megafunction instantiation \"SIGN_generator:inst18\|161mux:inst17\"" {  } { { "SIGN_generator.bdf" "" { Schematic "/home/gene/WORK/test1-DVI/SIGN_generator.bdf" { { 144 624 728 512 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_0 SIGN_generator:inst18\|sign_0:inst0 " "Elaborating entity \"sign_0\" for hierarchy \"SIGN_generator:inst18\|sign_0:inst0\"" {  } { { "SIGN_generator.bdf" "inst0" { Schematic "/home/gene/WORK/test1-DVI/SIGN_generator.bdf" { { 216 360 496 296 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_3 SIGN_generator:inst18\|sign_3:inst3 " "Elaborating entity \"sign_3\" for hierarchy \"SIGN_generator:inst18\|sign_3:inst3\"" {  } { { "SIGN_generator.bdf" "inst3" { Schematic "/home/gene/WORK/test1-DVI/SIGN_generator.bdf" { { 504 360 496 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_2 SIGN_generator:inst18\|sign_2:inst2 " "Elaborating entity \"sign_2\" for hierarchy \"SIGN_generator:inst18\|sign_2:inst2\"" {  } { { "SIGN_generator.bdf" "inst2" { Schematic "/home/gene/WORK/test1-DVI/SIGN_generator.bdf" { { 408 360 496 488 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_1 SIGN_generator:inst18\|sign_1:inst1 " "Elaborating entity \"sign_1\" for hierarchy \"SIGN_generator:inst18\|sign_1:inst1\"" {  } { { "SIGN_generator.bdf" "inst1" { Schematic "/home/gene/WORK/test1-DVI/SIGN_generator.bdf" { { 312 360 496 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_6 SIGN_generator:inst18\|sign_6:inst6 " "Elaborating entity \"sign_6\" for hierarchy \"SIGN_generator:inst18\|sign_6:inst6\"" {  } { { "SIGN_generator.bdf" "inst6" { Schematic "/home/gene/WORK/test1-DVI/SIGN_generator.bdf" { { 792 360 496 872 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_5 SIGN_generator:inst18\|sign_5:inst5 " "Elaborating entity \"sign_5\" for hierarchy \"SIGN_generator:inst18\|sign_5:inst5\"" {  } { { "SIGN_generator.bdf" "inst5" { Schematic "/home/gene/WORK/test1-DVI/SIGN_generator.bdf" { { 696 360 496 776 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_4 SIGN_generator:inst18\|sign_4:inst4 " "Elaborating entity \"sign_4\" for hierarchy \"SIGN_generator:inst18\|sign_4:inst4\"" {  } { { "SIGN_generator.bdf" "inst4" { Schematic "/home/gene/WORK/test1-DVI/SIGN_generator.bdf" { { 600 360 496 680 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_9 SIGN_generator:inst18\|sign_9:inst9 " "Elaborating entity \"sign_9\" for hierarchy \"SIGN_generator:inst18\|sign_9:inst9\"" {  } { { "SIGN_generator.bdf" "inst9" { Schematic "/home/gene/WORK/test1-DVI/SIGN_generator.bdf" { { 1080 360 496 1160 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_8 SIGN_generator:inst18\|sign_8:inst8 " "Elaborating entity \"sign_8\" for hierarchy \"SIGN_generator:inst18\|sign_8:inst8\"" {  } { { "SIGN_generator.bdf" "inst8" { Schematic "/home/gene/WORK/test1-DVI/SIGN_generator.bdf" { { 984 360 496 1064 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_7 SIGN_generator:inst18\|sign_7:inst7 " "Elaborating entity \"sign_7\" for hierarchy \"SIGN_generator:inst18\|sign_7:inst7\"" {  } { { "SIGN_generator.bdf" "inst7" { Schematic "/home/gene/WORK/test1-DVI/SIGN_generator.bdf" { { 888 360 496 968 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728940092 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "5 " "Ignored 5 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "5 " "Ignored 5 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1517728940363 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1517728940363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DVI_encoder:inst7\|TDMS\[2\] " "Latch DVI_encoder:inst7\|TDMS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DVI_frame:inst\|inPix\[4\] " "Ports D and ENA on the latch are fed by the same signal DVI_frame:inst\|inPix\[4\]" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_frame.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1517728940862 ""}  } { { "DVI_encoder.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_encoder.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1517728940862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DVI_encoder:inst7\|TDMS\[1\] " "Latch DVI_encoder:inst7\|TDMS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DVI_frame:inst\|inPix\[6\] " "Ports D and ENA on the latch are fed by the same signal DVI_frame:inst\|inPix\[6\]" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_frame.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1517728940862 ""}  } { { "DVI_encoder.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_encoder.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1517728940862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DVI_encoder:inst7\|TDMS\[0\] " "Latch DVI_encoder:inst7\|TDMS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DVI_frame:inst\|inPix\[3\] " "Ports D and ENA on the latch are fed by the same signal DVI_frame:inst\|inPix\[3\]" {  } { { "DVI_frame.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_frame.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1517728940862 ""}  } { { "DVI_encoder.v" "" { Text "/home/gene/WORK/test1-DVI/DVI_encoder.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1517728940862 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1517728941544 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1517728942895 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1517728943074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517728943074 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "/home/gene/WORK/test1-DVI/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "/home/gene/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "/home/gene/WORK/test1-DVI/pll.v" 94 0 0 } } { "test0.bdf" "" { Schematic "/home/gene/WORK/test1-DVI/test0.bdf" { { 56 416 656 224 "inst1" "" } } } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1517728943128 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "/home/gene/WORK/test1-DVI/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "/home/gene/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "/home/gene/WORK/test1-DVI/pll.v" 94 0 0 } } { "test0.bdf" "" { Schematic "/home/gene/WORK/test1-DVI/test0.bdf" { { 56 416 656 224 "inst1" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1517728943128 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "235 " "Implemented 235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1517728943158 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1517728943158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "221 " "Implemented 221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1517728943158 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1517728943158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1517728943158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "992 " "Peak virtual memory: 992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517728943171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  4 13:22:23 2018 " "Processing ended: Sun Feb  4 13:22:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517728943171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517728943171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517728943171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517728943171 ""}
