Analysis & Synthesis report for arsc_system
Sun Jan 15 17:39:36 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|phase_reg
 11. State Machine - |arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|state_reg
 12. State Machine - |arsc_system_wrapper|arsc_system:arsc|debouncer:db_unit|state_reg
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1
 19. Source assignments for arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Parameter Settings for User Entity Instance: arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i
 22. Parameter Settings for User Entity Instance: arsc_system:arsc|debouncer:db_unit
 23. Parameter Settings for User Entity Instance: arsc_system:arsc|debouncer:db_unit|dec_bin_counter:counter_unt
 24. Parameter Settings for User Entity Instance: arsc_system:arsc|memory_controller:memory_ctrl_unit
 25. Parameter Settings for User Entity Instance: arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit
 26. Parameter Settings for User Entity Instance: arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram
 27. Parameter Settings for User Entity Instance: arsc_system:arsc|arsc_cpu:cpu_unit
 28. Parameter Settings for User Entity Instance: arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu
 29. Parameter Settings for User Entity Instance: arsc_system:arsc|arsc_cpu:cpu_unit|arsc_alu:alu
 30. Parameter Settings for User Entity Instance: arsc_system:arsc|arsc_cpu:cpu_unit|arsc_bus:bus
 31. Parameter Settings for User Entity Instance: arsc_system:arsc|io_controller:io_ctrl_unit
 32. Parameter Settings for User Entity Instance: arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit
 33. Parameter Settings for User Entity Instance: arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit
 34. Parameter Settings for User Entity Instance: arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram
 35. Parameter Settings for User Entity Instance: arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit
 36. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit"
 39. Port Connectivity Checks: "arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit"
 40. Port Connectivity Checks: "arsc_system:arsc|arsc_cpu:cpu_unit|arsc_bus:bus"
 41. Port Connectivity Checks: "arsc_system:arsc|arsc_cpu:cpu_unit"
 42. Port Connectivity Checks: "arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit"
 43. Port Connectivity Checks: "arsc_system:arsc|debouncer:db_unit|dec_bin_counter:counter_unt"
 44. Port Connectivity Checks: "arsc_system:arsc|debouncer:db_unit"
 45. Port Connectivity Checks: "arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i"
 46. Port Connectivity Checks: "arsc_system:arsc|pll:pll_unit"
 47. Port Connectivity Checks: "arsc_system:arsc"
 48. SignalTap II Logic Analyzer Settings
 49. In-System Memory Content Editor Settings
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Connections to In-System Debugging Instance "auto_signaltap_0"
 53. Analysis & Synthesis Messages
 54. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jan 15 17:39:36 2017       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; arsc_system                                 ;
; Top-level Entity Name           ; arsc_system_wrapper                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1223                                        ;
; Total pins                      ; 68                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,037,632                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
; Option                                                                          ; Setting             ; Default Value      ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7         ;                    ;
; Top-level entity name                                                           ; arsc_system_wrapper ; arsc_system        ;
; Family name                                                                     ; Cyclone V           ; Cyclone V          ;
; Safe State Machine                                                              ; On                  ; Off                ;
; Use smart compilation                                                           ; Off                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                  ; On                 ;
; Enable compact report table                                                     ; Off                 ; Off                ;
; Restructure Multiplexers                                                        ; Auto                ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                 ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                 ; Off                ;
; Preserve fewer node names                                                       ; On                  ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                 ; Off                ;
; Verilog Version                                                                 ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                ; Auto               ;
; Extract Verilog State Machines                                                  ; On                  ; On                 ;
; Extract VHDL State Machines                                                     ; On                  ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                  ; On                 ;
; Parallel Synthesis                                                              ; On                  ; On                 ;
; DSP Block Balancing                                                             ; Auto                ; Auto               ;
; NOT Gate Push-Back                                                              ; On                  ; On                 ;
; Power-Up Don't Care                                                             ; On                  ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                 ; Off                ;
; Remove Duplicate Registers                                                      ; On                  ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                 ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                 ; Off                ;
; Ignore SOFT Buffers                                                             ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                 ; Off                ;
; Optimization Technique                                                          ; Balanced            ; Balanced           ;
; Carry Chain Length                                                              ; 70                  ; 70                 ;
; Auto Carry Chains                                                               ; On                  ; On                 ;
; Auto Open-Drain Pins                                                            ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                 ; Off                ;
; Auto ROM Replacement                                                            ; On                  ; On                 ;
; Auto RAM Replacement                                                            ; On                  ; On                 ;
; Auto DSP Block Replacement                                                      ; On                  ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                  ; On                 ;
; Strict RAM Replacement                                                          ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                               ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                 ; Off                ;
; Auto Resource Sharing                                                           ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                 ; Off                ;
; Timing-Driven Synthesis                                                         ; On                  ; On                 ;
; Report Parameter Settings                                                       ; On                  ; On                 ;
; Report Source Assignments                                                       ; On                  ; On                 ;
; Report Connectivity Checks                                                      ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                 ; Off                ;
; Synchronization Register Chain Length                                           ; 3                   ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation  ; Normal compilation ;
; HDL message level                                                               ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                 ; 100                ;
; Clock MUX Protection                                                            ; On                  ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                 ; Off                ;
; Block Design Naming                                                             ; Auto                ; Auto               ;
; SDC constraint protection                                                       ; Off                 ; Off                ;
; Synthesis Effort                                                                ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                  ; On                 ;
; Synthesis Seed                                                                  ; 1                   ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                  ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                 ; Off                ;
+---------------------------------------------------------------------------------+---------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../../memory_controller/hdl/onchip_main_ram.v                   ; yes             ; User Verilog HDL File                        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/memory_controller/hdl/onchip_main_ram.v                                                         ;             ;
; ../../../arsc_system/hdl/pll.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/pll.v                                                                           ;             ;
; ../../../vga_controller/hdl/one_to_four_decoder.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/one_to_four_decoder.v                                                        ;             ;
; ../../../vga_controller/hdl/color_3b_12b_decoder.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/color_3b_12b_decoder.v                                                       ;             ;
; ../../../arsc_system/hdl/arsc_system_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v                                                           ;             ;
; ../../../vga_controller/hdl/video_ram.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/video_ram.v                                                                  ;             ;
; ../../../vga_controller/hdl/vga_sync.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/vga_sync.v                                                                   ;             ;
; ../../../vga_controller/hdl/vga_controller.v                       ; yes             ; User Verilog HDL File                        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/vga_controller.v                                                             ;             ;
; ../../../arsc_system/hdl/dec_bin_counter.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/dec_bin_counter.v                                                               ;             ;
; ../../../arsc_system/hdl/debouncer.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/debouncer.v                                                                     ;             ;
; ../../../arsc_system/hdl/arsc_system.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system.v                                                                   ;             ;
; ../../../cpu/hdl/arsc_hcu.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/cpu/hdl/arsc_hcu.v                                                                              ;             ;
; ../../../cpu/hdl/arsc_cpu.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/cpu/hdl/arsc_cpu.v                                                                              ;             ;
; ../../../cpu/hdl/arsc_bus.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/cpu/hdl/arsc_bus.v                                                                              ;             ;
; ../../../cpu/hdl/arsc_alu.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/cpu/hdl/arsc_alu.v                                                                              ;             ;
; ../../../arsc_system/hdl/io_controller.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/io_controller.v                                                                 ;             ;
; ../../../memory_controller/hdl/memory_controller.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/memory_controller/hdl/memory_controller.v                                                       ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v                                                                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                 ;             ;
; aglobal160.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                                                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                                                                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                   ;             ;
; db/altsyncram_aen1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/altsyncram_aen1.tdf                                             ;             ;
; db/altsyncram_3vl2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/altsyncram_3vl2.tdf                                             ;             ;
; arsc_main_memory_init.mif                                          ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/arsc_main_memory_init.mif                                          ;             ;
; db/decode_dla.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/decode_dla.tdf                                                  ;             ;
; db/decode_61a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/decode_61a.tdf                                                  ;             ;
; db/mux_chb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/mux_chb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                              ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                 ;             ;
; db/altsyncram_cs82.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/altsyncram_cs82.tdf                                             ;             ;
; video_ram_init.mif                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/video_ram_init.mif                                                 ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                              ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                         ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                            ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                               ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                               ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffeea.inc                                                                                                     ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                  ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                   ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                         ;             ;
; db/altsyncram_6584.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/altsyncram_6584.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                                   ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                 ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                    ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                            ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                                 ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                    ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/muxlut.inc                                                                                                     ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                                                                                                   ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                                                                                                   ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                 ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/declut.inc                                                                                                     ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                                   ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                        ;             ;
; db/cntr_79i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/cntr_79i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                    ; altera_sld  ;
; db/ip/sldad3d677a/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/ip/sldad3d677a/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                               ;             ;
; ../../../sdram_controller/hdl/sdram_control_wrapper.v              ; yes             ; User Verilog HDL File                        ; ../../../sdram_controller/hdl/sdram_control_wrapper.v                                                                                                              ;             ;
; ../../../sdram_controller/hdl/sdram_control.v                      ; yes             ; User Verilog HDL File                        ; ../../../sdram_controller/hdl/sdram_control.v                                                                                                                      ;             ;
; ../../../sdram_controller/hdl/pll.v                                ; yes             ; User Verilog HDL File                        ; ../../../sdram_controller/hdl/pll.v                                                                                                                                ;             ;
; ../../../sdram_controller/hdl/altera_reset_synchronizer.v          ; yes             ; User Verilog HDL File                        ; ../../../sdram_controller/hdl/altera_reset_synchronizer.v                                                                                                          ;             ;
; ../../../sdram_controller/hdl/altera_reset_controller.v            ; yes             ; User Verilog HDL File                        ; ../../../sdram_controller/hdl/altera_reset_controller.v                                                                                                            ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 866                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 1029                     ;
;     -- 7 input functions                    ; 8                        ;
;     -- 6 input functions                    ; 339                      ;
;     -- 5 input functions                    ; 261                      ;
;     -- 4 input functions                    ; 104                      ;
;     -- <=3 input functions                  ; 317                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 1223                     ;
;                                             ;                          ;
; I/O pins                                    ; 68                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 2037632                  ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 2                        ;
;     -- PLLs                                 ; 2                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 745                      ;
; Total fan-out                               ; 18042                    ;
; Average fan-out                             ; 6.64                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |arsc_system_wrapper                                                                                                                    ; 1029 (2)          ; 1223 (0)     ; 2037632           ; 0          ; 68   ; 0            ; |arsc_system_wrapper                                                                                                                                                                                                                                                                                                                                            ; arsc_system_wrapper               ; work         ;
;    |arsc_system:arsc|                                                                                                                   ; 645 (0)           ; 268 (0)      ; 2031616           ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc                                                                                                                                                                                                                                                                                                                           ; arsc_system                       ; work         ;
;       |arsc_cpu:cpu_unit|                                                                                                               ; 366 (30)          ; 139 (130)    ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit                                                                                                                                                                                                                                                                                                         ; arsc_cpu                          ; work         ;
;          |arsc_alu:alu|                                                                                                                 ; 76 (76)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit|arsc_alu:alu                                                                                                                                                                                                                                                                                            ; arsc_alu                          ; work         ;
;          |arsc_bus:bus|                                                                                                                 ; 157 (157)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit|arsc_bus:bus                                                                                                                                                                                                                                                                                            ; arsc_bus                          ; work         ;
;          |arsc_hcu:hcu|                                                                                                                 ; 103 (103)         ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu                                                                                                                                                                                                                                                                                            ; arsc_hcu                          ; work         ;
;       |debouncer:db_unit|                                                                                                               ; 42 (7)            ; 25 (4)       ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|debouncer:db_unit                                                                                                                                                                                                                                                                                                         ; debouncer                         ; work         ;
;          |dec_bin_counter:counter_unt|                                                                                                  ; 35 (35)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|debouncer:db_unit|dec_bin_counter:counter_unt                                                                                                                                                                                                                                                                             ; dec_bin_counter                   ; work         ;
;       |io_controller:io_ctrl_unit|                                                                                                      ; 117 (1)           ; 47 (0)       ; 983040            ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit                                                                                                                                                                                                                                                                                                ; io_controller                     ; work         ;
;          |vga_controller:vga_ctrl_unit|                                                                                                 ; 116 (47)          ; 47 (1)       ; 983040            ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit                                                                                                                                                                                                                                                                   ; vga_controller                    ; work         ;
;             |vga_sync:vga_sync_unit|                                                                                                    ; 61 (61)           ; 40 (40)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit                                                                                                                                                                                                                                            ; vga_sync                          ; work         ;
;             |video_ram:video_ram_unit|                                                                                                  ; 8 (0)             ; 6 (0)        ; 983040            ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit                                                                                                                                                                                                                                          ; video_ram                         ; work         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 8 (0)             ; 6 (0)        ; 983040            ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;                   |altsyncram_cs82:auto_generated|                                                                                      ; 8 (0)             ; 6 (6)        ; 983040            ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated                                                                                                                                                                                 ; altsyncram_cs82                   ; work         ;
;                      |decode_dla:decode2|                                                                                               ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|decode_dla:decode2                                                                                                                                                              ; decode_dla                        ; work         ;
;       |memory_controller:memory_ctrl_unit|                                                                                              ; 120 (0)           ; 57 (0)       ; 1048576           ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit                                                                                                                                                                                                                                                                                        ; memory_controller                 ; work         ;
;          |onchip_main_ram:main_ram_unit|                                                                                                ; 120 (0)           ; 57 (0)       ; 1048576           ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit                                                                                                                                                                                                                                                          ; onchip_main_ram                   ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 120 (0)           ; 57 (0)       ; 1048576           ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_aen1:auto_generated|                                                                                         ; 120 (0)           ; 57 (0)       ; 1048576           ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated                                                                                                                                                                                                 ; altsyncram_aen1                   ; work         ;
;                   |altsyncram_3vl2:altsyncram1|                                                                                         ; 24 (0)            ; 3 (3)        ; 1048576           ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1                                                                                                                                                                     ; altsyncram_3vl2                   ; work         ;
;                      |decode_61a:rden_decode_b|                                                                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_61a:rden_decode_b                                                                                                                                            ; decode_61a                        ; work         ;
;                      |decode_dla:decode4|                                                                                               ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode4                                                                                                                                                  ; decode_dla                        ; work         ;
;                      |decode_dla:decode5|                                                                                               ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode5                                                                                                                                                  ; decode_dla                        ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 96 (80)           ; 54 (45)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 16 (16)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                    ; sld_rom_sr                        ; work         ;
;       |pll:pll_unit|                                                                                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|pll:pll_unit                                                                                                                                                                                                                                                                                                              ; pll                               ; work         ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                      ; altera_pll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 116 (1)           ; 118 (0)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 115 (0)           ; 118 (0)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 115 (0)           ; 118 (0)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 115 (1)           ; 118 (6)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 114 (0)           ; 112 (0)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 114 (80)          ; 112 (84)     ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 266 (2)           ; 837 (94)     ; 6016              ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 264 (0)           ; 743 (0)      ; 6016              ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 264 (67)          ; 743 (262)    ; 6016              ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)             ; 46 (46)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 6016              ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_6584:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 6016              ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6584:auto_generated                                                                                                                                                 ; altsyncram_6584                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 59 (1)            ; 251 (1)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 47 (0)            ; 235 (0)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 141 (141)    ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 47 (0)            ; 94 (0)       ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 11 (11)           ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (11)           ; 95 (0)       ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)             ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_79i:auto_generated|                                                                                             ; 8 (8)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_79i:auto_generated                                                             ; cntr_79i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)             ; 47 (47)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |arsc_system_wrapper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------+
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|ALTSYNCRAM                                 ; AUTO ; True Dual Port   ; 61440        ; 16           ; 61440        ; 16           ; 983040  ; video_ram_init.mif        ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|ALTSYNCRAM                     ; AUTO ; True Dual Port   ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; arsc_main_memory_init.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6584:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 47           ; 128          ; 47           ; 6016    ; None                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |arsc_system_wrapper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|phase_reg                        ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; phase_reg.PHASE_3 ; phase_reg.PHASE_2 ; phase_reg.PHASE_1 ; phase_reg.PHASE_0 ; phase_reg.PHASE_4 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; phase_reg.PHASE_0 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; phase_reg.PHASE_1 ; 0                 ; 0                 ; 1                 ; 1                 ; 0                 ;
; phase_reg.PHASE_2 ; 0                 ; 1                 ; 0                 ; 1                 ; 0                 ;
; phase_reg.PHASE_3 ; 1                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; phase_reg.PHASE_4 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|state_reg ;
+-------------------+-------------------+-----------------+-----------------+--------------------+
; Name              ; state_reg.EXECUTE ; state_reg.DEFER ; state_reg.FETCH ; state_reg.IDLE     ;
+-------------------+-------------------+-----------------+-----------------+--------------------+
; state_reg.IDLE    ; 0                 ; 0               ; 0               ; 0                  ;
; state_reg.FETCH   ; 0                 ; 0               ; 1               ; 1                  ;
; state_reg.DEFER   ; 0                 ; 1               ; 0               ; 1                  ;
; state_reg.EXECUTE ; 1                 ; 0               ; 0               ; 1                  ;
+-------------------+-------------------+-----------------+-----------------+--------------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |arsc_system_wrapper|arsc_system:arsc|debouncer:db_unit|state_reg    ;
+-----------------+-----------------+---------------+-----------------+----------------+
; Name            ; state_reg.wait0 ; state_reg.one ; state_reg.wait1 ; state_reg.zero ;
+-----------------+-----------------+---------------+-----------------+----------------+
; state_reg.zero  ; 0               ; 0             ; 0               ; 0              ;
; state_reg.wait1 ; 0               ; 0             ; 1               ; 1              ;
; state_reg.one   ; 0               ; 1             ; 0               ; 1              ;
; state_reg.wait0 ; 1               ; 0             ; 0               ; 1              ;
+-----------------+-----------------+---------------+-----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                  ;
+-------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|state_reg.IDLE    ; no                                                               ; yes                                        ;
; arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|phase_reg.PHASE_1 ; no                                                               ; yes                                        ;
; arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|state_reg.EXECUTE ; no                                                               ; yes                                        ;
; arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|state_reg.FETCH   ; no                                                               ; yes                                        ;
; arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|state_reg.DEFER   ; no                                                               ; yes                                        ;
; arsc_system:arsc|debouncer:db_unit|state_reg.wait0                ; no                                                               ; yes                                        ;
; arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|phase_reg.PHASE_3 ; no                                                               ; yes                                        ;
; arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|phase_reg.PHASE_0 ; no                                                               ; yes                                        ;
; arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|phase_reg.PHASE_2 ; no                                                               ; yes                                        ;
; arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|phase_reg.PHASE_4 ; no                                                               ; yes                                        ;
; arsc_system:arsc|debouncer:db_unit|state_reg.one                  ; no                                                               ; yes                                        ;
; arsc_system:arsc|debouncer:db_unit|state_reg.zero                 ; no                                                               ; yes                                        ;
; arsc_system:arsc|debouncer:db_unit|state_reg.wait1                ; no                                                               ; yes                                        ;
+-------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|state_reg                                                                                           ; Merged with arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|state_reg                                                                                          ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|address_reg_a[2]             ; Merged with arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|address_reg_a[2] ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|address_reg_a[1]             ; Merged with arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|address_reg_a[1] ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|address_reg_a[0]             ; Merged with arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated|address_reg_a[0] ;
; arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|phase_reg~4                                                                                                                                         ; Lost fanout                                                                                                                                                                             ;
; arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|phase_reg~5                                                                                                                                         ; Lost fanout                                                                                                                                                                             ;
; arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|state_reg~4                                                                                                                                         ; Lost fanout                                                                                                                                                                             ;
; arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|state_reg~5                                                                                                                                         ; Lost fanout                                                                                                                                                                             ;
; arsc_system:arsc|debouncer:db_unit|state_reg~4                                                                                                                                                      ; Lost fanout                                                                                                                                                                             ;
; arsc_system:arsc|debouncer:db_unit|state_reg~5                                                                                                                                                      ; Lost fanout                                                                                                                                                                             ;
; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Total Number of Removed Registers = 11                                                                                                                                                              ;                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1223  ;
; Number of registers using Synchronous Clear  ; 149   ;
; Number of registers using Synchronous Load   ; 206   ;
; Number of registers using Asynchronous Clear ; 578   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 676   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|idx_counter_reg[4]                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |arsc_system_wrapper|arsc_system:arsc|debouncer:db_unit|dec_bin_counter:counter_unt|q_reg[16]                                                                                                                                                                ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |arsc_system_wrapper|arsc_system:arsc|debouncer:db_unit|dec_bin_counter:counter_unt|q_reg[1]                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[15]                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|off_counter_reg[0]                                                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|h_count_reg[8]                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit|v_count_reg[0]                                                                                                                          ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |arsc_system_wrapper|arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|tra1_alu                                                                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit|selected_idx[14]                                                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit|arsc_bus:bus|bus1_out[8]                                                                                                                                                                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit|arsc_bus:bus|bus1_out[1]                                                                                                                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |arsc_system_wrapper|arsc_system:arsc|debouncer:db_unit|Selector2                                                                                                                                                                                            ;
; 10:1               ; 14 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit|arsc_alu:alu|out[3]                                                                                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |arsc_system_wrapper|arsc_system:arsc|debouncer:db_unit|Selector3                                                                                                                                                                                            ;
; 20:1               ; 16 bits   ; 208 LEs       ; 208 LEs              ; 0 LEs                  ; No         ; |arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit|arsc_bus:bus|bus2_out[2]                                                                                                                                                                             ;
; 45:1               ; 3 bits    ; 90 LEs        ; 87 LEs               ; 3 LEs                  ; No         ; |arsc_system_wrapper|arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_b[0]                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------+
; Parameter Name                       ; Value                  ; Type                               ;
+--------------------------------------+------------------------+------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                             ;
; fractional_vco_multiplier            ; false                  ; String                             ;
; pll_type                             ; General                ; String                             ;
; pll_subtype                          ; General                ; String                             ;
; number_of_clocks                     ; 2                      ; Signed Integer                     ;
; operation_mode                       ; normal                 ; String                             ;
; deserialization_factor               ; 4                      ; Signed Integer                     ;
; data_rate                            ; 0                      ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                     ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                             ;
; phase_shift0                         ; 0 ps                   ; String                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency1              ; 50.000000 MHz          ; String                             ;
; phase_shift1                         ; -3000 ps               ; String                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                             ;
; phase_shift2                         ; 0 ps                   ; String                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                             ;
; phase_shift3                         ; 0 ps                   ; String                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                             ;
; phase_shift4                         ; 0 ps                   ; String                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                             ;
; phase_shift5                         ; 0 ps                   ; String                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                             ;
; phase_shift6                         ; 0 ps                   ; String                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                             ;
; phase_shift7                         ; 0 ps                   ; String                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                             ;
; phase_shift8                         ; 0 ps                   ; String                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                             ;
; phase_shift9                         ; 0 ps                   ; String                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                             ;
; phase_shift10                        ; 0 ps                   ; String                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                             ;
; phase_shift11                        ; 0 ps                   ; String                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                             ;
; phase_shift12                        ; 0 ps                   ; String                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                             ;
; phase_shift13                        ; 0 ps                   ; String                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                             ;
; phase_shift14                        ; 0 ps                   ; String                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                             ;
; phase_shift15                        ; 0 ps                   ; String                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                             ;
; phase_shift16                        ; 0 ps                   ; String                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                             ;
; phase_shift17                        ; 0 ps                   ; String                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                     ;
; clock_name_0                         ;                        ; String                             ;
; clock_name_1                         ;                        ; String                             ;
; clock_name_2                         ;                        ; String                             ;
; clock_name_3                         ;                        ; String                             ;
; clock_name_4                         ;                        ; String                             ;
; clock_name_5                         ;                        ; String                             ;
; clock_name_6                         ;                        ; String                             ;
; clock_name_7                         ;                        ; String                             ;
; clock_name_8                         ;                        ; String                             ;
; clock_name_global_0                  ; false                  ; String                             ;
; clock_name_global_1                  ; false                  ; String                             ;
; clock_name_global_2                  ; false                  ; String                             ;
; clock_name_global_3                  ; false                  ; String                             ;
; clock_name_global_4                  ; false                  ; String                             ;
; clock_name_global_5                  ; false                  ; String                             ;
; clock_name_global_6                  ; false                  ; String                             ;
; clock_name_global_7                  ; false                  ; String                             ;
; clock_name_global_8                  ; false                  ; String                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false                  ; String                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false                  ; String                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false                  ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false                  ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false                  ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false                  ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false                  ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false                  ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false                  ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false                  ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false                  ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false                  ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false                  ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false                  ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false                  ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false                  ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false                  ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false                  ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false                  ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false                  ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                     ;
; pll_slf_rst                          ; false                  ; String                             ;
; pll_bw_sel                           ; low                    ; String                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                             ;
; mimic_fbclk_type                     ; gclk                   ; String                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
+--------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arsc_system:arsc|debouncer:db_unit ;
+----------------+---------+------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                 ;
+----------------+---------+------------------------------------------------------+
; INIT           ; 1000000 ; Signed Integer                                       ;
+----------------+---------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arsc_system:arsc|debouncer:db_unit|dec_bin_counter:counter_unt ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; N              ; 21    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arsc_system:arsc|memory_controller:memory_ctrl_unit ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; MEMORY_TYPE    ; 0     ; Signed Integer                                                          ;
; N              ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit ;
+----------------+---------------------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value                     ; Type                                                                              ;
+----------------+---------------------------+-----------------------------------------------------------------------------------+
; INIT_FILE      ; arsc_main_memory_init.mif ; String                                                                            ;
+----------------+---------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                    ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                                                                 ;
; WIDTH_A                            ; 16                        ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 16                        ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 65536                     ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 2                         ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                 ;
; INIT_FILE                          ; arsc_main_memory_init.mif ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 65536                     ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_aen1           ; Untyped                                                                                 ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arsc_system:arsc|arsc_cpu:cpu_unit ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arsc_system:arsc|arsc_cpu:cpu_unit|arsc_alu:alu ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arsc_system:arsc|arsc_cpu:cpu_unit|arsc_bus:bus ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arsc_system:arsc|io_controller:io_ctrl_unit ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit ;
+----------------+--------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                     ;
+----------------+--------------------+----------------------------------------------------------------------------------------------------------+
; INIT_FILE      ; video_ram_init.mif ; String                                                                                                   ;
+----------------+--------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                               ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                                               ;
; NUMWORDS_A                         ; 61440                ; Signed Integer                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                               ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                                               ;
; NUMWORDS_B                         ; 61440                ; Signed Integer                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 2                    ; Signed Integer                                                                                               ;
; WIDTH_BYTEENA_B                    ; 2                    ; Signed Integer                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; video_ram_init.mif   ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 61440                ; Signed Integer                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_cs82      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; LB                  ; 48    ; Signed Integer                                                                                                 ;
; HD                  ; 640   ; Signed Integer                                                                                                 ;
; RB                  ; 16    ; Signed Integer                                                                                                 ;
; HR                  ; 96    ; Signed Integer                                                                                                 ;
; TB                  ; 33    ; Signed Integer                                                                                                 ;
; VD                  ; 480   ; Signed Integer                                                                                                 ;
; BB                  ; 10    ; Signed Integer                                                                                                 ;
; VR                  ; 2     ; Signed Integer                                                                                                 ;
; HBITS               ; 10    ; Signed Integer                                                                                                 ;
; VBITS               ; 10    ; Signed Integer                                                                                                 ;
; PXCLK_DURATION      ; 2     ; Signed Integer                                                                                                 ;
; PXCLKDUR_BITS       ; 1     ; Signed Integer                                                                                                 ;
; GENERATE_IDX_OFFSET ; 1     ; Signed Integer                                                                                                 ;
; GROUP_SIZE          ; 5     ; Signed Integer                                                                                                 ;
; IDXBITS             ; 16    ; Signed Integer                                                                                                 ;
; OFFBITS             ; 3     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                       ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                              ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 47                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 47                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 162                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 47                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                           ;
; Entity Instance                           ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 61440                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                          ;
;     -- NUMWORDS_B                         ; 61440                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------+
; pixel_x ; Output ; Info     ; Explicitly unconnected                                                                        ;
; pixel_y ; Output ; Info     ; Explicitly unconnected                                                                        ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit" ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------+
; byteenable    ; Input  ; Info     ; Stuck at VCC                                                                              ;
; byteenable2   ; Input  ; Info     ; Stuck at VCC                                                                              ;
; chipselect    ; Input  ; Info     ; Stuck at VCC                                                                              ;
; chipselect2   ; Input  ; Info     ; Stuck at VCC                                                                              ;
; clken         ; Input  ; Info     ; Stuck at VCC                                                                              ;
; clken2        ; Input  ; Info     ; Stuck at VCC                                                                              ;
; reset         ; Input  ; Info     ; Explicitly unconnected                                                                    ;
; reset2        ; Input  ; Info     ; Explicitly unconnected                                                                    ;
; write2        ; Input  ; Info     ; Explicitly unconnected                                                                    ;
; writedata2    ; Input  ; Info     ; Explicitly unconnected                                                                    ;
; readdata2[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "arsc_system:arsc|arsc_cpu:cpu_unit|arsc_bus:bus" ;
+-------------------+-------+----------+--------------------------------------+
; Port              ; Type  ; Severity ; Details                              ;
+-------------------+-------+----------+--------------------------------------+
; bus1_node1[15..8] ; Input ; Info     ; Stuck at GND                         ;
; bus1_node4[15..1] ; Input ; Info     ; Stuck at GND                         ;
; bus1_node4[0]     ; Input ; Info     ; Stuck at VCC                         ;
; bus1_node5        ; Input ; Info     ; Stuck at VCC                         ;
; bus2_ctrl[5..4]   ; Input ; Info     ; Stuck at GND                         ;
; bus2_node0[15..1] ; Input ; Info     ; Stuck at GND                         ;
; bus2_node0[0]     ; Input ; Info     ; Stuck at VCC                         ;
; bus2_node4        ; Input ; Info     ; Explicitly unconnected               ;
; bus2_node5        ; Input ; Info     ; Explicitly unconnected               ;
+-------------------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arsc_system:arsc|arsc_cpu:cpu_unit"                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pc   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ir   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; acc  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; uar  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ubr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; idx1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; idx2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; idx3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; psr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit" ;
+------------+-------+----------+-------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                       ;
+------------+-------+----------+-------------------------------------------------------------------------------+
; byteenable ; Input ; Info     ; Stuck at VCC                                                                  ;
; chipselect ; Input ; Info     ; Stuck at VCC                                                                  ;
; clken      ; Input ; Info     ; Stuck at VCC                                                                  ;
; reset      ; Input ; Info     ; Explicitly unconnected                                                        ;
+------------+-------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arsc_system:arsc|debouncer:db_unit|dec_bin_counter:counter_unt"                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (21 bits) it drives.  The 11 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in[19..16] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; in[13..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; in[8..7]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; in[5..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; in[20]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; in[15]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; in[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; in[9]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; in[6]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "arsc_system:arsc|debouncer:db_unit" ;
+----------+--------+----------+---------------------------------+
; Port     ; Type   ; Severity ; Details                         ;
+----------+--------+----------+---------------------------------+
; db_level ; Output ; Info     ; Explicitly unconnected          ;
; db_tick  ; Output ; Info     ; Explicitly unconnected          ;
+----------+--------+----------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i"                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "arsc_system:arsc|pll:pll_unit" ;
+--------+--------+----------+------------------------------+
; Port   ; Type   ; Severity ; Details                      ;
+--------+--------+----------+------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected       ;
+--------+--------+----------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arsc_system:arsc"                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; running ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (10 bits) it drives.  The 9 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 47                  ; 47               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                               ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                                         ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0              ; ARSC        ; 16    ; 65536 ; Read/Write ; arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 268                         ;
;     CLR               ; 22                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 31                          ;
;     ENA CLR           ; 145                         ;
;     ENA CLR SCLR      ; 50                          ;
;     ENA CLR SLD       ; 16                          ;
;     plain             ; 3                           ;
; arriav_io_obuf        ; 38                          ;
; arriav_lcell_comb     ; 646                         ;
;     arith             ; 89                          ;
;         1 data inputs ; 73                          ;
;         5 data inputs ; 16                          ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 552                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 68                          ;
;         4 data inputs ; 65                          ;
;         5 data inputs ; 143                         ;
;         6 data inputs ; 250                         ;
; boundary_port         ; 112                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 256                         ;
;                       ;                             ;
; Max LUT depth         ; 10.40                       ;
; Average LUT depth     ; 4.72                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                        ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                         ; Details ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------+---------+
; CLOCK_50                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                  ; N/A     ;
; DRAM_ADDR[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_ADDR[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_DQ[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[0]                                                ; N/A     ;
; DRAM_DQ[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[0]                                                ; N/A     ;
; DRAM_DQ[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[10]                                               ; N/A     ;
; DRAM_DQ[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[10]                                               ; N/A     ;
; DRAM_DQ[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[11]                                               ; N/A     ;
; DRAM_DQ[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[11]                                               ; N/A     ;
; DRAM_DQ[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[12]                                               ; N/A     ;
; DRAM_DQ[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[12]                                               ; N/A     ;
; DRAM_DQ[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[13]                                               ; N/A     ;
; DRAM_DQ[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[13]                                               ; N/A     ;
; DRAM_DQ[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[14]                                               ; N/A     ;
; DRAM_DQ[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[14]                                               ; N/A     ;
; DRAM_DQ[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[15]                                               ; N/A     ;
; DRAM_DQ[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[15]                                               ; N/A     ;
; DRAM_DQ[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[1]                                                ; N/A     ;
; DRAM_DQ[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[1]                                                ; N/A     ;
; DRAM_DQ[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[2]                                                ; N/A     ;
; DRAM_DQ[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[2]                                                ; N/A     ;
; DRAM_DQ[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[3]                                                ; N/A     ;
; DRAM_DQ[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[3]                                                ; N/A     ;
; DRAM_DQ[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[4]                                                ; N/A     ;
; DRAM_DQ[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[4]                                                ; N/A     ;
; DRAM_DQ[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[5]                                                ; N/A     ;
; DRAM_DQ[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[5]                                                ; N/A     ;
; DRAM_DQ[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[6]                                                ; N/A     ;
; DRAM_DQ[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[6]                                                ; N/A     ;
; DRAM_DQ[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[7]                                                ; N/A     ;
; DRAM_DQ[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[7]                                                ; N/A     ;
; DRAM_DQ[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[8]                                                ; N/A     ;
; DRAM_DQ[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[8]                                                ; N/A     ;
; DRAM_DQ[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[9]                                                ; N/A     ;
; DRAM_DQ[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[9]                                                ; N/A     ;
; DRAM_WE_N                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; DRAM_WE_N                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; QIC_SIGNALTAP_VCC                                         ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[0]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[0]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[10]            ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[10]            ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[11]            ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[11]            ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[12]            ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[12]            ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[13]            ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[13]            ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[14]            ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[14]            ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[15]            ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[15]            ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[1]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[1]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[2]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[2]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[3]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[3]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[4]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[4]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[5]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[5]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[6]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[6]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[7]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[7]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[8]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[8]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[9]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|wr_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|ubr_reg[9]             ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|write_n     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|write_n~1 ; N/A     ;
; arsc_system:arsc|arsc_cpu:cpu_unit|write_n     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|write_n~1 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                       ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                       ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                       ; N/A     ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Jan 15 17:38:53 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off arsc_system -c arsc_system
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/memory_controller/hdl/onchip_main_ram.v
    Info (12023): Found entity 1: onchip_main_ram File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/memory_controller/hdl/onchip_main_ram.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/memory_controller/hdl/sdram_control_wrapper.v
    Info (12023): Found entity 1: sdram_control_wrapper File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/memory_controller/hdl/sdram_control_wrapper.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/memory_controller/hdl/sdram_control.v
    Info (12023): Found entity 1: sdram_control_input_efifo_module File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/memory_controller/hdl/sdram_control.v Line: 21
    Info (12023): Found entity 2: sdram_control File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/memory_controller/hdl/sdram_control.v Line: 158
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/memory_controller/hdl/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/memory_controller/hdl/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/memory_controller/hdl/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/memory_controller/hdl/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/arsc_system/hdl/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/pll.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/vga_controller/hdl/one_to_four_decoder.v
    Info (12023): Found entity 1: one_to_four_decoder File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/one_to_four_decoder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/vga_controller/hdl/color_3b_12b_decoder.v
    Info (12023): Found entity 1: color_3b_12b_decoder File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/color_3b_12b_decoder.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v
    Info (12023): Found entity 1: arsc_system_wrapper File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/vga_controller/hdl/video_ram.v
    Info (12023): Found entity 1: video_ram File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/video_ram.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/vga_controller/hdl/vga_sync.v
    Info (12023): Found entity 1: vga_sync File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/vga_sync.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/vga_controller/hdl/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/vga_controller.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/arsc_system/hdl/dec_bin_counter.v
    Info (12023): Found entity 1: dec_bin_counter File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/dec_bin_counter.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/arsc_system/hdl/debouncer.v
    Info (12023): Found entity 1: debouncer File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/debouncer.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/arsc_system/hdl/arsc_system.v
    Info (12023): Found entity 1: arsc_system File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/cpu/hdl/arsc_hcu.v
    Info (12023): Found entity 1: arsc_hcu File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/cpu/hdl/arsc_hcu.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/cpu/hdl/arsc_cpu.v
    Info (12023): Found entity 1: arsc_cpu File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/cpu/hdl/arsc_cpu.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/cpu/hdl/arsc_bus.v
    Info (12023): Found entity 1: arsc_bus File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/cpu/hdl/arsc_bus.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/cpu/hdl/arsc_alu.v
    Info (12023): Found entity 1: arsc_alu File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/cpu/hdl/arsc_alu.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/arsc_system/hdl/io_controller.v
    Info (12023): Found entity 1: io_controller File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/io_controller.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/memory_controller/hdl/memory_controller.v
    Info (12023): Found entity 1: memory_controller File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/memory_controller/hdl/memory_controller.v Line: 7
Warning (10037): Verilog HDL or VHDL warning at sdram_control.v(317): conditional expression evaluates to a constant File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/memory_controller/hdl/sdram_control.v Line: 317
Warning (10037): Verilog HDL or VHDL warning at sdram_control.v(327): conditional expression evaluates to a constant File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/memory_controller/hdl/sdram_control.v Line: 327
Warning (10037): Verilog HDL or VHDL warning at sdram_control.v(337): conditional expression evaluates to a constant File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/memory_controller/hdl/sdram_control.v Line: 337
Warning (10037): Verilog HDL or VHDL warning at sdram_control.v(681): conditional expression evaluates to a constant File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/memory_controller/hdl/sdram_control.v Line: 681
Info (12127): Elaborating entity "arsc_system_wrapper" for the top level hierarchy
Info (12128): Elaborating entity "arsc_system" for hierarchy "arsc_system:arsc" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 54
Info (12128): Elaborating entity "pll" for hierarchy "arsc_system:arsc|pll:pll_unit" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system.v Line: 67
Info (12128): Elaborating entity "altera_pll" for hierarchy "arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/pll.v Line: 87
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/pll.v Line: 87
Info (12133): Instantiated megafunction "arsc_system:arsc|pll:pll_unit|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/pll.v Line: 87
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "debouncer" for hierarchy "arsc_system:arsc|debouncer:db_unit" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system.v Line: 77
Info (12128): Elaborating entity "dec_bin_counter" for hierarchy "arsc_system:arsc|debouncer:db_unit|dec_bin_counter:counter_unt" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/debouncer.v Line: 46
Warning (10230): Verilog HDL assignment warning at dec_bin_counter.v(32): truncated value with size 32 to match size of target (21) File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/dec_bin_counter.v Line: 32
Info (12128): Elaborating entity "memory_controller" for hierarchy "arsc_system:arsc|memory_controller:memory_ctrl_unit" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system.v Line: 107
Info (12128): Elaborating entity "onchip_main_ram" for hierarchy "arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/memory_controller/hdl/memory_controller.v Line: 55
Info (12128): Elaborating entity "altsyncram" for hierarchy "arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/memory_controller/hdl/onchip_main_ram.v Line: 66
Info (12130): Elaborated megafunction instantiation "arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/memory_controller/hdl/onchip_main_ram.v Line: 66
Info (12133): Instantiated megafunction "arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/memory_controller/hdl/onchip_main_ram.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "arsc_main_memory_init.mif"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=ARSC"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "65536"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aen1.tdf
    Info (12023): Found entity 1: altsyncram_aen1 File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/altsyncram_aen1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_aen1" for hierarchy "arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3vl2.tdf
    Info (12023): Found entity 1: altsyncram_3vl2 File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/altsyncram_3vl2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_3vl2" for hierarchy "arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/altsyncram_aen1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_dla:decode4" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/altsyncram_3vl2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|decode_61a:rden_decode_b" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/altsyncram_3vl2.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/mux_chb.tdf Line: 23
Info (12128): Elaborating entity "mux_chb" for hierarchy "arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|altsyncram_3vl2:altsyncram1|mux_chb:mux6" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/altsyncram_3vl2.tdf Line: 55
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/altsyncram_aen1.tdf Line: 40
Info (12130): Elaborated megafunction instantiation "arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/altsyncram_aen1.tdf Line: 40
Info (12133): Instantiated megafunction "arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/altsyncram_aen1.tdf Line: 40
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1095914307"
    Info (12134): Parameter "NUMWORDS" = "65536"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "arsc_system:arsc|memory_controller:memory_ctrl_unit|onchip_main_ram:main_ram_unit|altsyncram:the_altsyncram|altsyncram_aen1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "arsc_cpu" for hierarchy "arsc_system:arsc|arsc_cpu:cpu_unit" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system.v Line: 127
Info (12128): Elaborating entity "arsc_hcu" for hierarchy "arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/cpu/hdl/arsc_cpu.v Line: 154
Warning (10270): Verilog HDL Case Statement warning at arsc_hcu.v(272): incomplete case statement has no default case item File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/cpu/hdl/arsc_hcu.v Line: 272
Info (12128): Elaborating entity "arsc_alu" for hierarchy "arsc_system:arsc|arsc_cpu:cpu_unit|arsc_alu:alu" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/cpu/hdl/arsc_cpu.v Line: 171
Info (12128): Elaborating entity "arsc_bus" for hierarchy "arsc_system:arsc|arsc_cpu:cpu_unit|arsc_bus:bus" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/cpu/hdl/arsc_cpu.v Line: 209
Info (12128): Elaborating entity "io_controller" for hierarchy "arsc_system:arsc|io_controller:io_ctrl_unit" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system.v Line: 151
Info (12128): Elaborating entity "vga_controller" for hierarchy "arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/io_controller.v Line: 59
Info (12128): Elaborating entity "video_ram" for hierarchy "arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/vga_controller.v Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/video_ram.v Line: 101
Info (12130): Elaborated megafunction instantiation "arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/video_ram.v Line: 101
Info (12133): Instantiated megafunction "arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/video_ram.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "video_ram_init.mif"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "61440"
    Info (12134): Parameter "numwords_a" = "61440"
    Info (12134): Parameter "numwords_b" = "61440"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
    Info (12134): Parameter "width_byteena_b" = "2"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cs82.tdf
    Info (12023): Found entity 1: altsyncram_cs82 File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/altsyncram_cs82.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_cs82" for hierarchy "arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|video_ram:video_ram_unit|altsyncram:the_altsyncram|altsyncram_cs82:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "vga_sync" for hierarchy "arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|vga_sync:vga_sync_unit" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/vga_controller.v Line: 90
Warning (10230): Verilog HDL assignment warning at vga_sync.v(132): truncated value with size 32 to match size of target (10) File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/vga_sync.v Line: 132
Warning (10230): Verilog HDL assignment warning at vga_sync.v(137): truncated value with size 32 to match size of target (10) File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/vga_sync.v Line: 137
Warning (10230): Verilog HDL assignment warning at vga_sync.v(141): truncated value with size 32 to match size of target (1) File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/vga_sync.v Line: 141
Warning (10230): Verilog HDL assignment warning at vga_sync.v(168): truncated value with size 32 to match size of target (16) File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/vga_sync.v Line: 168
Warning (10230): Verilog HDL assignment warning at vga_sync.v(171): truncated value with size 32 to match size of target (3) File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/vga_sync.v Line: 171
Warning (10230): Verilog HDL assignment warning at vga_sync.v(181): truncated value with size 32 to match size of target (10) File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/vga_sync.v Line: 181
Warning (10230): Verilog HDL assignment warning at vga_sync.v(182): truncated value with size 32 to match size of target (10) File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/vga_sync.v Line: 182
Info (12128): Elaborating entity "color_3b_12b_decoder" for hierarchy "arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|color_3b_12b_decoder:color_decoder" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/vga_controller.v Line: 106
Info (12128): Elaborating entity "one_to_four_decoder" for hierarchy "arsc_system:arsc|io_controller:io_ctrl_unit|vga_controller:vga_ctrl_unit|color_3b_12b_decoder:color_decoder|one_to_four_decoder:decoder_1b_4b_red" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/vga_controller/hdl/color_3b_12b_decoder.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6584.tdf
    Info (12023): Found entity 1: altsyncram_6584 File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/altsyncram_6584.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf
    Info (12023): Found entity 1: cntr_79i File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/cntr_79i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.01.15.17:39:18 Progress: Loading sldad3d677a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad3d677a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/ip/sldad3d677a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 130
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/db/ip/sldad3d677a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (284007): State machine "|arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|phase_reg" will be implemented as a safe state machine. File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/cpu/hdl/arsc_hcu.v Line: 134
Info (284007): State machine "|arsc_system_wrapper|arsc_system:arsc|arsc_cpu:cpu_unit|arsc_hcu:hcu|state_reg" will be implemented as a safe state machine. File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/cpu/hdl/arsc_hcu.v Line: 133
Info (284007): State machine "|arsc_system_wrapper|arsc_system:arsc|debouncer:db_unit|state_reg" will be implemented as a safe state machine. File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/debouncer.v Line: 34
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 10
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 10
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 10
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 10
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 10
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 10
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 10
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 10
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 10
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/arsc_system.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 127 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 9
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/arsc_system/hdl/arsc_system_wrapper.v Line: 9
Info (21057): Implemented 2286 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 48 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1908 logic cells
    Info (21064): Implemented 303 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 1010 megabytes
    Info: Processing ended: Sun Jan 15 17:39:36 2017
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:01:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/build/quartus_16/arsc_system/arsc_system.map.smsg.


