Analysis & Synthesis report for computer
Tue Mar 30 14:11:05 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |computer|CPU:U0|control_unit:U1|current_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for memory:U1|rw_96x8_sync:U1|altsyncram:RW_rtl_0|altsyncram_v7i1:auto_generated
 16. Parameter Settings for Inferred Entity Instance: memory:U1|rw_96x8_sync:U1|altsyncram:RW_rtl_0
 17. altsyncram Parameter Settings by Entity Instance
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 30 14:11:05 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; computer                                        ;
; Top-level Entity Name              ; computer                                        ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 530                                             ;
;     Total combinational functions  ; 369                                             ;
;     Dedicated logic registers      ; 227                                             ;
; Total registers                    ; 227                                             ;
; Total pins                         ; 258                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,048                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5AF256A7       ;                    ;
; Top-level entity name                                                      ; computer           ; computer           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; ../alu/alu.vhd                       ; yes             ; User VHDL File               ; C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd                       ;         ;
; ../data_path/data_path.vhd           ; yes             ; User VHDL File               ; C:/Users/jdgar/Desktop/Digitales/VDHL/data_path/data_path.vhd           ;         ;
; ../control_unit/control_unit.vhd     ; yes             ; User VHDL File               ; C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd     ;         ;
; ../Mux_3to1/Mux_3to1.vhd             ; yes             ; User VHDL File               ; C:/Users/jdgar/Desktop/Digitales/VDHL/Mux_3to1/Mux_3to1.vhd             ;         ;
; ../Outs_16_Ports/Outs_16_Ports.vhd   ; yes             ; User VHDL File               ; C:/Users/jdgar/Desktop/Digitales/VDHL/Outs_16_Ports/Outs_16_Ports.vhd   ;         ;
; ../rw_96x8_sync/rw_96x8sync.vhd      ; yes             ; User VHDL File               ; C:/Users/jdgar/Desktop/Digitales/VDHL/rw_96x8_sync/rw_96x8sync.vhd      ;         ;
; ../rom_128x8_sync/rom_128x8_sync.vhd ; yes             ; User VHDL File               ; C:/Users/jdgar/Desktop/Digitales/VDHL/rom_128x8_sync/rom_128x8_sync.vhd ;         ;
; ../memory/memory.vhd                 ; yes             ; User VHDL File               ; C:/Users/jdgar/Desktop/Digitales/VDHL/memory/memory.vhd                 ;         ;
; ../CPU/CPU.vhd                       ; yes             ; User VHDL File               ; C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd                       ;         ;
; computer.vhd                         ; yes             ; User VHDL File               ; C:/Users/jdgar/Desktop/Digitales/VDHL/computer/computer.vhd             ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_v7i1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/jdgar/Desktop/Digitales/VDHL/computer/db/altsyncram_v7i1.tdf   ;         ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 530   ;
;                                             ;       ;
; Total combinational functions               ; 369   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 208   ;
;     -- 3 input functions                    ; 116   ;
;     -- <=2 input functions                  ; 45    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 340   ;
;     -- arithmetic mode                      ; 29    ;
;                                             ;       ;
; Total registers                             ; 227   ;
;     -- Dedicated logic registers            ; 227   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 258   ;
; Total memory bits                           ; 2048  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; Clock ;
; Maximum fan-out                             ; 235   ;
; Total fan-out                               ; 2406  ;
; Average fan-out                             ; 2.79  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; |computer                                    ; 369 (0)           ; 227 (0)      ; 2048        ; 0            ; 0       ; 0         ; 258  ; 0            ; |computer                                                                              ; work         ;
;    |CPU:U0|                                  ; 309 (0)           ; 66 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|CPU:U0                                                                       ; work         ;
;       |control_unit:U1|                      ; 132 (132)         ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|CPU:U0|control_unit:U1                                                       ; work         ;
;       |data_path:U2|                         ; 177 (122)         ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|CPU:U0|data_path:U2                                                          ; work         ;
;          |alu:U0|                            ; 55 (55)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|CPU:U0|data_path:U2|alu:U0                                                   ; work         ;
;    |memory:U1|                               ; 60 (0)            ; 161 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|memory:U1                                                                    ; work         ;
;       |Mux_3to1:U3|                          ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|memory:U1|Mux_3to1:U3                                                        ; work         ;
;       |Outs_16_Ports:U2|                     ; 23 (23)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|memory:U1|Outs_16_Ports:U2                                                   ; work         ;
;       |rom_128x8_sync:U0|                    ; 10 (10)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|memory:U1|rom_128x8_sync:U0                                                  ; work         ;
;       |rw_96x8_sync:U1|                      ; 16 (16)           ; 26 (26)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|memory:U1|rw_96x8_sync:U1                                                    ; work         ;
;          |altsyncram:RW_rtl_0|               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|memory:U1|rw_96x8_sync:U1|altsyncram:RW_rtl_0                                ; work         ;
;             |altsyncram_v7i1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|memory:U1|rw_96x8_sync:U1|altsyncram:RW_rtl_0|altsyncram_v7i1:auto_generated ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; memory:U1|rw_96x8_sync:U1|altsyncram:RW_rtl_0|altsyncram_v7i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |computer|CPU:U0|control_unit:U1|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+--------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+-------------------------+-------------------------+-------------------------+
; Name                      ; current_state.S_BEQ_7 ; current_state.S_BEQ_6 ; current_state.S_BEQ_5 ; current_state.S_BEQ_4 ; current_state.S_BRA_6 ; current_state.S_BRA_5 ; current_state.S_BRA_4 ; current_state.S_ADD_AB_4 ; current_state.S_STB_DIR_7 ; current_state.S_STB_DIR_6 ; current_state.S_STB_DIR_5 ; current_state.S_STB_DIR_4 ; current_state.S_STA_DIR_7 ; current_state.S_STA_DIR_6 ; current_state.S_STA_DIR_5 ; current_state.S_STA_DIR_4 ; current_state.S_LDB_DIR_8 ; current_state.S_LDB_DIR_7 ; current_state.S_LDB_DIR_6 ; current_state.S_LDB_DIR_5 ; current_state.S_LDB_DIR_4 ; current_state.S_LDB_IMM_6 ; current_state.S_LDB_IMM_5 ; current_state.S_LDB_IMM_4 ; current_state.S_LDA_DIR_8 ; current_state.S_LDA_DIR_7 ; current_state.S_LDA_DIR_6 ; current_state.S_LDA_DIR_5 ; current_state.S_LDA_DIR_4 ; current_state.S_LDA_IMM_6 ; current_state.S_LDA_IMM_5 ; current_state.S_LDA_IMM_4 ; current_state.S_DECODE_3 ; current_state.S_FETCH_2 ; current_state.S_FETCH_1 ; current_state.S_FETCH_0 ;
+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+--------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+-------------------------+-------------------------+-------------------------+
; current_state.S_FETCH_0   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 0                       ;
; current_state.S_FETCH_1   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 1                       ; 1                       ;
; current_state.S_FETCH_2   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 1                       ; 0                       ; 1                       ;
; current_state.S_DECODE_3  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_IMM_4 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_IMM_5 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_IMM_6 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_DIR_4 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_DIR_5 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_DIR_6 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_DIR_7 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDA_DIR_8 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDB_IMM_4 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDB_IMM_5 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDB_IMM_6 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDB_DIR_4 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDB_DIR_5 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDB_DIR_6 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDB_DIR_7 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_LDB_DIR_8 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STA_DIR_4 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STA_DIR_5 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STA_DIR_6 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STA_DIR_7 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STB_DIR_4 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STB_DIR_5 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STB_DIR_6 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_STB_DIR_7 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_ADD_AB_4  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BRA_4     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BRA_5     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BRA_6     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BEQ_4     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BEQ_5     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BEQ_6     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
; current_state.S_BEQ_7     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                        ; 0                       ; 0                       ; 1                       ;
+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+--------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------+-------------------------+-------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                          ;
+-----------------------------------------------------+-----------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                           ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------------------+------------------------+
; CPU:U0|control_unit:U1|Bus1_Sel[0]                  ; CPU:U0|control_unit:U1|Selector0              ; yes                    ;
; CPU:U0|control_unit:U1|write                        ; CPU:U0|control_unit:U1|Selector0              ; yes                    ;
; CPU:U0|control_unit:U1|Bus2_Sel[1]                  ; CPU:U0|control_unit:U1|Selector0              ; yes                    ;
; CPU:U0|control_unit:U1|Bus2_Sel[0]                  ; CPU:U0|control_unit:U1|Selector0              ; yes                    ;
; CPU:U0|data_path:U2|alu:U0|ALU_Result[0]            ; CPU:U0|data_path:U2|alu:U0|ALU_Result[7]      ; yes                    ;
; CPU:U0|control_unit:U1|PC_Load                      ; CPU:U0|control_unit:U1|Selector0              ; yes                    ;
; CPU:U0|control_unit:U1|PC_Inc                       ; CPU:U0|control_unit:U1|Selector0              ; yes                    ;
; CPU:U0|control_unit:U1|A_Load                       ; CPU:U0|control_unit:U1|Selector0              ; yes                    ;
; CPU:U0|data_path:U2|alu:U0|ALU_Result[7]            ; CPU:U0|data_path:U2|alu:U0|ALU_Result[7]      ; yes                    ;
; CPU:U0|control_unit:U1|MAR_Load                     ; CPU:U0|control_unit:U1|Selector0              ; yes                    ;
; CPU:U0|data_path:U2|alu:U0|ALU_Result[6]            ; CPU:U0|data_path:U2|alu:U0|ALU_Result[7]      ; yes                    ;
; CPU:U0|data_path:U2|alu:U0|ALU_Result[5]            ; CPU:U0|data_path:U2|alu:U0|ALU_Result[7]      ; yes                    ;
; CPU:U0|data_path:U2|alu:U0|ALU_Result[4]            ; CPU:U0|data_path:U2|alu:U0|ALU_Result[7]      ; yes                    ;
; CPU:U0|data_path:U2|alu:U0|ALU_Result[3]            ; CPU:U0|data_path:U2|alu:U0|ALU_Result[7]      ; yes                    ;
; CPU:U0|data_path:U2|alu:U0|ALU_Result[2]            ; CPU:U0|data_path:U2|alu:U0|ALU_Result[7]      ; yes                    ;
; CPU:U0|data_path:U2|alu:U0|ALU_Result[1]            ; CPU:U0|data_path:U2|alu:U0|ALU_Result[7]      ; yes                    ;
; CPU:U0|control_unit:U1|ALU_Sel[2]                   ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|ALU_Sel[1]                   ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|ALU_Sel[0]                   ; GND                                           ; yes                    ;
; CPU:U0|data_path:U2|alu:U0|NZVC[2]                  ; CPU:U0|data_path:U2|alu:U0|ALU_Result[7]      ; yes                    ;
; CPU:U0|control_unit:U1|CCR_Load                     ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|IR_Load                      ; CPU:U0|control_unit:U1|Selector0              ; yes                    ;
; CPU:U0|data_path:U2|alu:U0|NZVC[1]                  ; CPU:U0|data_path:U2|alu:U0|ALU_Result[7]      ; yes                    ;
; CPU:U0|data_path:U2|alu:U0|NZVC[0]                  ; CPU:U0|data_path:U2|alu:U0|ALU_Result[7]      ; yes                    ;
; CPU:U0|data_path:U2|alu:U0|NZVC[3]                  ; CPU:U0|data_path:U2|alu:U0|ALU_Result[7]      ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_DECODE_3_4475   ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_STA_DIR_7_3378  ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_FETCH_2_4530    ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_LDA_IMM_6_4311  ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_LDA_DIR_6_4147  ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_LDA_DIR_7_4092  ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_LDA_DIR_8_4037  ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_STA_DIR_6_3433  ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_BRA_6_2940      ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_BEQ_6_2776      ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_FETCH_0_4639    ; CPU:U0|control_unit:U1|next_state.S_STA_DIR_6 ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_LDA_IMM_5_4366  ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_LDA_DIR_5_4202  ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_STA_DIR_5_3488  ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_BRA_5_2995      ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_BEQ_5_2831      ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|B_Load                       ; CPU:U0|control_unit:U1|Selector0              ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_FETCH_1_4585    ; GND                                           ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_LDA_IMM_4_4420  ; CPU:U0|control_unit:U1|next_state.S_STA_DIR_6 ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_LDA_DIR_4_4256  ; CPU:U0|control_unit:U1|next_state.S_STA_DIR_6 ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_STA_DIR_4_3542  ; CPU:U0|control_unit:U1|next_state.S_STA_DIR_6 ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_BRA_4_3049      ; CPU:U0|control_unit:U1|next_state.S_STA_DIR_6 ; yes                    ;
; CPU:U0|control_unit:U1|next_state.S_BEQ_4_2885      ; CPU:U0|control_unit:U1|next_state.S_STA_DIR_6 ; yes                    ;
; Number of user-specified and inferred latches = 48  ;                                               ;                        ;
+-----------------------------------------------------+-----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+--------------------------------------------------+---------------------------------------------+
; Register name                                    ; Reason for Removal                          ;
+--------------------------------------------------+---------------------------------------------+
; memory:U1|rom_128x8_sync:U0|data_out[0]          ; Stuck at GND due to stuck port data_in      ;
; memory:U1|rw_96x8_sync:U1|RW~18                  ; Stuck at GND due to stuck port clock_enable ;
; memory:U1|rw_96x8_sync:U1|RW~19                  ; Stuck at GND due to stuck port clock_enable ;
; memory:U1|rw_96x8_sync:U1|RW~20                  ; Stuck at GND due to stuck port clock_enable ;
; memory:U1|rw_96x8_sync:U1|RW~21                  ; Stuck at GND due to stuck port clock_enable ;
; memory:U1|rw_96x8_sync:U1|RW~22                  ; Stuck at GND due to stuck port clock_enable ;
; memory:U1|rw_96x8_sync:U1|RW~23                  ; Stuck at GND due to stuck port clock_enable ;
; memory:U1|rw_96x8_sync:U1|RW~24                  ; Stuck at GND due to stuck port clock_enable ;
; memory:U1|rw_96x8_sync:U1|RW~25                  ; Stuck at GND due to stuck port clock_enable ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[16]    ; Merged with CPU:U0|data_path:U2|MAR[7]      ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[14]    ; Merged with CPU:U0|data_path:U2|MAR[6]      ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[12]    ; Merged with CPU:U0|data_path:U2|MAR[5]      ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[2]     ; Merged with CPU:U0|data_path:U2|MAR[0]      ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[4]     ; Merged with CPU:U0|data_path:U2|MAR[1]      ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[6]     ; Merged with CPU:U0|data_path:U2|MAR[2]      ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[8]     ; Merged with CPU:U0|data_path:U2|MAR[3]      ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[10]    ; Merged with CPU:U0|data_path:U2|MAR[4]      ;
; CPU:U0|control_unit:U1|current_state.S_ADD_AB_4  ; Lost fanout                                 ;
; CPU:U0|control_unit:U1|current_state.S_BEQ_7     ; Lost fanout                                 ;
; CPU:U0|control_unit:U1|current_state.S_LDB_IMM_4 ; Lost fanout                                 ;
; CPU:U0|control_unit:U1|current_state.S_LDB_IMM_5 ; Lost fanout                                 ;
; CPU:U0|control_unit:U1|current_state.S_LDB_IMM_6 ; Lost fanout                                 ;
; CPU:U0|control_unit:U1|current_state.S_LDB_DIR_4 ; Lost fanout                                 ;
; CPU:U0|control_unit:U1|current_state.S_LDB_DIR_5 ; Lost fanout                                 ;
; CPU:U0|control_unit:U1|current_state.S_LDB_DIR_6 ; Lost fanout                                 ;
; CPU:U0|control_unit:U1|current_state.S_LDB_DIR_7 ; Lost fanout                                 ;
; CPU:U0|control_unit:U1|current_state.S_LDB_DIR_8 ; Lost fanout                                 ;
; CPU:U0|control_unit:U1|current_state.S_STB_DIR_4 ; Lost fanout                                 ;
; CPU:U0|control_unit:U1|current_state.S_STB_DIR_5 ; Lost fanout                                 ;
; CPU:U0|control_unit:U1|current_state.S_STB_DIR_6 ; Lost fanout                                 ;
; CPU:U0|control_unit:U1|current_state.S_STB_DIR_7 ; Lost fanout                                 ;
; Total Number of Removed Registers = 31           ;                                             ;
+--------------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 227   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 195   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 188   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                         ;
+-----------------------------------------------+------------------------------------+
; Register Name                                 ; RAM Name                           ;
+-----------------------------------------------+------------------------------------+
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[0]  ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[1]  ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[2]  ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[3]  ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[4]  ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[5]  ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[6]  ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[7]  ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[8]  ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[9]  ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[10] ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[11] ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[12] ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[13] ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[14] ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[15] ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[16] ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[17] ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[18] ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[19] ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[20] ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[21] ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[22] ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[23] ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
; memory:U1|rw_96x8_sync:U1|RW_rtl_0_bypass[24] ; memory:U1|rw_96x8_sync:U1|RW_rtl_0 ;
+-----------------------------------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |computer|CPU:U0|data_path:U2|PC_uns[3]         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |computer|memory:U1|rw_96x8_sync:U1|data_out[5] ;
; 23:1               ; 7 bits    ; 105 LEs       ; 98 LEs               ; 7 LEs                  ; No         ; |computer|CPU:U0|data_path:U2|Mux8              ;
; 15:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |computer|CPU:U0|control_unit:U1|MAR_Load       ;
; 23:1               ; 2 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |computer|CPU:U0|control_unit:U1|ALU_Sel[0]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for memory:U1|rw_96x8_sync:U1|altsyncram:RW_rtl_0|altsyncram_v7i1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:U1|rw_96x8_sync:U1|altsyncram:RW_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Untyped                            ;
; WIDTHAD_A                          ; 8                    ; Untyped                            ;
; NUMWORDS_A                         ; 256                  ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 8                    ; Untyped                            ;
; WIDTHAD_B                          ; 8                    ; Untyped                            ;
; NUMWORDS_B                         ; 256                  ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_v7i1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; memory:U1|rw_96x8_sync:U1|altsyncram:RW_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 256                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 8                                             ;
;     -- NUMWORDS_B                         ; 256                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ;
+-------------------------------------------+-----------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 30 14:10:55 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/alu/alu.vhd
    Info (12022): Found design unit 1: alu-alu_arch
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/data_path/data_path.vhd
    Info (12022): Found design unit 1: data_path-data_path_arch
    Info (12023): Found entity 1: data_path
Info (12021): Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/control_unit/control_unit.vhd
    Info (12022): Found design unit 1: control_unit-control_unit_arch
    Info (12023): Found entity 1: control_unit
Info (12021): Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/mux_3to1/mux_3to1.vhd
    Info (12022): Found design unit 1: Mux_3to1-Mux_3to1_arch
    Info (12023): Found entity 1: Mux_3to1
Info (12021): Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/outs_16_ports/outs_16_ports.vhd
    Info (12022): Found design unit 1: Outs_16_Ports-Outs_16_Ports_arch
    Info (12023): Found entity 1: Outs_16_Ports
Info (12021): Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/rw_96x8_sync/rw_96x8sync.vhd
    Info (12022): Found design unit 1: rw_96x8_sync-rw_96x8_sync_arch
    Info (12023): Found entity 1: rw_96x8_sync
Info (12021): Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/rom_128x8_sync/rom_128x8_sync.vhd
    Info (12022): Found design unit 1: rom_128x8_sync-rom_128x8_sync_arch
    Info (12023): Found entity 1: rom_128x8_sync
Info (12021): Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/memory/memory.vhd
    Info (12022): Found design unit 1: memory-memory_arch
    Info (12023): Found entity 1: memory
Info (12021): Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/cpu/cpu.vhd
    Info (12022): Found design unit 1: CPU-CPU_arch
    Info (12023): Found entity 1: CPU
Info (12021): Found 2 design units, including 1 entities, in source file computer.vhd
    Info (12022): Found design unit 1: computer-computer_arch
    Info (12023): Found entity 1: computer
Info (12127): Elaborating entity "computer" for the top level hierarchy
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:U0"
Info (12128): Elaborating entity "control_unit" for hierarchy "CPU:U0|control_unit:U1"
Warning (10631): VHDL Process Statement warning at control_unit.vhd(76): inferring latch(es) for signal or variable "next_state", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at control_unit.vhd(193): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(205): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(217): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(229): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(241): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(253): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(265): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(277): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(277): signal "CCR_Result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(289): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(289): signal "CCR_Result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(301): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(301): signal "CCR_Result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(313): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(313): signal "CCR_Result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(325): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(325): signal "CCR_Result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(337): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(337): signal "CCR_Result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(349): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(349): signal "CCR_Result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(361): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(361): signal "CCR_Result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(373): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(385): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(397): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(409): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(421): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(433): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(445): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(457): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable "IR_Load", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable "MAR_Load", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable "PC_Load", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable "PC_Inc", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable "A_Load", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable "B_Load", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable "ALU_Sel", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable "CCR_Load", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable "Bus1_Sel", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable "Bus2_Sel", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable "write", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "write" at control_unit.vhd(153)
Info (10041): Inferred latch for "Bus2_Sel[0]" at control_unit.vhd(153)
Info (10041): Inferred latch for "Bus2_Sel[1]" at control_unit.vhd(153)
Info (10041): Inferred latch for "Bus1_Sel[0]" at control_unit.vhd(153)
Info (10041): Inferred latch for "Bus1_Sel[1]" at control_unit.vhd(153)
Info (10041): Inferred latch for "CCR_Load" at control_unit.vhd(153)
Info (10041): Inferred latch for "ALU_Sel[0]" at control_unit.vhd(153)
Info (10041): Inferred latch for "ALU_Sel[1]" at control_unit.vhd(153)
Info (10041): Inferred latch for "ALU_Sel[2]" at control_unit.vhd(153)
Info (10041): Inferred latch for "B_Load" at control_unit.vhd(153)
Info (10041): Inferred latch for "A_Load" at control_unit.vhd(153)
Info (10041): Inferred latch for "PC_Inc" at control_unit.vhd(153)
Info (10041): Inferred latch for "PC_Load" at control_unit.vhd(153)
Info (10041): Inferred latch for "MAR_Load" at control_unit.vhd(153)
Info (10041): Inferred latch for "IR_Load" at control_unit.vhd(153)
Info (10041): Inferred latch for "next_state.S_BEQ_7" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_BEQ_6" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_BEQ_5" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_BEQ_4" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_BRA_6" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_BRA_5" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_BRA_4" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_ADD_AB_4" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_STB_DIR_7" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_STB_DIR_6" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_STB_DIR_5" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_STB_DIR_4" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_STA_DIR_7" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_STA_DIR_6" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_STA_DIR_5" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_STA_DIR_4" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_LDB_DIR_8" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_LDB_DIR_7" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_LDB_DIR_6" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_LDB_DIR_5" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_LDB_DIR_4" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_LDB_IMM_6" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_LDB_IMM_5" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_LDB_IMM_4" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_LDA_DIR_8" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_LDA_DIR_7" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_LDA_DIR_6" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_LDA_DIR_5" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_LDA_DIR_4" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_LDA_IMM_6" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_LDA_IMM_5" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_LDA_IMM_4" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_DECODE_3" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_FETCH_2" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_FETCH_1" at control_unit.vhd(76)
Info (10041): Inferred latch for "next_state.S_FETCH_0" at control_unit.vhd(76)
Info (12128): Elaborating entity "data_path" for hierarchy "CPU:U0|data_path:U2"
Info (12128): Elaborating entity "alu" for hierarchy "CPU:U0|data_path:U2|alu:U0"
Warning (10631): VHDL Process Statement warning at alu.vhd(15): inferring latch(es) for signal or variable "ALU_Result", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at alu.vhd(15): inferring latch(es) for signal or variable "NZVC", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "NZVC[0]" at alu.vhd(15)
Info (10041): Inferred latch for "NZVC[1]" at alu.vhd(15)
Info (10041): Inferred latch for "NZVC[2]" at alu.vhd(15)
Info (10041): Inferred latch for "NZVC[3]" at alu.vhd(15)
Info (10041): Inferred latch for "ALU_Result[0]" at alu.vhd(15)
Info (10041): Inferred latch for "ALU_Result[1]" at alu.vhd(15)
Info (10041): Inferred latch for "ALU_Result[2]" at alu.vhd(15)
Info (10041): Inferred latch for "ALU_Result[3]" at alu.vhd(15)
Info (10041): Inferred latch for "ALU_Result[4]" at alu.vhd(15)
Info (10041): Inferred latch for "ALU_Result[5]" at alu.vhd(15)
Info (10041): Inferred latch for "ALU_Result[6]" at alu.vhd(15)
Info (10041): Inferred latch for "ALU_Result[7]" at alu.vhd(15)
Info (12128): Elaborating entity "memory" for hierarchy "memory:U1"
Info (12128): Elaborating entity "rom_128x8_sync" for hierarchy "memory:U1|rom_128x8_sync:U0"
Info (12128): Elaborating entity "rw_96x8_sync" for hierarchy "memory:U1|rw_96x8_sync:U1"
Info (12128): Elaborating entity "Outs_16_Ports" for hierarchy "memory:U1|Outs_16_Ports:U2"
Info (12128): Elaborating entity "Mux_3to1" for hierarchy "memory:U1|Mux_3to1:U3"
Warning (276020): Inferred RAM node "memory:U1|rw_96x8_sync:U1|RW_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory:U1|rw_96x8_sync:U1|RW_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "memory:U1|rw_96x8_sync:U1|altsyncram:RW_rtl_0"
Info (12133): Instantiated megafunction "memory:U1|rw_96x8_sync:U1|altsyncram:RW_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v7i1.tdf
    Info (12023): Found entity 1: altsyncram_v7i1
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "CPU:U0|data_path:U2|alu:U0|NZVC[3]" merged with LATCH primitive "CPU:U0|data_path:U2|alu:U0|ALU_Result[7]"
Warning (13012): Latch CPU:U0|control_unit:U1|Bus1_Sel[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|current_state.S_DECODE_3
Warning (13012): Latch CPU:U0|control_unit:U1|Bus2_Sel[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|current_state.S_DECODE_3
Warning (13012): Latch CPU:U0|data_path:U2|alu:U0|ALU_Result[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|ALU_Sel[2]
Warning (13012): Latch CPU:U0|control_unit:U1|PC_Inc has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|current_state.S_DECODE_3
Warning (13012): Latch CPU:U0|control_unit:U1|A_Load has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|current_state.S_DECODE_3
Warning (13012): Latch CPU:U0|data_path:U2|alu:U0|ALU_Result[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|ALU_Sel[2]
Warning (13012): Latch CPU:U0|control_unit:U1|MAR_Load has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|current_state.S_DECODE_3
Warning (13012): Latch CPU:U0|data_path:U2|alu:U0|ALU_Result[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|ALU_Sel[2]
Warning (13012): Latch CPU:U0|data_path:U2|alu:U0|ALU_Result[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|ALU_Sel[2]
Warning (13012): Latch CPU:U0|data_path:U2|alu:U0|ALU_Result[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|ALU_Sel[2]
Warning (13012): Latch CPU:U0|data_path:U2|alu:U0|ALU_Result[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|ALU_Sel[2]
Warning (13012): Latch CPU:U0|data_path:U2|alu:U0|ALU_Result[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|ALU_Sel[2]
Warning (13012): Latch CPU:U0|data_path:U2|alu:U0|ALU_Result[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|ALU_Sel[2]
Warning (13012): Latch CPU:U0|data_path:U2|alu:U0|NZVC[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|ALU_Sel[2]
Warning (13012): Latch CPU:U0|data_path:U2|alu:U0|NZVC[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|ALU_Sel[2]
Warning (13012): Latch CPU:U0|data_path:U2|alu:U0|NZVC[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|ALU_Sel[2]
Warning (13012): Latch CPU:U0|control_unit:U1|next_state.S_FETCH_0_4639 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|current_state.S_DECODE_3
Warning (13012): Latch CPU:U0|control_unit:U1|B_Load has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|current_state.S_DECODE_3
Warning (13012): Latch CPU:U0|control_unit:U1|next_state.S_LDA_IMM_4_4420 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|current_state.S_DECODE_3
Warning (13012): Latch CPU:U0|control_unit:U1|next_state.S_LDA_DIR_4_4256 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|current_state.S_DECODE_3
Warning (13012): Latch CPU:U0|control_unit:U1|next_state.S_STA_DIR_4_3542 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|current_state.S_DECODE_3
Warning (13012): Latch CPU:U0|control_unit:U1|next_state.S_BRA_4_3049 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|current_state.S_DECODE_3
Warning (13012): Latch CPU:U0|control_unit:U1|next_state.S_BEQ_4_2885 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:U0|control_unit:U1|current_state.S_DECODE_3
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 839 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 130 input pins
    Info (21059): Implemented 128 output pins
    Info (21061): Implemented 573 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 93 warnings
    Info: Peak virtual memory: 4651 megabytes
    Info: Processing ended: Tue Mar 30 14:11:05 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:07


