Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jul  5 00:08:25 2023
| Host         : 6307b0c947c6 running 64-bit unknown
| Command      : report_utilization -file util.rpt -hierarchical -hierarchical_percentages
| Design       : design_1_wrapper
| Device       : 7z020clg400-1
| Design State : Routed
-------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------+-------------+---------------+----------+------------+--------------+
|                                                 Instance                                                 |                                                        Module                                                        |   Total LUTs  |   Logic LUTs  |  LUTRAMs  |     SRLs    |      FFs      |  RAMB36  |   RAMB18   | DSP48 Blocks |
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------+-------------+---------------+----------+------------+--------------+
| design_1_wrapper                                                                                         |                                                                                                                (top) | 39797(74.81%) | 38719(72.78%) | 22(0.13%) | 1056(6.07%) | 51081(48.01%) | 4(2.86%) | 53(18.93%) |    10(4.55%) |
|   design_1_i                                                                                             |                                                                                                             design_1 | 39797(74.81%) | 38719(72.78%) | 22(0.13%) | 1056(6.07%) | 51081(48.01%) | 4(2.86%) | 53(18.93%) |    10(4.55%) |
|     (design_1_i)                                                                                         |                                                                                                             design_1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|     axi_mem_intercon                                                                                     |                                                                                          design_1_axi_mem_intercon_0 |    994(1.87%) |    933(1.75%) | 10(0.06%) |   51(0.29%) |   1124(1.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|       m00_couplers                                                                                       |                                                                                             m00_couplers_imp_1R706YB |    339(0.64%) |    329(0.62%) | 10(0.06%) |    0(0.00%) |    389(0.37%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|         auto_pc                                                                                          |                                                                                                   design_1_auto_pc_1 |    339(0.64%) |    329(0.62%) | 10(0.06%) |    0(0.00%) |    389(0.37%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           inst                                                                                           |                                             design_1_auto_pc_1_axi_protocol_converter_v2_1_20_axi_protocol_converter |    339(0.64%) |    329(0.62%) | 10(0.06%) |    0(0.00%) |    389(0.37%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (inst)                                                                                       |                                             design_1_auto_pc_1_axi_protocol_converter_v2_1_20_axi_protocol_converter |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_axi4_axi3.axi3_conv_inst                                                                 |                                                          design_1_auto_pc_1_axi_protocol_converter_v2_1_20_axi3_conv |    339(0.64%) |    329(0.62%) | 10(0.06%) |    0(0.00%) |    389(0.37%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                        |                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_20_a_axi3_conv__parameterized0 |    137(0.26%) |    135(0.25%) |  2(0.01%) |    0(0.00%) |    154(0.14%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (USE_READ.USE_SPLIT_R.read_addr_inst)                                                    |                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_20_a_axi3_conv__parameterized0 |     88(0.17%) |     88(0.17%) |  0(0.00%) |    0(0.00%) |    116(0.11%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 USE_R_CHANNEL.cmd_queue                                                                  |                                                   design_1_auto_pc_1_axi_data_fifo_v2_1_19_axic_fifo__parameterized0 |     51(0.10%) |     49(0.09%) |  2(0.01%) |    0(0.00%) |     38(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   inst                                                                                   |                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen__parameterized0 |     51(0.10%) |     49(0.09%) |  2(0.01%) |    0(0.00%) |     38(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (inst)                                                                               |                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen__parameterized0 |     19(0.04%) |     19(0.04%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     fifo_gen_inst                                                                        |                                                            design_1_auto_pc_1_fifo_generator_v13_2_5__parameterized0 |     32(0.06%) |     30(0.06%) |  2(0.01%) |    0(0.00%) |     38(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       inst_fifo_gen                                                                      |                                                      design_1_auto_pc_1_fifo_generator_v13_2_5_synth__parameterized0 |     32(0.06%) |     30(0.06%) |  2(0.01%) |    0(0.00%) |     38(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gconvfifo.rf                                                                     |                                                                design_1_auto_pc_1_fifo_generator_top__parameterized0 |     32(0.06%) |     30(0.06%) |  2(0.01%) |    0(0.00%) |     38(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                           grf.rf                                                                         |                                                            design_1_auto_pc_1_fifo_generator_ramfifo__parameterized0 |     32(0.06%) |     30(0.06%) |  2(0.01%) |    0(0.00%) |     38(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                     |                                                                                        design_1_auto_pc_1_rd_logic_9 |      9(0.02%) |      9(0.02%) |  0(0.00%) |    0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gr1.gr1_int.rfwft                                                          |                                                                                        design_1_auto_pc_1_rd_fwft_13 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               grss.rsts                                                                  |                                                                             design_1_auto_pc_1_rd_status_flags_ss_14 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               rpntr                                                                      |                                                                                    design_1_auto_pc_1_rd_bin_cntr_15 |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                     |                                                                                       design_1_auto_pc_1_wr_logic_10 |     13(0.02%) |     13(0.02%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gwss.wsts                                                                  |                                                                             design_1_auto_pc_1_wr_status_flags_ss_11 |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               wpntr                                                                      |                                                                                    design_1_auto_pc_1_wr_bin_cntr_12 |     11(0.02%) |     11(0.02%) |  0(0.00%) |    0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                        |                                                                            design_1_auto_pc_1_memory__parameterized0 |      3(0.01%) |      1(0.01%) |  2(0.01%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                    |                                                                            design_1_auto_pc_1_memory__parameterized0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gdm.dm_gen.dm                                                              |                                                                              design_1_auto_pc_1_dmem__parameterized0 |      3(0.01%) |      1(0.01%) |  2(0.01%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             rstblk                                                                       |                                                                                 design_1_auto_pc_1_reset_blk_ramfifo |      7(0.01%) |      7(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (rstblk)                                                                   |                                                                                 design_1_auto_pc_1_reset_blk_ramfifo |      7(0.01%) |      7(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                        |                                                                                 design_1_auto_pc_1_xpm_cdc_async_rst |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                      |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_20_b_downsizer |      9(0.02%) |      9(0.02%) |  0(0.00%) |    0(0.00%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.write_addr_inst                                                                  |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_20_a_axi3_conv |    179(0.34%) |    171(0.32%) |  8(0.05%) |    0(0.00%) |    219(0.21%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (USE_WRITE.write_addr_inst)                                                              |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_20_a_axi3_conv |     84(0.16%) |     84(0.16%) |  0(0.00%) |    0(0.00%) |    127(0.12%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 USE_BURSTS.cmd_queue                                                                     |                                                        design_1_auto_pc_1_axi_data_fifo_v2_1_19_axic_fifo__xdcDup__1 |     48(0.09%) |     44(0.08%) |  4(0.02%) |    0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   inst                                                                                   |                                                         design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen__xdcDup__1 |     48(0.09%) |     44(0.08%) |  4(0.02%) |    0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (inst)                                                                               |                                                         design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen__xdcDup__1 |     16(0.03%) |     16(0.03%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     fifo_gen_inst                                                                        |                                                                 design_1_auto_pc_1_fifo_generator_v13_2_5__xdcDup__1 |     32(0.06%) |     28(0.05%) |  4(0.02%) |    0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       inst_fifo_gen                                                                      |                                                           design_1_auto_pc_1_fifo_generator_v13_2_5_synth__xdcDup__1 |     32(0.06%) |     28(0.05%) |  4(0.02%) |    0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gconvfifo.rf                                                                     |                                                                     design_1_auto_pc_1_fifo_generator_top__xdcDup__1 |     32(0.06%) |     28(0.05%) |  4(0.02%) |    0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                           grf.rf                                                                         |                                                                 design_1_auto_pc_1_fifo_generator_ramfifo__xdcDup__1 |     32(0.06%) |     28(0.05%) |  4(0.02%) |    0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                     |                                                                                        design_1_auto_pc_1_rd_logic_0 |      8(0.02%) |      8(0.02%) |  0(0.00%) |    0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gr1.gr1_int.rfwft                                                          |                                                                                         design_1_auto_pc_1_rd_fwft_6 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               grss.rsts                                                                  |                                                                              design_1_auto_pc_1_rd_status_flags_ss_7 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               rpntr                                                                      |                                                                                     design_1_auto_pc_1_rd_bin_cntr_8 |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                     |                                                                                        design_1_auto_pc_1_wr_logic_1 |     13(0.02%) |     13(0.02%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gwss.wsts                                                                  |                                                                              design_1_auto_pc_1_wr_status_flags_ss_4 |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               wpntr                                                                      |                                                                                     design_1_auto_pc_1_wr_bin_cntr_5 |     11(0.02%) |     11(0.02%) |  0(0.00%) |    0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                        |                                                                                          design_1_auto_pc_1_memory_2 |      4(0.01%) |      0(0.00%) |  4(0.02%) |    0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                    |                                                                                          design_1_auto_pc_1_memory_2 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gdm.dm_gen.dm                                                              |                                                                                            design_1_auto_pc_1_dmem_3 |      4(0.01%) |      0(0.00%) |  4(0.02%) |    0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             rstblk                                                                       |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |      8(0.02%) |      8(0.02%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (rstblk)                                                                   |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |      8(0.02%) |      8(0.02%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                        |                                                                              design_1_auto_pc_1_xpm_cdc_async_rst__3 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 USE_B_CHANNEL.cmd_b_queue                                                                |                                                                   design_1_auto_pc_1_axi_data_fifo_v2_1_19_axic_fifo |     50(0.09%) |     46(0.09%) |  4(0.02%) |    0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   inst                                                                                   |                                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen |     50(0.09%) |     46(0.09%) |  4(0.02%) |    0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (inst)                                                                               |                                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_19_fifo_gen |     19(0.04%) |     19(0.04%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     fifo_gen_inst                                                                        |                                                                            design_1_auto_pc_1_fifo_generator_v13_2_5 |     31(0.06%) |     27(0.05%) |  4(0.02%) |    0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       inst_fifo_gen                                                                      |                                                                      design_1_auto_pc_1_fifo_generator_v13_2_5_synth |     31(0.06%) |     27(0.05%) |  4(0.02%) |    0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gconvfifo.rf                                                                     |                                                                                design_1_auto_pc_1_fifo_generator_top |     31(0.06%) |     27(0.05%) |  4(0.02%) |    0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                           grf.rf                                                                         |                                                                            design_1_auto_pc_1_fifo_generator_ramfifo |     31(0.06%) |     27(0.05%) |  4(0.02%) |    0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                     |                                                                                          design_1_auto_pc_1_rd_logic |      8(0.02%) |      8(0.02%) |  0(0.00%) |    0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gr1.gr1_int.rfwft                                                          |                                                                                           design_1_auto_pc_1_rd_fwft |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               grss.rsts                                                                  |                                                                                design_1_auto_pc_1_rd_status_flags_ss |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               rpntr                                                                      |                                                                                       design_1_auto_pc_1_rd_bin_cntr |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                     |                                                                                          design_1_auto_pc_1_wr_logic |     13(0.02%) |     13(0.02%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gwss.wsts                                                                  |                                                                                design_1_auto_pc_1_wr_status_flags_ss |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               wpntr                                                                      |                                                                                       design_1_auto_pc_1_wr_bin_cntr |     11(0.02%) |     11(0.02%) |  0(0.00%) |    0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                        |                                                                                            design_1_auto_pc_1_memory |      4(0.01%) |      0(0.00%) |  4(0.02%) |    0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                    |                                                                                            design_1_auto_pc_1_memory |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gdm.dm_gen.dm                                                              |                                                                                              design_1_auto_pc_1_dmem |      4(0.01%) |      0(0.00%) |  4(0.02%) |    0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             rstblk                                                                       |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (rstblk)                                                                   |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                        |                                                                              design_1_auto_pc_1_xpm_cdc_async_rst__4 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.write_data_inst                                                                  |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_20_w_axi3_conv |     15(0.03%) |     15(0.03%) |  0(0.00%) |    0(0.00%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|       s00_couplers                                                                                       |                                                                                              s00_couplers_imp_7HNO1D |    179(0.34%) |    155(0.29%) |  0(0.00%) |   24(0.14%) |    235(0.22%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|         auto_us                                                                                          |                                                                                                   design_1_auto_us_0 |    179(0.34%) |    155(0.29%) |  0(0.00%) |   24(0.14%) |    235(0.22%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           inst                                                                                           |                                                                  design_1_auto_us_0_axi_dwidth_converter_v2_1_20_top |    179(0.34%) |    155(0.29%) |  0(0.00%) |   24(0.14%) |    235(0.22%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                |                                                          design_1_auto_us_0_axi_dwidth_converter_v2_1_20_axi_upsizer |    179(0.34%) |    155(0.29%) |  0(0.00%) |   24(0.14%) |    235(0.22%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                     |                                                     design_1_auto_us_0_axi_register_slice_v2_1_20_axi_register_slice |     36(0.07%) |     36(0.07%) |  0(0.00%) |    0(0.00%) |    136(0.13%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 r.r_pipe                                                                                 |                                    design_1_auto_us_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |     36(0.07%) |     36(0.07%) |  0(0.00%) |    0(0.00%) |    136(0.13%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                             |                                                            design_1_auto_us_0_axi_dwidth_converter_v2_1_20_r_upsizer |     56(0.11%) |     56(0.11%) |  0(0.00%) |    0(0.00%) |     18(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_READ.read_addr_inst                                                                    |                                                            design_1_auto_us_0_axi_dwidth_converter_v2_1_20_a_upsizer |     51(0.10%) |     27(0.05%) |  0(0.00%) |   24(0.14%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (USE_READ.read_addr_inst)                                                                |                                                            design_1_auto_us_0_axi_dwidth_converter_v2_1_20_a_upsizer |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_CMD_QUEUE.cmd_queue                                                                  |                                                            design_1_auto_us_0_generic_baseblocks_v2_1_0_command_fifo |     51(0.10%) |     27(0.05%) |  0(0.00%) |   24(0.14%) |     32(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               si_register_slice_inst                                                                     |                                     design_1_auto_us_0_axi_register_slice_v2_1_20_axi_register_slice__parameterized0 |     38(0.07%) |     38(0.07%) |  0(0.00%) |    0(0.00%) |     48(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 ar.ar_pipe                                                                               |                                                    design_1_auto_us_0_axi_register_slice_v2_1_20_axic_register_slice |     38(0.07%) |     38(0.07%) |  0(0.00%) |    0(0.00%) |     48(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|       s01_couplers                                                                                       |                                                                                             s01_couplers_imp_1W60HW0 |    192(0.36%) |    168(0.32%) |  0(0.00%) |   24(0.14%) |    171(0.16%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|         auto_us                                                                                          |                                                                                                   design_1_auto_us_1 |    192(0.36%) |    168(0.32%) |  0(0.00%) |   24(0.14%) |    171(0.16%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           inst                                                                                           |                                                                  design_1_auto_us_1_axi_dwidth_converter_v2_1_20_top |    192(0.36%) |    168(0.32%) |  0(0.00%) |   24(0.14%) |    171(0.16%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                |                                                          design_1_auto_us_1_axi_dwidth_converter_v2_1_20_axi_upsizer |    192(0.36%) |    168(0.32%) |  0(0.00%) |   24(0.14%) |    171(0.16%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                           |                                                            design_1_auto_us_1_axi_dwidth_converter_v2_1_20_w_upsizer |     97(0.18%) |     97(0.18%) |  0(0.00%) |    0(0.00%) |     90(0.08%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.write_addr_inst                                                                  |                                                            design_1_auto_us_1_axi_dwidth_converter_v2_1_20_a_upsizer |     60(0.11%) |     36(0.07%) |  0(0.00%) |   24(0.14%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (USE_WRITE.write_addr_inst)                                                              |                                                            design_1_auto_us_1_axi_dwidth_converter_v2_1_20_a_upsizer |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_CMD_QUEUE.cmd_queue                                                                  |                                                            design_1_auto_us_1_generic_baseblocks_v2_1_0_command_fifo |     60(0.11%) |     36(0.07%) |  0(0.00%) |   24(0.14%) |     32(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               si_register_slice_inst                                                                     |                                                     design_1_auto_us_1_axi_register_slice_v2_1_20_axi_register_slice |     37(0.07%) |     37(0.07%) |  0(0.00%) |    0(0.00%) |     48(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 aw.aw_pipe                                                                               |                                                    design_1_auto_us_1_axi_register_slice_v2_1_20_axic_register_slice |     37(0.07%) |     37(0.07%) |  0(0.00%) |    0(0.00%) |     48(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|       xbar                                                                                               |                                                                                                      design_1_xbar_0 |    285(0.54%) |    282(0.53%) |  0(0.00%) |    3(0.02%) |    329(0.31%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|         inst                                                                                             |                                                                    design_1_xbar_0_axi_crossbar_v2_1_21_axi_crossbar |    285(0.54%) |    282(0.53%) |  0(0.00%) |    3(0.02%) |    329(0.31%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           gen_samd.crossbar_samd                                                                         |                                                                        design_1_xbar_0_axi_crossbar_v2_1_21_crossbar |    285(0.54%) |    282(0.53%) |  0(0.00%) |    3(0.02%) |    329(0.31%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (gen_samd.crossbar_samd)                                                                     |                                                                        design_1_xbar_0_axi_crossbar_v2_1_21_crossbar |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |     11(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             addr_arbiter_ar                                                                              |                                                                    design_1_xbar_0_axi_crossbar_v2_1_21_addr_arbiter |     19(0.04%) |     19(0.04%) |  0(0.00%) |    0(0.00%) |     54(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             addr_arbiter_aw                                                                              |                                                                  design_1_xbar_0_axi_crossbar_v2_1_21_addr_arbiter_0 |     45(0.08%) |     45(0.08%) |  0(0.00%) |    0(0.00%) |     55(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_decerr_slave.decerr_slave_inst                                                           |                                                                    design_1_xbar_0_axi_crossbar_v2_1_21_decerr_slave |     24(0.05%) |     24(0.05%) |  0(0.00%) |    0(0.00%) |     18(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                 |                                                                       design_1_xbar_0_axi_crossbar_v2_1_21_wdata_mux |     50(0.09%) |     49(0.09%) |  0(0.00%) |    1(0.01%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               gen_wmux.wmux_aw_fifo                                                                      |                                              design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized0 |     50(0.09%) |     49(0.09%) |  0(0.00%) |    1(0.01%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (gen_wmux.wmux_aw_fifo)                                                                  |                                              design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized0 |     46(0.09%) |     46(0.09%) |  0(0.00%) |    0(0.00%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |                                                    design_1_xbar_0_axi_data_fifo_v2_1_19_ndeep_srl__parameterized0_5 |      4(0.01%) |      3(0.01%) |  0(0.00%) |    1(0.01%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_master_slots[0].reg_slice_mi                                                             |                                                        design_1_xbar_0_axi_register_slice_v2_1_20_axi_register_slice |     64(0.12%) |     64(0.12%) |  0(0.00%) |    0(0.00%) |    142(0.13%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               b.b_pipe                                                                                   |                                     design_1_xbar_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized1_3 |      9(0.02%) |      9(0.02%) |  0(0.00%) |    0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               r.r_pipe                                                                                   |                                     design_1_xbar_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized2_4 |     55(0.10%) |     55(0.10%) |  0(0.00%) |    0(0.00%) |    136(0.13%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                 |                                                       design_1_xbar_0_axi_crossbar_v2_1_21_wdata_mux__parameterized0 |     12(0.02%) |     11(0.02%) |  0(0.00%) |    1(0.01%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               gen_wmux.wmux_aw_fifo                                                                      |                                              design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized1 |     12(0.02%) |     11(0.02%) |  0(0.00%) |    1(0.01%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (gen_wmux.wmux_aw_fifo)                                                                  |                                              design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |    0(0.00%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |                                                      design_1_xbar_0_axi_data_fifo_v2_1_19_ndeep_srl__parameterized1 |      3(0.01%) |      2(0.01%) |  0(0.00%) |    1(0.01%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_master_slots[1].reg_slice_mi                                                             |                                                      design_1_xbar_0_axi_register_slice_v2_1_20_axi_register_slice_1 |     10(0.02%) |     10(0.02%) |  0(0.00%) |    0(0.00%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               b.b_pipe                                                                                   |                                       design_1_xbar_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized1 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               r.r_pipe                                                                                   |                                       design_1_xbar_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                              |                                                                   design_1_xbar_0_axi_crossbar_v2_1_21_si_transactor |     25(0.05%) |     25(0.05%) |  0(0.00%) |    0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                             |                                                   design_1_xbar_0_axi_crossbar_v2_1_21_si_transactor__parameterized0 |      9(0.02%) |      9(0.02%) |  0(0.00%) |    0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                               |                                                                        design_1_xbar_0_axi_crossbar_v2_1_21_splitter |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                               |                                                                    design_1_xbar_0_axi_crossbar_v2_1_21_wdata_router |     18(0.03%) |     17(0.03%) |  0(0.00%) |    1(0.01%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               wrouter_aw_fifo                                                                            |                                                              design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo |     18(0.03%) |     17(0.03%) |  0(0.00%) |    1(0.01%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (wrouter_aw_fifo)                                                                        |                                                              design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo |     13(0.02%) |     13(0.02%) |  0(0.00%) |    0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |                                                      design_1_xbar_0_axi_data_fifo_v2_1_19_ndeep_srl__parameterized0 |      5(0.01%) |      4(0.01%) |  0(0.00%) |    1(0.01%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             splitter_aw_mi                                                                               |                                                                      design_1_xbar_0_axi_crossbar_v2_1_21_splitter_2 |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|     hier_0                                                                                               |                                                                                                    hier_0_imp_MHUNTD | 38429(72.23%) | 37472(70.44%) | 12(0.07%) |  945(5.43%) | 49476(46.50%) | 4(2.86%) | 53(18.93%) |    10(4.55%) |
|       axi_dma_0                                                                                          |                                                                                                 design_1_axi_dma_0_0 |   1423(2.67%) |   1304(2.45%) | 12(0.07%) |  107(0.61%) |   2094(1.97%) | 4(2.86%) |   2(0.71%) |     0(0.00%) |
|         U0                                                                                               |                                                                                         design_1_axi_dma_0_0_axi_dma |   1423(2.67%) |   1304(2.45%) | 12(0.07%) |  107(0.61%) |   2094(1.97%) | 4(2.86%) |   2(0.71%) |     0(0.00%) |
|           (U0)                                                                                           |                                                                                         design_1_axi_dma_0_0_axi_dma |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                 |                                                                               design_1_axi_dma_0_0_axi_dma_mm2s_mngr |     15(0.03%) |     15(0.03%) |  0(0.00%) |    0(0.00%) |     76(0.07%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR)                                             |                                                                               design_1_axi_dma_0_0_axi_dma_mm2s_mngr |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                      |                                                                             design_1_axi_dma_0_0_axi_dma_smple_sm_31 |      9(0.02%) |      9(0.02%) |  0(0.00%) |    0(0.00%) |     65(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                           |                                                                          design_1_axi_dma_0_0_axi_dma_mm2s_cmdsts_if |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                         |                                                                           design_1_axi_dma_0_0_axi_dma_mm2s_sts_mngr |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                 |                                                                               design_1_axi_dma_0_0_axi_dma_s2mm_mngr |     29(0.05%) |     29(0.05%) |  0(0.00%) |    0(0.00%) |    104(0.10%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR)                                             |                                                                               design_1_axi_dma_0_0_axi_dma_s2mm_mngr |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                      |                                                                                design_1_axi_dma_0_0_axi_dma_smple_sm |      9(0.02%) |      9(0.02%) |  0(0.00%) |    0(0.00%) |     65(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                           |                                                                          design_1_axi_dma_0_0_axi_dma_s2mm_cmdsts_if |     18(0.03%) |     18(0.03%) |  0(0.00%) |    0(0.00%) |     35(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                         |                                                                           design_1_axi_dma_0_0_axi_dma_s2mm_sts_mngr |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           I_AXI_DMA_REG_MODULE                                                                           |                                                                              design_1_axi_dma_0_0_axi_dma_reg_module |    152(0.29%) |    152(0.29%) |  0(0.00%) |    0(0.00%) |    265(0.25%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                |                                                                                 design_1_axi_dma_0_0_axi_dma_lite_if |    121(0.23%) |    121(0.23%) |  0(0.00%) |    0(0.00%) |     85(0.08%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                       |                                                                                design_1_axi_dma_0_0_axi_dma_register |     10(0.02%) |     10(0.02%) |  0(0.00%) |    0(0.00%) |     90(0.08%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                       |                                                                           design_1_axi_dma_0_0_axi_dma_register_s2mm |     21(0.04%) |     21(0.04%) |  0(0.00%) |    0(0.00%) |     90(0.08%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           I_PRMRY_DATAMOVER                                                                              |                                                                                   design_1_axi_dma_0_0_axi_datamover |   1211(2.28%) |   1092(2.05%) | 12(0.07%) |  107(0.61%) |   1611(1.51%) | 4(2.86%) |   2(0.71%) |     0(0.00%) |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                            |                                                                    design_1_axi_dma_0_0_axi_datamover_mm2s_full_wrap |    405(0.76%) |    370(0.70%) |  0(0.00%) |   35(0.20%) |    505(0.47%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                           |                                                                       design_1_axi_dma_0_0_axi_datamover_skid_buf_13 |     37(0.07%) |     37(0.07%) |  0(0.00%) |    0(0.00%) |     72(0.07%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                |                                                                             design_1_axi_dma_0_0_axi_datamover_rd_sf |     58(0.11%) |     58(0.11%) |  0(0.00%) |    0(0.00%) |     75(0.07%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                 (GEN_INCLUDE_MM2S_SF.I_RD_SF)                                                            |                                                                             design_1_axi_dma_0_0_axi_datamover_rd_sf |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_DATA_FIFO                                                                              |                                                                      design_1_axi_dma_0_0_axi_datamover_sfifo_autord |     48(0.09%) |     48(0.09%) |  0(0.00%) |    0(0.00%) |     63(0.06%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                            |                                                                                    design_1_axi_dma_0_0_sync_fifo_fg |     48(0.09%) |     48(0.09%) |  0(0.00%) |    0(0.00%) |     63(0.06%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                        |                                                                                    design_1_axi_dma_0_0_sync_fifo_fg |      7(0.01%) |      7(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                 |                                                                                   design_1_axi_dma_0_0_xpm_fifo_sync |     41(0.08%) |     41(0.08%) |  0(0.00%) |    0(0.00%) |     63(0.06%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                       xpm_fifo_base_inst                                                                 |                                                                                   design_1_axi_dma_0_0_xpm_fifo_base |     41(0.08%) |     41(0.08%) |  0(0.00%) |    0(0.00%) |     63(0.06%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                         (xpm_fifo_base_inst)                                                             |                                                                                   design_1_axi_dma_0_0_xpm_fifo_base |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_fwft.rdpp1_inst                                                              |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized1_23 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                                  |                                                                                 design_1_axi_dma_0_0_xpm_memory_base |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                         rdp_inst                                                                         |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_24 |     21(0.04%) |     21(0.04%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rdpp1_inst                                                                       |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_25 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     11(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rst_d1_inst                                                                      |                                                                             design_1_axi_dma_0_0_xpm_fifo_reg_bit_26 |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrp_inst                                                                         |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_27 |     14(0.03%) |     14(0.03%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrpp1_inst                                                                       |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_28 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |     11(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         xpm_fifo_rst_inst                                                                |                                                                                 design_1_axi_dma_0_0_xpm_fifo_rst_30 |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                            |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (OMIT_DRE_CNTL.I_DRE_CNTL_FIFO)                                                        |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                               |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized1 |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                     |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                 |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                            |                                                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f_22 |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_ADDR_CNTL                                                                                |                                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl |     33(0.06%) |     10(0.02%) |  0(0.00%) |   23(0.13%) |     55(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_ADDR_CNTL)                                                                            |                                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     48(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                           |                                                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_17 |     32(0.06%) |      9(0.02%) |  0(0.00%) |   23(0.13%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                                       |                                                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_17 |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                               |                                                                                   design_1_axi_dma_0_0_srl_fifo_f_18 |     30(0.06%) |      7(0.01%) |  0(0.00%) |   23(0.13%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                     |                                                                               design_1_axi_dma_0_0_srl_fifo_rbu_f_19 |     30(0.06%) |      7(0.01%) |  0(0.00%) |   23(0.13%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                 |                                                                               design_1_axi_dma_0_0_srl_fifo_rbu_f_19 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                            |                                                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f_20 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                       |                                                                                   design_1_axi_dma_0_0_dynshreg_f_21 |     25(0.05%) |      2(0.01%) |  0(0.00%) |   23(0.13%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_CMD_STATUS                                                                               |                                                                        design_1_axi_dma_0_0_axi_datamover_cmd_status |      9(0.02%) |      9(0.02%) |  0(0.00%) |    0(0.00%) |     69(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                       |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |    0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_CMD_FIFO                                                                               |                                                                           design_1_axi_dma_0_0_axi_datamover_fifo_16 |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |     63(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_MSTR_PCC                                                                                 |                                                                               design_1_axi_dma_0_0_axi_datamover_pcc |    201(0.38%) |    201(0.38%) |  0(0.00%) |    0(0.00%) |    183(0.17%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_MSTR_PCC)                                                                             |                                                                               design_1_axi_dma_0_0_axi_datamover_pcc |    200(0.38%) |    200(0.38%) |  0(0.00%) |    0(0.00%) |    183(0.17%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_STRT_STRB_GEN                                                                          |                                                                         design_1_axi_dma_0_0_axi_datamover_strb_gen2 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_RD_DATA_CNTL                                                                             |                                                                       design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     60(0.11%) |     48(0.09%) |  0(0.00%) |   12(0.07%) |     43(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_RD_DATA_CNTL)                                                                         |                                                                       design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     23(0.04%) |     23(0.04%) |  0(0.00%) |    0(0.00%) |     37(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                      |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |     38(0.07%) |     26(0.05%) |  0(0.00%) |   12(0.07%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                                                  |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                               |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized0 |     37(0.07%) |     25(0.05%) |  0(0.00%) |   12(0.07%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                     |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |     37(0.07%) |     25(0.05%) |  0(0.00%) |   12(0.07%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                 |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                            |                                                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f_15 |     18(0.03%) |     18(0.03%) |  0(0.00%) |    0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                       |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized0 |     19(0.04%) |      7(0.01%) |  0(0.00%) |   12(0.07%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_RD_STATUS_CNTLR                                                                          |                                                                    design_1_axi_dma_0_0_axi_datamover_rd_status_cntl |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_RESET                                                                                    |                                                                          design_1_axi_dma_0_0_axi_datamover_reset_14 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                            |                                                                    design_1_axi_dma_0_0_axi_datamover_s2mm_full_wrap |    806(1.52%) |    722(1.36%) | 12(0.07%) |   72(0.41%) |   1106(1.04%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                      |                                                                          design_1_axi_dma_0_0_axi_datamover_skid_buf |     45(0.08%) |     45(0.08%) |  0(0.00%) |    0(0.00%) |     80(0.08%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                        |                                                                         design_1_axi_dma_0_0_axi_datamover_indet_btt |    163(0.31%) |    151(0.28%) | 12(0.07%) |    0(0.00%) |    227(0.21%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                 (GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT)                                                    |                                                                         design_1_axi_dma_0_0_axi_datamover_indet_btt |     22(0.04%) |     22(0.04%) |  0(0.00%) |    0(0.00%) |     22(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                    |                                                          design_1_axi_dma_0_0_axi_datamover_skid_buf__parameterized0 |     48(0.09%) |     48(0.09%) |  0(0.00%) |    0(0.00%) |     86(0.08%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_DATA_FIFO                                                                              |                                                      design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1 |     28(0.05%) |     28(0.05%) |  0(0.00%) |    0(0.00%) |     57(0.05%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                            |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |     28(0.05%) |     28(0.05%) |  0(0.00%) |    0(0.00%) |     57(0.05%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                        |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                 |                                                                   design_1_axi_dma_0_0_xpm_fifo_sync__parameterized3 |     24(0.05%) |     24(0.05%) |  0(0.00%) |    0(0.00%) |     57(0.05%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                       xpm_fifo_base_inst                                                                 |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |     24(0.05%) |     24(0.05%) |  0(0.00%) |    0(0.00%) |     57(0.05%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                         (xpm_fifo_base_inst)                                                             |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                                  |                                                                 design_1_axi_dma_0_0_xpm_memory_base__parameterized1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                         rdp_inst                                                                         |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized2 |     11(0.02%) |     11(0.02%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rdpp1_inst                                                                       |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized3 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     11(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rst_d1_inst                                                                      |                                                                              design_1_axi_dma_0_0_xpm_fifo_reg_bit_9 |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrp_inst                                                                         |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_10 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrpp1_inst                                                                       |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_11 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |     11(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         xpm_fifo_rst_inst                                                                |                                                                                 design_1_axi_dma_0_0_xpm_fifo_rst_12 |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_XD_FIFO                                                                                |                                                      design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0 |     66(0.12%) |     54(0.10%) | 12(0.07%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                        |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     66(0.12%) |     54(0.10%) | 12(0.07%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                    |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     16(0.03%) |     16(0.03%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                 |                                                                   design_1_axi_dma_0_0_xpm_fifo_sync__parameterized1 |     50(0.09%) |     38(0.07%) | 12(0.07%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       xpm_fifo_base_inst                                                                 |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |     50(0.09%) |     38(0.07%) | 12(0.07%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         (xpm_fifo_base_inst)                                                             |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_fwft.rdpp1_inst                                                              |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized1 |      7(0.01%) |      7(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                                  |                                                                 design_1_axi_dma_0_0_xpm_memory_base__parameterized0 |     12(0.02%) |      0(0.00%) | 12(0.07%) |    0(0.00%) |     26(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rdp_inst                                                                         |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized6 |      7(0.01%) |      7(0.01%) |  0(0.00%) |    0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rdpp1_inst                                                                       |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized7 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rst_d1_inst                                                                      |                                                                                design_1_axi_dma_0_0_xpm_fifo_reg_bit |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrp_inst                                                                         |                                                              design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_6 |      9(0.02%) |      9(0.02%) |  0(0.00%) |    0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrpp1_inst                                                                       |                                                              design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_7 |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         xpm_fifo_rst_inst                                                                |                                                                                    design_1_axi_dma_0_0_xpm_fifo_rst |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                      |                                                                            design_1_axi_dma_0_0_axi_datamover_ibttcc |    167(0.31%) |    167(0.31%) |  0(0.00%) |    0(0.00%) |    254(0.24%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                     |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_realign |    215(0.40%) |    193(0.36%) |  0(0.00%) |   22(0.13%) |    190(0.18%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER)                                                 |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_realign |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                       |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |    182(0.34%) |    177(0.33%) |  0(0.00%) |    5(0.03%) |    176(0.17%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_INCLUDE_SCATTER.I_S2MM_SCATTER)                                                   |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |     84(0.16%) |     84(0.16%) |  0(0.00%) |    0(0.00%) |     71(0.07%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   I_MSSAI_SKID_BUF                                                                       |                                                                    design_1_axi_dma_0_0_axi_datamover_mssai_skid_buf |     61(0.11%) |     61(0.11%) |  0(0.00%) |    0(0.00%) |     83(0.08%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   I_TSTRB_FIFO                                                                           |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |     20(0.04%) |     15(0.03%) |  0(0.00%) |    5(0.03%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (I_TSTRB_FIFO)                                                                       |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                             |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized5 |     18(0.03%) |     13(0.02%) |  0(0.00%) |    5(0.03%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       I_SRL_FIFO_RBU_F                                                                   |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |     18(0.03%) |     13(0.02%) |  0(0.00%) |    5(0.03%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         (I_SRL_FIFO_RBU_F)                                                               |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         CNTR_INCR_DECR_ADDN_F_I                                                          |                                                           design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |    0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         DYNSHREG_F_I                                                                     |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized5 |      9(0.02%) |      4(0.01%) |  0(0.00%) |    5(0.03%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   SLICE_INSERTION                                                                        |                                                                             design_1_axi_dma_0_0_axi_datamover_slice |     21(0.04%) |     21(0.04%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_DRE_CNTL_FIFO                                                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |     32(0.06%) |     15(0.03%) |  0(0.00%) |   17(0.10%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (I_DRE_CNTL_FIFO)                                                                      |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                               |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized4 |     30(0.06%) |     13(0.02%) |  0(0.00%) |   17(0.10%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                     |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |     30(0.06%) |     13(0.02%) |  0(0.00%) |   17(0.10%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                 |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                            |                                                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f_5 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                       |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized4 |     25(0.05%) |      8(0.02%) |  0(0.00%) |   17(0.10%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_ADDR_CNTL                                                                                |                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |     32(0.06%) |      9(0.02%) |  0(0.00%) |   23(0.13%) |     53(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_ADDR_CNTL)                                                                            |                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     47(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                           |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |     31(0.06%) |      8(0.02%) |  0(0.00%) |   23(0.13%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                                       |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                               |                                                                                      design_1_axi_dma_0_0_srl_fifo_f |     30(0.06%) |      7(0.01%) |  0(0.00%) |   23(0.13%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                     |                                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f |     30(0.06%) |      7(0.01%) |  0(0.00%) |   23(0.13%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                 |                                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                            |                                                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f_4 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                       |                                                                                      design_1_axi_dma_0_0_dynshreg_f |     25(0.05%) |      2(0.01%) |  0(0.00%) |   23(0.13%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_CMD_STATUS                                                                               |                                                        design_1_axi_dma_0_0_axi_datamover_cmd_status__parameterized0 |     22(0.04%) |     22(0.04%) |  0(0.00%) |    0(0.00%) |     97(0.09%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                       |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized4 |     19(0.04%) |     19(0.04%) |  0(0.00%) |    0(0.00%) |     34(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_CMD_FIFO                                                                               |                                                                              design_1_axi_dma_0_0_axi_datamover_fifo |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |     63(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_RESET                                                                                    |                                                                             design_1_axi_dma_0_0_axi_datamover_reset |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_S2MM_MMAP_SKID_BUF                                                                       |                                                                       design_1_axi_dma_0_0_axi_datamover_skid2mm_buf |     40(0.08%) |     40(0.08%) |  0(0.00%) |    0(0.00%) |     78(0.07%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_WR_DATA_CNTL                                                                             |                                                                       design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     83(0.16%) |     74(0.14%) |  0(0.00%) |    9(0.05%) |     66(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_WR_DATA_CNTL)                                                                         |                                                                       design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     48(0.09%) |     48(0.09%) |  0(0.00%) |    0(0.00%) |     60(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                      |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |     35(0.07%) |     26(0.05%) |  0(0.00%) |    9(0.05%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                                                  |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                               |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized6 |     34(0.06%) |     25(0.05%) |  0(0.00%) |    9(0.05%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                     |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |     34(0.06%) |     25(0.05%) |  0(0.00%) |    9(0.05%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                 |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                            |                                                                           design_1_axi_dma_0_0_cntr_incr_decr_addn_f |     17(0.03%) |     17(0.03%) |  0(0.00%) |    0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                       |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized6 |     17(0.03%) |      8(0.02%) |  0(0.00%) |    9(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_WR_STATUS_CNTLR                                                                          |                                                                    design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |     54(0.10%) |     36(0.07%) |  0(0.00%) |   18(0.10%) |     58(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_WR_STATUS_CNTLR)                                                                      |                                                                    design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     43(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |     30(0.06%) |     14(0.03%) |  0(0.00%) |   16(0.09%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO)                                      |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                               |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized3 |     29(0.05%) |     13(0.02%) |  0(0.00%) |   16(0.09%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                     |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |     29(0.05%) |     13(0.02%) |  0(0.00%) |   16(0.09%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                 |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                            |                                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                       |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized3 |     23(0.04%) |      7(0.01%) |  0(0.00%) |   16(0.09%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_WRESP_STATUS_FIFO                                                                      |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |     19(0.04%) |     17(0.03%) |  0(0.00%) |    2(0.01%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (I_WRESP_STATUS_FIFO)                                                                  |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                               |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized2 |     15(0.03%) |     13(0.02%) |  0(0.00%) |    2(0.01%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                     |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |     15(0.03%) |     13(0.02%) |  0(0.00%) |    2(0.01%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                 |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                            |                                                           design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                       |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized2 |      4(0.01%) |      2(0.01%) |  0(0.00%) |    2(0.01%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           I_RST_MODULE                                                                                   |                                                                              design_1_axi_dma_0_0_axi_dma_rst_module |     17(0.03%) |     17(0.03%) |  0(0.00%) |    0(0.00%) |     38(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (I_RST_MODULE)                                                                               |                                                                              design_1_axi_dma_0_0_axi_dma_rst_module |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_RESET_FOR_MM2S.RESET_I                                                                   |                                                                                   design_1_axi_dma_0_0_axi_dma_reset |      8(0.02%) |      8(0.02%) |  0(0.00%) |    0(0.00%) |     15(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                   |                                                                                 design_1_axi_dma_0_0_axi_dma_reset_1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |    0(0.00%) |     13(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             REG_HRD_RST                                                                                  |                                                                                        design_1_axi_dma_0_0_cdc_sync |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             REG_HRD_RST_OUT                                                                              |                                                                                      design_1_axi_dma_0_0_cdc_sync_2 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|       myproject_axi_0                                                                                    |                                                                                           design_1_myproject_axi_0_0 | 37006(69.56%) | 36168(67.98%) |  0(0.00%) |  838(4.82%) | 47382(44.53%) | 0(0.00%) | 51(18.21%) |    10(4.55%) |
|         inst                                                                                             |                                                                             design_1_myproject_axi_0_0_myproject_axi | 37006(69.56%) | 36168(67.98%) |  0(0.00%) |  838(4.82%) | 47382(44.53%) | 0(0.00%) | 51(18.21%) |    10(4.55%) |
|           (inst)                                                                                         |                                                                             design_1_myproject_axi_0_0_myproject_axi |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           Block_myproject_axi_exit35_proc_U0                                                             |                                                           design_1_myproject_axi_0_0_Block_myproject_axi_exit35_proc |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |    161(0.15%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           Loop_1_proc351_U0                                                                              |                                                                            design_1_myproject_axi_0_0_Loop_1_proc351 |    430(0.81%) |    430(0.81%) |  0(0.00%) |    0(0.00%) |    482(0.45%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (Loop_1_proc351_U0)                                                                          |                                                                            design_1_myproject_axi_0_0_Loop_1_proc351 |    243(0.46%) |    243(0.46%) |  0(0.00%) |    0(0.00%) |    218(0.20%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             myproject_axi_ashr_54ns_32ns_54_2_1_U2                                                       |                                                       design_1_myproject_axi_0_0_myproject_axi_ashr_54ns_32ns_54_2_1 |    109(0.20%) |    109(0.20%) |  0(0.00%) |    0(0.00%) |     66(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             myproject_axi_fpext_32ns_64_3_1_U1                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_fpext_32ns_64_3_1 |     51(0.10%) |     51(0.10%) |  0(0.00%) |    0(0.00%) |    128(0.12%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (myproject_axi_fpext_32ns_64_3_1_U1)                                                       |                                                           design_1_myproject_axi_0_0_myproject_axi_fpext_32ns_64_3_1 |     34(0.06%) |     34(0.06%) |  0(0.00%) |    0(0.00%) |     95(0.09%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_ap_fpext_1_no_dsp_32_u                                                       |                                                        design_1_myproject_axi_0_0_myproject_axi_ap_fpext_1_no_dsp_32 |     17(0.03%) |     17(0.03%) |  0(0.00%) |    0(0.00%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 U0                                                                                       |                                                                     design_1_myproject_axi_0_0_floating_point_v7_1_9 |     17(0.03%) |     17(0.03%) |  0(0.00%) |    0(0.00%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   i_synth                                                                                |                                                                 design_1_myproject_axi_0_0_floating_point_v7_1_9_viv |     17(0.03%) |     17(0.03%) |  0(0.00%) |    0(0.00%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     FLT_TO_FLT_OP.SPD.OP                                                                 |                                                                           design_1_myproject_axi_0_0_flt_to_flt_conv |     17(0.03%) |     17(0.03%) |  0(0.00%) |    0(0.00%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       EXP                                                                                |                                                                       design_1_myproject_axi_0_0_flt_to_flt_conv_exp |      7(0.01%) |      7(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         COND_DET                                                                         |                                                                            design_1_myproject_axi_0_0_special_detect |      7(0.01%) |      7(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                   |                                                                             design_1_myproject_axi_0_0_compare_eq_im |      7(0.01%) |      7(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             (MANT_CARRY.MANT_ALL_ZERO_DET)                                               |                                                                             design_1_myproject_axi_0_0_compare_eq_im |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             CARRY_ZERO_DET                                                               |                                                                               design_1_myproject_axi_0_0_carry_chain |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       OUTPUT                                                                             |                                                                                design_1_myproject_axi_0_0_flt_dec_op |     10(0.02%) |     10(0.02%) |  0(0.00%) |    0(0.00%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             regslice_both_in_data_U                                                                      |                                                         design_1_myproject_axi_0_0_regslice_both__parameterized0_383 |     19(0.04%) |     19(0.04%) |  0(0.00%) |    0(0.00%) |     66(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               ibuf_inst                                                                                  |                                                                  design_1_myproject_axi_0_0_ibuf__parameterized0_387 |     17(0.03%) |     17(0.03%) |  0(0.00%) |    0(0.00%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               obuf_inst                                                                                  |                                                                  design_1_myproject_axi_0_0_obuf__parameterized0_388 |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             regslice_both_in_last_V_U                                                                    |                                                                         design_1_myproject_axi_0_0_regslice_both_384 |      9(0.02%) |      9(0.02%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               ibuf_inst                                                                                  |                                                                                  design_1_myproject_axi_0_0_ibuf_385 |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               obuf_inst                                                                                  |                                                                                  design_1_myproject_axi_0_0_obuf_386 |      7(0.01%) |      7(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           Loop_2_proc_U0                                                                                 |                                                                               design_1_myproject_axi_0_0_Loop_2_proc |    422(0.79%) |    422(0.79%) |  0(0.00%) |    0(0.00%) |    387(0.36%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (Loop_2_proc_U0)                                                                             |                                                                               design_1_myproject_axi_0_0_Loop_2_proc |    245(0.46%) |    245(0.46%) |  0(0.00%) |    0(0.00%) |    251(0.24%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             myproject_axi_lshr_32ns_32ns_32_2_1_U528                                                     |                                                       design_1_myproject_axi_0_0_myproject_axi_lshr_32ns_32ns_32_2_1 |     55(0.10%) |     55(0.10%) |  0(0.00%) |    0(0.00%) |     32(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             myproject_axi_shl_64ns_32ns_64_2_1_U529                                                      |                                                        design_1_myproject_axi_0_0_myproject_axi_shl_64ns_32ns_64_2_1 |     75(0.14%) |     75(0.14%) |  0(0.00%) |    0(0.00%) |     32(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             regslice_both_out_data_U                                                                     |                                                             design_1_myproject_axi_0_0_regslice_both__parameterized0 |     42(0.08%) |     42(0.08%) |  0(0.00%) |    0(0.00%) |     68(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (regslice_both_out_data_U)                                                                 |                                                             design_1_myproject_axi_0_0_regslice_both__parameterized0 |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               ibuf_inst                                                                                  |                                                                      design_1_myproject_axi_0_0_ibuf__parameterized0 |     38(0.07%) |     38(0.07%) |  0(0.00%) |    0(0.00%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               obuf_inst                                                                                  |                                                                      design_1_myproject_axi_0_0_obuf__parameterized0 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             regslice_both_out_last_V_U                                                                   |                                                                             design_1_myproject_axi_0_0_regslice_both |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               ibuf_inst                                                                                  |                                                                                      design_1_myproject_axi_0_0_ibuf |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               obuf_inst                                                                                  |                                                                                      design_1_myproject_axi_0_0_obuf |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           in_local_V_data_0_V_U                                                                          |                                                                           design_1_myproject_axi_0_0_fifo_w16_d784_A |     61(0.11%) |     61(0.11%) |  0(0.00%) |    0(0.00%) |     66(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|           is_last_0_i_loc_channel_U                                                                      |                                                                              design_1_myproject_axi_0_0_fifo_w1_d2_A |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (is_last_0_i_loc_channel_U)                                                                  |                                                                              design_1_myproject_axi_0_0_fifo_w1_d2_A |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w1_d2_A_ram                                                                           |                                                                     design_1_myproject_axi_0_0_fifo_w1_d2_A_shiftReg |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           myproject_U0                                                                                   |                                                                                 design_1_myproject_axi_0_0_myproject | 35736(67.17%) | 34898(65.60%) |  0(0.00%) |  838(4.82%) | 45702(42.95%) | 0(0.00%) | 50(17.86%) |    10(4.55%) |
|             (myproject_U0)                                                                               |                                                                                 design_1_myproject_axi_0_0_myproject |     44(0.08%) |     44(0.08%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0                        |                      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s | 13951(26.22%) | 13433(25.25%) |  0(0.00%) |  518(2.98%) | 16777(15.77%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0)                    |                      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s | 13096(24.62%) | 13076(24.58%) |  0(0.00%) |   20(0.11%) | 16300(15.32%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_0_U                                                                  |          design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_382 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_10_U                                                                 |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_257 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_381 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_11_U                                                                 |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_258 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_380 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_12_U                                                                 |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_259 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_379 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_13_U                                                                 |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_260 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_378 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_14_U                                                                 |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_261 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_377 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_15_U                                                                 |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_262 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_376 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_1_U                                                                  |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_263 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_375 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_2_U                                                                  |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_264 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_374 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_3_U                                                                  |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_265 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_373 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_4_U                                                                  |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_266 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_372 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_5_U                                                                  |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_267 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_371 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_6_U                                                                  |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_268 |     22(0.04%) |     14(0.03%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_370 |     22(0.04%) |     14(0.03%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_7_U                                                                  |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_269 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_369 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_8_U                                                                  |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_270 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_368 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_0_9_U                                                                  |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_271 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_367 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1305_0_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_272 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_366 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1305_10_U                                                              |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_273 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_365 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1305_11_U                                                              |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_274 |     24(0.05%) |     16(0.03%) |  0(0.00%) |    8(0.05%) |     24(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_364 |     24(0.05%) |     16(0.03%) |  0(0.00%) |    8(0.05%) |     24(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1305_12_U                                                              |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_275 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_363 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1305_13_U                                                              |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_276 |     15(0.03%) |     10(0.02%) |  0(0.00%) |    5(0.03%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_362 |     15(0.03%) |     10(0.02%) |  0(0.00%) |    5(0.03%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1305_14_U                                                              |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_277 |      6(0.01%) |      0(0.00%) |  0(0.00%) |    6(0.03%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_361 |      6(0.01%) |      0(0.00%) |  0(0.00%) |    6(0.03%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1305_15_U                                                              |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_278 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_360 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1305_1_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_279 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_359 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1305_2_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_280 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_358 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1305_3_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_281 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_357 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1305_4_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_282 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_356 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1305_5_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_283 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_355 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1305_6_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_284 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_354 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1305_7_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_285 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_353 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1305_8_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_286 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_352 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1305_9_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_287 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_351 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2306_0_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_288 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_350 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2306_10_U                                                              |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_289 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_349 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2306_11_U                                                              |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_290 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_348 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2306_12_U                                                              |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_291 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_347 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2306_13_U                                                              |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_292 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_346 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2306_14_U                                                              |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_293 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_345 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2306_15_U                                                              |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_294 |     14(0.03%) |      6(0.01%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_344 |     14(0.03%) |      6(0.01%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2306_1_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_295 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_343 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2306_2_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_296 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_342 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2306_3_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_297 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_341 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2306_4_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_298 |     17(0.03%) |      9(0.02%) |  0(0.00%) |    8(0.05%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_340 |     17(0.03%) |      9(0.02%) |  0(0.00%) |    8(0.05%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2306_5_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_299 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_339 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2306_6_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_300 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_338 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2306_7_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_301 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_337 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2306_8_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_302 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_336 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2306_9_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_303 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_335 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3307_0_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_304 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_334 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3307_10_U                                                              |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_305 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_333 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3307_11_U                                                              |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_306 |     14(0.03%) |      9(0.02%) |  0(0.00%) |    5(0.03%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_332 |     14(0.03%) |      9(0.02%) |  0(0.00%) |    5(0.03%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3307_12_U                                                              |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_307 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_331 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3307_13_U                                                              |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_308 |     38(0.07%) |     30(0.06%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_330 |     38(0.07%) |     30(0.06%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3307_14_U                                                              |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_309 |     17(0.03%) |      9(0.02%) |  0(0.00%) |    8(0.05%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_329 |     17(0.03%) |      9(0.02%) |  0(0.00%) |    8(0.05%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3307_15_U                                                              |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_310 |     10(0.02%) |      2(0.01%) |  0(0.00%) |    8(0.05%) |     21(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_328 |     10(0.02%) |      2(0.01%) |  0(0.00%) |    8(0.05%) |     21(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3307_1_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_311 |     17(0.03%) |      9(0.02%) |  0(0.00%) |    8(0.05%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_327 |     17(0.03%) |      9(0.02%) |  0(0.00%) |    8(0.05%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3307_2_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_312 |     14(0.03%) |      9(0.02%) |  0(0.00%) |    5(0.03%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_326 |     14(0.03%) |      9(0.02%) |  0(0.00%) |    5(0.03%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3307_3_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_313 |     29(0.05%) |     21(0.04%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_325 |     29(0.05%) |     21(0.04%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3307_4_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_314 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_324 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3307_5_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_315 |      5(0.01%) |      0(0.00%) |  0(0.00%) |    5(0.03%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_323 |      5(0.01%) |      0(0.00%) |  0(0.00%) |    5(0.03%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3307_6_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_316 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_322 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3307_7_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_317 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_321 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3307_8_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_318 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_320 |     20(0.04%) |     12(0.02%) |  0(0.00%) |    8(0.05%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3307_9_U                                                               |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_319 |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core_U  |     design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy_core |      8(0.02%) |      0(0.00%) |  0(0.00%) |    8(0.05%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0                        |                      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s |   4431(8.33%) |   4367(8.21%) |  0(0.00%) |   64(0.37%) |   4306(4.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0)                    |                      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s |   4357(8.19%) |   4357(8.19%) |  0(0.00%) |    0(0.00%) |   4242(3.99%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_0_0_U                                                                |          design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb |     27(0.05%) |     11(0.02%) |  0(0.00%) |   16(0.09%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core_256 |     27(0.05%) |     11(0.02%) |  0(0.00%) |   16(0.09%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_1_0_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_251 |     16(0.03%) |      0(0.00%) |  0(0.00%) |   16(0.09%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core_255 |     16(0.03%) |      0(0.00%) |  0(0.00%) |   16(0.09%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_2_0_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_252 |     16(0.03%) |      0(0.00%) |  0(0.00%) |   16(0.09%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core_U  | design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core_254 |     16(0.03%) |      0(0.00%) |  0(0.00%) |   16(0.09%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_1_3_0_U                                                                |      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_253 |     17(0.03%) |      1(0.01%) |  0(0.00%) |   16(0.09%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core_U  |     design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb_core |     17(0.03%) |      1(0.01%) |  0(0.00%) |   16(0.09%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0                           |                         design_1_myproject_axi_0_0_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s |   3323(6.25%) |   3323(6.25%) |  0(0.00%) |    0(0.00%) |   4591(4.31%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0)                       |                         design_1_myproject_axi_0_0_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s |    729(1.37%) |    729(1.37%) |  0(0.00%) |    0(0.00%) |    489(0.46%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_fu_202                |                          design_1_myproject_axi_0_0_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s |   2884(5.42%) |   2884(5.42%) |  0(0.00%) |    0(0.00%) |   4102(3.86%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0                            |                          design_1_myproject_axi_0_0_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s |  9294(17.47%) |  9294(17.47%) |  0(0.00%) |    0(0.00%) | 14126(13.28%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0)                        |                          design_1_myproject_axi_0_0_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s |     32(0.06%) |     32(0.06%) |  0(0.00%) |    0(0.00%) |    638(0.60%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_519                |                          design_1_myproject_axi_0_0_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s |  9262(17.41%) |  9262(17.41%) |  0(0.00%) |    0(0.00%) | 13488(12.68%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_0_V_U                                                                     |                                                                             design_1_myproject_axi_0_0_fifo_w16_d1_A |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_0_V_U)                                                                 |                                                                             design_1_myproject_axi_0_0_fifo_w16_d1_A |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_250 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_10_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_36 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_10_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_36 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_249 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_11_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_37 |      7(0.01%) |      7(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_11_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_37 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_248 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_12_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_38 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_12_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_38 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_247 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_13_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_39 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_13_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_39 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_246 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_14_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_40 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_14_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_40 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_245 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_15_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_41 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_15_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_41 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_244 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_16_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_42 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_16_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_42 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_243 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_17_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_43 |     23(0.04%) |     23(0.04%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_17_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_43 |     17(0.03%) |     17(0.03%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_242 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_18_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_44 |      7(0.01%) |      7(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_18_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_44 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_241 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_19_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_45 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_19_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_45 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_240 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_1_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_46 |      7(0.01%) |      7(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_1_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_46 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_239 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_20_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_47 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_20_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_47 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_238 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_21_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_48 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_21_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_48 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_237 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_22_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_49 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_22_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_49 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_236 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_23_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_50 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_23_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_50 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_235 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_24_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_51 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_24_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_51 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_234 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_25_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_52 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_25_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_52 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_233 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_26_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_53 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_26_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_53 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_232 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_27_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_54 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_27_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_54 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_231 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_28_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_55 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_28_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_55 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_230 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_29_V_U                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_56 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_29_V_U)                                                                |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_56 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_229 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_2_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_57 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_2_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_57 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_228 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_3_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_58 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_3_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_58 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_227 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_4_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_59 |      7(0.01%) |      7(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_4_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_59 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_226 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_5_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_60 |     10(0.02%) |     10(0.02%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_5_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_60 |      9(0.02%) |      9(0.02%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_225 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_6_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_61 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_6_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_61 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_224 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_7_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_62 |      7(0.01%) |      7(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_7_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_62 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_223 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_8_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_63 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_8_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_63 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_222 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_9_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_64 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_9_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_64 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_221 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer13_out_V_data_0_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_65 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer13_out_V_data_0_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_65 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_220 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer13_out_V_data_1_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_66 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer13_out_V_data_1_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_66 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_219 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer13_out_V_data_2_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_67 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer13_out_V_data_2_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_67 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_218 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer13_out_V_data_3_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_68 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer13_out_V_data_3_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_68 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_217 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer13_out_V_data_4_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_69 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer13_out_V_data_4_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_69 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_216 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer13_out_V_data_5_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_70 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer13_out_V_data_5_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_70 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_215 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer13_out_V_data_6_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_71 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer13_out_V_data_6_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_71 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_214 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer13_out_V_data_7_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_72 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer13_out_V_data_7_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_72 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_213 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer13_out_V_data_8_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_73 |     11(0.02%) |     11(0.02%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer13_out_V_data_8_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_73 |     10(0.02%) |     10(0.02%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_212 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer13_out_V_data_9_V_U                                                                     |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_74 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer13_out_V_data_9_V_U)                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_74 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                        |                                                                    design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_0_V_U                                                                      |                                                                           design_1_myproject_axi_0_0_fifo_w16_d576_A |     58(0.11%) |     58(0.11%) |  0(0.00%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_10_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d576_A_75 |     58(0.11%) |     58(0.11%) |  0(0.00%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_11_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d576_A_76 |     57(0.11%) |     57(0.11%) |  0(0.00%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_12_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d576_A_77 |     59(0.11%) |     59(0.11%) |  0(0.00%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_13_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d576_A_78 |     57(0.11%) |     57(0.11%) |  0(0.00%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_14_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d576_A_79 |     57(0.11%) |     57(0.11%) |  0(0.00%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_15_V_U                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d576_A_80 |     57(0.11%) |     57(0.11%) |  0(0.00%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_1_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w16_d576_A_81 |     57(0.11%) |     57(0.11%) |  0(0.00%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_2_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w16_d576_A_82 |     58(0.11%) |     58(0.11%) |  0(0.00%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_3_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w16_d576_A_83 |     58(0.11%) |     58(0.11%) |  0(0.00%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_4_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w16_d576_A_84 |     59(0.11%) |     59(0.11%) |  0(0.00%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_5_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w16_d576_A_85 |     58(0.11%) |     58(0.11%) |  0(0.00%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_6_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w16_d576_A_86 |     57(0.11%) |     57(0.11%) |  0(0.00%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_7_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w16_d576_A_87 |     58(0.11%) |     58(0.11%) |  0(0.00%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_8_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w16_d576_A_88 |     58(0.11%) |     58(0.11%) |  0(0.00%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_9_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w16_d576_A_89 |     58(0.11%) |     58(0.11%) |  0(0.00%) |    0(0.00%) |     62(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_0_V_U                                                                      |                                                                            design_1_myproject_axi_0_0_fifo_w4_d576_A |     42(0.08%) |     42(0.08%) |  0(0.00%) |    0(0.00%) |     42(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_10_V_U                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w4_d576_A_90 |     43(0.08%) |     43(0.08%) |  0(0.00%) |    0(0.00%) |     42(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_11_V_U                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w4_d576_A_91 |     43(0.08%) |     43(0.08%) |  0(0.00%) |    0(0.00%) |     42(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_12_V_U                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w4_d576_A_92 |     45(0.08%) |     45(0.08%) |  0(0.00%) |    0(0.00%) |     42(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_13_V_U                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w4_d576_A_93 |     43(0.08%) |     43(0.08%) |  0(0.00%) |    0(0.00%) |     42(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_14_V_U                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w4_d576_A_94 |     43(0.08%) |     43(0.08%) |  0(0.00%) |    0(0.00%) |     42(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_15_V_U                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w4_d576_A_95 |     43(0.08%) |     43(0.08%) |  0(0.00%) |    0(0.00%) |     42(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_1_V_U                                                                      |                                                                         design_1_myproject_axi_0_0_fifo_w4_d576_A_96 |     43(0.08%) |     43(0.08%) |  0(0.00%) |    0(0.00%) |     42(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_2_V_U                                                                      |                                                                         design_1_myproject_axi_0_0_fifo_w4_d576_A_97 |     42(0.08%) |     42(0.08%) |  0(0.00%) |    0(0.00%) |     42(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_3_V_U                                                                      |                                                                         design_1_myproject_axi_0_0_fifo_w4_d576_A_98 |     44(0.08%) |     44(0.08%) |  0(0.00%) |    0(0.00%) |     42(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_4_V_U                                                                      |                                                                         design_1_myproject_axi_0_0_fifo_w4_d576_A_99 |     44(0.08%) |     44(0.08%) |  0(0.00%) |    0(0.00%) |     42(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_5_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w4_d576_A_100 |     44(0.08%) |     44(0.08%) |  0(0.00%) |    0(0.00%) |     42(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_6_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w4_d576_A_101 |     42(0.08%) |     42(0.08%) |  0(0.00%) |    0(0.00%) |     42(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_7_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w4_d576_A_102 |     43(0.08%) |     43(0.08%) |  0(0.00%) |    0(0.00%) |     42(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_8_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w4_d576_A_103 |     42(0.08%) |     42(0.08%) |  0(0.00%) |    0(0.00%) |     42(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_9_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w4_d576_A_104 |     44(0.08%) |     44(0.08%) |  0(0.00%) |    0(0.00%) |     42(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_0_V_U                                                                      |                                                                           design_1_myproject_axi_0_0_fifo_w16_d144_A |     42(0.08%) |     42(0.08%) |  0(0.00%) |    0(0.00%) |     44(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_10_V_U                                                                     |                                                                       design_1_myproject_axi_0_0_fifo_w16_d144_A_105 |     42(0.08%) |     42(0.08%) |  0(0.00%) |    0(0.00%) |     44(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_11_V_U                                                                     |                                                                       design_1_myproject_axi_0_0_fifo_w16_d144_A_106 |     41(0.08%) |     41(0.08%) |  0(0.00%) |    0(0.00%) |     44(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_12_V_U                                                                     |                                                                       design_1_myproject_axi_0_0_fifo_w16_d144_A_107 |     41(0.08%) |     41(0.08%) |  0(0.00%) |    0(0.00%) |     44(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_13_V_U                                                                     |                                                                       design_1_myproject_axi_0_0_fifo_w16_d144_A_108 |     41(0.08%) |     41(0.08%) |  0(0.00%) |    0(0.00%) |     44(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_14_V_U                                                                     |                                                                       design_1_myproject_axi_0_0_fifo_w16_d144_A_109 |     41(0.08%) |     41(0.08%) |  0(0.00%) |    0(0.00%) |     44(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_15_V_U                                                                     |                                                                       design_1_myproject_axi_0_0_fifo_w16_d144_A_110 |     40(0.08%) |     40(0.08%) |  0(0.00%) |    0(0.00%) |     44(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_1_V_U                                                                      |                                                                       design_1_myproject_axi_0_0_fifo_w16_d144_A_111 |     42(0.08%) |     42(0.08%) |  0(0.00%) |    0(0.00%) |     44(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_2_V_U                                                                      |                                                                       design_1_myproject_axi_0_0_fifo_w16_d144_A_112 |     41(0.08%) |     41(0.08%) |  0(0.00%) |    0(0.00%) |     44(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_3_V_U                                                                      |                                                                       design_1_myproject_axi_0_0_fifo_w16_d144_A_113 |     43(0.08%) |     43(0.08%) |  0(0.00%) |    0(0.00%) |     44(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_4_V_U                                                                      |                                                                       design_1_myproject_axi_0_0_fifo_w16_d144_A_114 |     41(0.08%) |     41(0.08%) |  0(0.00%) |    0(0.00%) |     44(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_5_V_U                                                                      |                                                                       design_1_myproject_axi_0_0_fifo_w16_d144_A_115 |     42(0.08%) |     42(0.08%) |  0(0.00%) |    0(0.00%) |     44(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_6_V_U                                                                      |                                                                       design_1_myproject_axi_0_0_fifo_w16_d144_A_116 |     40(0.08%) |     40(0.08%) |  0(0.00%) |    0(0.00%) |     44(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_7_V_U                                                                      |                                                                       design_1_myproject_axi_0_0_fifo_w16_d144_A_117 |     41(0.08%) |     41(0.08%) |  0(0.00%) |    0(0.00%) |     44(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_8_V_U                                                                      |                                                                       design_1_myproject_axi_0_0_fifo_w16_d144_A_118 |     41(0.08%) |     41(0.08%) |  0(0.00%) |    0(0.00%) |     44(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_9_V_U                                                                      |                                                                       design_1_myproject_axi_0_0_fifo_w16_d144_A_119 |     55(0.10%) |     55(0.10%) |  0(0.00%) |    0(0.00%) |     44(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer6_out_V_data_0_V_U                                                                      |                                                                            design_1_myproject_axi_0_0_fifo_w16_d64_A |     49(0.09%) |     17(0.03%) |  0(0.00%) |   32(0.18%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_0_V_U)                                                                  |                                                                            design_1_myproject_axi_0_0_fifo_w16_d64_A |     13(0.02%) |     13(0.02%) |  0(0.00%) |    0(0.00%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                       |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_211 |     38(0.07%) |      6(0.01%) |  0(0.00%) |   32(0.18%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_1_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_120 |     50(0.09%) |     18(0.03%) |  0(0.00%) |   32(0.18%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_1_V_U)                                                                  |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_120 |     13(0.02%) |     13(0.02%) |  0(0.00%) |    0(0.00%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                       |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_210 |     38(0.07%) |      6(0.01%) |  0(0.00%) |   32(0.18%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_2_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_121 |     50(0.09%) |     18(0.03%) |  0(0.00%) |   32(0.18%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_2_V_U)                                                                  |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_121 |     13(0.02%) |     13(0.02%) |  0(0.00%) |    0(0.00%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                       |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_209 |     39(0.07%) |      7(0.01%) |  0(0.00%) |   32(0.18%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer6_out_V_data_3_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_122 |     50(0.09%) |     18(0.03%) |  0(0.00%) |   32(0.18%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer6_out_V_data_3_V_U)                                                                  |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_122 |     13(0.02%) |     13(0.02%) |  0(0.00%) |    0(0.00%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                       |                                                                   design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg |     38(0.07%) |      6(0.01%) |  0(0.00%) |   32(0.18%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer8_out_V_data_0_V_U                                                                      |                                                                             design_1_myproject_axi_0_0_fifo_w4_d64_A |     24(0.05%) |     16(0.03%) |  0(0.00%) |    8(0.05%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer8_out_V_data_0_V_U)                                                                  |                                                                             design_1_myproject_axi_0_0_fifo_w4_d64_A |     14(0.03%) |     14(0.03%) |  0(0.00%) |    0(0.00%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d64_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w4_d64_A_shiftReg_208 |     11(0.02%) |      3(0.01%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer8_out_V_data_1_V_U                                                                      |                                                                         design_1_myproject_axi_0_0_fifo_w4_d64_A_123 |     24(0.05%) |     16(0.03%) |  0(0.00%) |    8(0.05%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer8_out_V_data_1_V_U)                                                                  |                                                                         design_1_myproject_axi_0_0_fifo_w4_d64_A_123 |     14(0.03%) |     14(0.03%) |  0(0.00%) |    0(0.00%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d64_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w4_d64_A_shiftReg_207 |     11(0.02%) |      3(0.01%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer8_out_V_data_2_V_U                                                                      |                                                                         design_1_myproject_axi_0_0_fifo_w4_d64_A_124 |     24(0.05%) |     16(0.03%) |  0(0.00%) |    8(0.05%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer8_out_V_data_2_V_U)                                                                  |                                                                         design_1_myproject_axi_0_0_fifo_w4_d64_A_124 |     14(0.03%) |     14(0.03%) |  0(0.00%) |    0(0.00%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d64_A_ram                                                                        |                                                                design_1_myproject_axi_0_0_fifo_w4_d64_A_shiftReg_206 |     11(0.02%) |      3(0.01%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer8_out_V_data_3_V_U                                                                      |                                                                         design_1_myproject_axi_0_0_fifo_w4_d64_A_125 |     23(0.04%) |     15(0.03%) |  0(0.00%) |    8(0.05%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer8_out_V_data_3_V_U)                                                                  |                                                                         design_1_myproject_axi_0_0_fifo_w4_d64_A_125 |     13(0.02%) |     13(0.02%) |  0(0.00%) |    0(0.00%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w4_d64_A_ram                                                                        |                                                                    design_1_myproject_axi_0_0_fifo_w4_d64_A_shiftReg |     11(0.02%) |      3(0.01%) |  0(0.00%) |    8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_0_V_U                                                                      |                                                                            design_1_myproject_axi_0_0_fifo_w16_d16_A |     12(0.02%) |      8(0.02%) |  0(0.00%) |    4(0.02%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_0_V_U)                                                                  |                                                                            design_1_myproject_axi_0_0_fifo_w16_d16_A |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d16_A_ram                                                                       |                                                               design_1_myproject_axi_0_0_fifo_w16_d16_A_shiftReg_205 |      6(0.01%) |      2(0.01%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_1_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w16_d16_A_126 |     12(0.02%) |      8(0.02%) |  0(0.00%) |    4(0.02%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_1_V_U)                                                                  |                                                                        design_1_myproject_axi_0_0_fifo_w16_d16_A_126 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d16_A_ram                                                                       |                                                               design_1_myproject_axi_0_0_fifo_w16_d16_A_shiftReg_204 |      6(0.01%) |      2(0.01%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_2_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w16_d16_A_127 |     12(0.02%) |      8(0.02%) |  0(0.00%) |    4(0.02%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_2_V_U)                                                                  |                                                                        design_1_myproject_axi_0_0_fifo_w16_d16_A_127 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d16_A_ram                                                                       |                                                               design_1_myproject_axi_0_0_fifo_w16_d16_A_shiftReg_203 |      6(0.01%) |      2(0.01%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_3_V_U                                                                      |                                                                        design_1_myproject_axi_0_0_fifo_w16_d16_A_128 |     12(0.02%) |      8(0.02%) |  0(0.00%) |    4(0.02%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_3_V_U)                                                                  |                                                                        design_1_myproject_axi_0_0_fifo_w16_d16_A_128 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d16_A_ram                                                                       |                                                                   design_1_myproject_axi_0_0_fifo_w16_d16_A_shiftReg |      6(0.01%) |      2(0.01%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0                      |                    design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s |    242(0.45%) |    226(0.42%) |  0(0.00%) |   16(0.09%) |    385(0.36%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0)                  |                    design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s |    207(0.39%) |    207(0.39%) |  0(0.00%) |    0(0.00%) |    385(0.36%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_0_U                                                                |          design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn_core_202 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_1_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn_193 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn_core_201 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_2_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn_194 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn_core_200 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_3_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn_195 |      9(0.02%) |      5(0.01%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn_core_U  |     design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn_core |      9(0.02%) |      5(0.01%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U138                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_196 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U139                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_197 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U140                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_198 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U141                                                           |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_199 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0                                  |                                design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s |    504(0.95%) |    440(0.83%) |  0(0.00%) |   64(0.37%) |    800(0.75%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0)                              |                                design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s |    374(0.70%) |    374(0.70%) |  0(0.00%) |    0(0.00%) |    800(0.75%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_0_U                                                                |          design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_192 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_10_U                                                               |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_148 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_191 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_11_U                                                               |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_149 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_190 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_12_U                                                               |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_150 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_189 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_13_U                                                               |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_151 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_188 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_14_U                                                               |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_152 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_187 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_15_U                                                               |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_153 |      6(0.01%) |      2(0.01%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_186 |      6(0.01%) |      2(0.01%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_1_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_154 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_185 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_2_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_155 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_184 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_3_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_156 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_183 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_4_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_157 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_182 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_5_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_158 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_181 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_6_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_159 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_180 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_7_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_160 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_179 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_8_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_161 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_U  | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_178 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_9_U                                                                |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_162 |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core_U  |     design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi_core |      4(0.01%) |      0(0.00%) |  0(0.00%) |    4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U59                                                            |                                                               design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U60                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_163 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U61                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_164 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U62                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_165 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U63                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_166 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U64                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_167 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U65                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_168 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U66                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_169 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U67                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_170 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U68                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_171 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U69                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_172 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U70                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_173 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U71                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_174 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U72                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_175 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U73                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_176 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_12_1_1_U74                                                            |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_12_1_1_177 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0                        |                      design_1_myproject_axi_0_0_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s |    271(0.51%) |    271(0.51%) |  0(0.00%) |    0(0.00%) |    389(0.37%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0                          |                        design_1_myproject_axi_0_0_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s |    106(0.20%) |    106(0.20%) |  0(0.00%) |    0(0.00%) |    110(0.10%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0                              |                            design_1_myproject_axi_0_0_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s |    705(1.33%) |    705(1.33%) |  0(0.00%) |    0(0.00%) |   1077(1.01%) | 0(0.00%) |   2(0.71%) |    10(4.55%) |
|               (softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0)                          |                            design_1_myproject_axi_0_0_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s |      7(0.01%) |      7(0.01%) |  0(0.00%) |    0(0.00%) |     23(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_fu_58            |                     design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s |    698(1.31%) |    698(1.31%) |  0(0.00%) |    0(0.00%) |   1054(0.99%) | 0(0.00%) |   2(0.71%) |    10(4.55%) |
|                 (grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_fu_58)        |                     design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s |    469(0.88%) |    469(0.88%) |  0(0.00%) |    0(0.00%) |    670(0.63%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 exp_table3_U                                                                             |          design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo |     47(0.09%) |     47(0.09%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|                   softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo_rom_U |      design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo_rom |     47(0.09%) |     47(0.09%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|                 grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_699                     |                                 design_1_myproject_axi_0_0_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s |     91(0.17%) |     91(0.17%) |  0(0.00%) |    0(0.00%) |    259(0.24%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_715                     |                             design_1_myproject_axi_0_0_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_129 |     88(0.17%) |     88(0.17%) |  0(0.00%) |    0(0.00%) |    122(0.11%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 invert_table4_U                                                                          |          design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      3(0.01%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|                   softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo_rom_U |      design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo_rom |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      3(0.01%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|                 myproject_axi_mul_17ns_18s_26_2_1_U335                                                   |                                                         design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_U                                            |                                             design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_147 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_17ns_18s_26_2_1_U336                                                   |                                                     design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_130 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_U                                            |                                             design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_146 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_17ns_18s_26_2_1_U337                                                   |                                                     design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_131 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_U                                            |                                             design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_145 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_17ns_18s_26_2_1_U338                                                   |                                                     design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_132 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_U                                            |                                             design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_144 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_17ns_18s_26_2_1_U339                                                   |                                                     design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_133 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_U                                            |                                             design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_143 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_17ns_18s_26_2_1_U340                                                   |                                                     design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_134 |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_U                                            |                                             design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_142 |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_17ns_18s_26_2_1_U341                                                   |                                                     design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_135 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_U                                            |                                             design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_141 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_17ns_18s_26_2_1_U342                                                   |                                                     design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_136 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_U                                            |                                             design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_140 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_17ns_18s_26_2_1_U343                                                   |                                                     design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_137 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_U                                            |                                             design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_139 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                 myproject_axi_mul_17ns_18s_26_2_1_U344                                                   |                                                     design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_138 |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_17ns_18s_26_2_1_MulnS_0_U                                            |                                                 design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_MulnS_0 |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|             start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_U            |           design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0_U               |              design_1_myproject_axi_0_0_start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0_U                |               design_1_myproject_axi_0_0_start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo_U           |          design_1_myproject_axi_0_0_start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_U                      |                     design_1_myproject_axi_0_0_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0_U            |           design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0_U              |             design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0_U                  |                 design_1_myproject_axi_0_0_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_0_V_U                                                                         |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_x |     12(0.02%) |     12(0.02%) |  0(0.00%) |    0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_0_V_U)                                                                     |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_x |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                        |                                                               design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg_35 |      9(0.02%) |      9(0.02%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_1_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_0 |     11(0.02%) |     11(0.02%) |  0(0.00%) |    0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_1_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_0 |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                        |                                                               design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg_34 |      8(0.02%) |      8(0.02%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_2_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_1 |     13(0.02%) |     13(0.02%) |  0(0.00%) |    0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_2_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_1 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                        |                                                               design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg_33 |      8(0.02%) |      8(0.02%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_3_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_2 |     11(0.02%) |     11(0.02%) |  0(0.00%) |    0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_3_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_2 |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                        |                                                               design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg_32 |      8(0.02%) |      8(0.02%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_4_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_3 |     13(0.02%) |     13(0.02%) |  0(0.00%) |    0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_4_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_3 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                        |                                                               design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg_31 |      8(0.02%) |      8(0.02%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_5_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_4 |     11(0.02%) |     11(0.02%) |  0(0.00%) |    0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_5_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_4 |      3(0.01%) |      3(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                        |                                                               design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg_30 |      8(0.02%) |      8(0.02%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_6_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_5 |     17(0.03%) |     17(0.03%) |  0(0.00%) |    0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_6_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_5 |      9(0.02%) |      9(0.02%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                        |                                                               design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg_29 |      8(0.02%) |      8(0.02%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_7_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_6 |     12(0.02%) |     12(0.02%) |  0(0.00%) |    0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_7_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_6 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                        |                                                               design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg_28 |      8(0.02%) |      8(0.02%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_8_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_7 |     12(0.02%) |     12(0.02%) |  0(0.00%) |    0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_8_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_7 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                        |                                                               design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg_27 |      8(0.02%) |      8(0.02%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_9_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_8 |     12(0.02%) |     12(0.02%) |  0(0.00%) |    0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_9_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_8 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                        |                                                                  design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg |      8(0.02%) |      8(0.02%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           start_for_Block_myproject_axi_exit35_proc_U0_U                                                 |                                              design_1_myproject_axi_0_0_start_for_Block_myproject_axi_exit35_proc_U0 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           start_for_myproject_U0_U                                                                       |                                                                    design_1_myproject_axi_0_0_start_for_myproject_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_0_U                                                                                 |                                                                             design_1_myproject_axi_0_0_fifo_w16_d2_A |     21(0.04%) |     21(0.04%) |  0(0.00%) |    0(0.00%) |     36(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_0_U)                                                                             |                                                                             design_1_myproject_axi_0_0_fifo_w16_d2_A |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                          |                                                                 design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg_26 |     16(0.03%) |     16(0.03%) |  0(0.00%) |    0(0.00%) |     32(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_1_U                                                                                 |                                                                           design_1_myproject_axi_0_0_fifo_w16_d2_A_9 |     22(0.04%) |     22(0.04%) |  0(0.00%) |    0(0.00%) |     36(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_1_U)                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w16_d2_A_9 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                          |                                                                 design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg_25 |     17(0.03%) |     17(0.03%) |  0(0.00%) |    0(0.00%) |     32(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_2_U                                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_10 |     22(0.04%) |     22(0.04%) |  0(0.00%) |    0(0.00%) |     36(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_2_U)                                                                             |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_10 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                          |                                                                 design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg_24 |     17(0.03%) |     17(0.03%) |  0(0.00%) |    0(0.00%) |     32(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_3_U                                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_11 |     22(0.04%) |     22(0.04%) |  0(0.00%) |    0(0.00%) |     36(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_3_U)                                                                             |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_11 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                          |                                                                 design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg_23 |     16(0.03%) |     16(0.03%) |  0(0.00%) |    0(0.00%) |     32(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_4_U                                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_12 |     23(0.04%) |     23(0.04%) |  0(0.00%) |    0(0.00%) |     36(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_4_U)                                                                             |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_12 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                          |                                                                 design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg_22 |     17(0.03%) |     17(0.03%) |  0(0.00%) |    0(0.00%) |     32(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_5_U                                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_13 |     21(0.04%) |     21(0.04%) |  0(0.00%) |    0(0.00%) |     36(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_5_U)                                                                             |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_13 |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                          |                                                                 design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg_21 |     16(0.03%) |     16(0.03%) |  0(0.00%) |    0(0.00%) |     32(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_6_U                                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_14 |     21(0.04%) |     21(0.04%) |  0(0.00%) |    0(0.00%) |     36(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_6_U)                                                                             |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_14 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                          |                                                                 design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg_20 |     17(0.03%) |     17(0.03%) |  0(0.00%) |    0(0.00%) |     32(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_7_U                                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_15 |     22(0.04%) |     22(0.04%) |  0(0.00%) |    0(0.00%) |     36(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_7_U)                                                                             |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_15 |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                          |                                                                 design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg_19 |     16(0.03%) |     16(0.03%) |  0(0.00%) |    0(0.00%) |     32(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_8_U                                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_16 |     24(0.05%) |     24(0.05%) |  0(0.00%) |    0(0.00%) |     36(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_8_U)                                                                             |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_16 |      7(0.01%) |      7(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                          |                                                                 design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg_18 |     17(0.03%) |     17(0.03%) |  0(0.00%) |    0(0.00%) |     32(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_9_U                                                                                 |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_17 |     21(0.04%) |     21(0.04%) |  0(0.00%) |    0(0.00%) |     36(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_9_U)                                                                             |                                                                          design_1_myproject_axi_0_0_fifo_w16_d2_A_17 |      4(0.01%) |      4(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d2_A_ram                                                                          |                                                                    design_1_myproject_axi_0_0_fifo_w16_d2_A_shiftReg |     17(0.03%) |     17(0.03%) |  0(0.00%) |    0(0.00%) |     32(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|     processing_system7_0                                                                                 |                                                                                      design_1_processing_system7_0_0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|       (processing_system7_0)                                                                             |                                                                                      design_1_processing_system7_0_0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|       inst                                                                                               |                                           design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7 |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|     ps7_0_axi_periph                                                                                     |                                                                                          design_1_ps7_0_axi_periph_0 |    364(0.68%) |    305(0.57%) |  0(0.00%) |   59(0.34%) |    448(0.42%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|       s00_couplers                                                                                       |                                                                                              s00_couplers_imp_UYSKKA |    364(0.68%) |    305(0.57%) |  0(0.00%) |   59(0.34%) |    448(0.42%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|         auto_pc                                                                                          |                                                                                                   design_1_auto_pc_0 |    364(0.68%) |    305(0.57%) |  0(0.00%) |   59(0.34%) |    448(0.42%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           inst                                                                                           |                                             design_1_auto_pc_0_axi_protocol_converter_v2_1_20_axi_protocol_converter |    364(0.68%) |    305(0.57%) |  0(0.00%) |   59(0.34%) |    448(0.42%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                         |                                                                design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s |    364(0.68%) |    305(0.57%) |  0(0.00%) |   59(0.34%) |    448(0.42%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                                                     |                                                                design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               RD.ar_channel_0                                                                            |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_ar_channel |     77(0.14%) |     77(0.14%) |  0(0.00%) |    0(0.00%) |     83(0.08%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (RD.ar_channel_0)                                                                        |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_ar_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 ar_cmd_fsm_0                                                                             |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm |     22(0.04%) |     22(0.04%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 cmd_translator_0                                                                         |                                               design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_cmd_translator_1 |     55(0.10%) |     55(0.10%) |  0(0.00%) |    0(0.00%) |     69(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (cmd_translator_0)                                                                     |                                               design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_cmd_translator_1 |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   incr_cmd_0                                                                             |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_incr_cmd_2 |     39(0.07%) |     39(0.07%) |  0(0.00%) |    0(0.00%) |     23(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   wrap_cmd_0                                                                             |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_wrap_cmd_3 |     15(0.03%) |     15(0.03%) |  0(0.00%) |    0(0.00%) |     43(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               RD.r_channel_0                                                                             |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_r_channel |     60(0.11%) |     15(0.03%) |  0(0.00%) |   45(0.26%) |     24(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (RD.r_channel_0)                                                                         |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_r_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |     14(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 rd_data_fifo_0                                                                           |                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 |     39(0.07%) |      7(0.01%) |  0(0.00%) |   32(0.18%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 transaction_fifo_0                                                                       |                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 |     21(0.04%) |      8(0.02%) |  0(0.00%) |   13(0.07%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               SI_REG                                                                                     |                                                     design_1_auto_pc_0_axi_register_slice_v2_1_20_axi_register_slice |    129(0.24%) |    129(0.24%) |  0(0.00%) |    0(0.00%) |    248(0.23%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 ar.ar_pipe                                                                               |                                                    design_1_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice |     44(0.08%) |     44(0.08%) |  0(0.00%) |    0(0.00%) |     67(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 aw.aw_pipe                                                                               |                                                  design_1_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice_0 |     48(0.09%) |     48(0.09%) |  0(0.00%) |    0(0.00%) |     59(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 b.b_pipe                                                                                 |                                    design_1_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized1 |     10(0.02%) |     10(0.02%) |  0(0.00%) |    0(0.00%) |     30(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 r.r_pipe                                                                                 |                                    design_1_auto_pc_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |     27(0.05%) |     27(0.05%) |  0(0.00%) |    0(0.00%) |     92(0.09%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               WR.aw_channel_0                                                                            |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_aw_channel |     67(0.13%) |     67(0.13%) |  0(0.00%) |    0(0.00%) |     75(0.07%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (WR.aw_channel_0)                                                                        |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_aw_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 aw_cmd_fsm_0                                                                             |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm |     11(0.02%) |     11(0.02%) |  0(0.00%) |    0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 cmd_translator_0                                                                         |                                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_cmd_translator |     56(0.11%) |     56(0.11%) |  0(0.00%) |    0(0.00%) |     57(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (cmd_translator_0)                                                                     |                                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_cmd_translator |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   incr_cmd_0                                                                             |                                                       design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_incr_cmd |     34(0.06%) |     34(0.06%) |  0(0.00%) |    0(0.00%) |     19(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   wrap_cmd_0                                                                             |                                                       design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_wrap_cmd |     21(0.04%) |     21(0.04%) |  0(0.00%) |    0(0.00%) |     35(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               WR.b_channel_0                                                                             |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_b_channel |     33(0.06%) |     19(0.04%) |  0(0.00%) |   14(0.08%) |     17(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (WR.b_channel_0)                                                                         |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_b_channel |      9(0.02%) |      9(0.02%) |  0(0.00%) |    0(0.00%) |     13(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 bid_fifo_0                                                                               |                                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo |     19(0.04%) |      7(0.01%) |  0(0.00%) |   12(0.07%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 bresp_fifo_0                                                                             |                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 |      5(0.01%) |      3(0.01%) |  0(0.00%) |    2(0.01%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|     rst_ps7_0_100M                                                                                       |                                                                                            design_1_rst_ps7_0_100M_0 |     16(0.03%) |     15(0.03%) |  0(0.00%) |    1(0.01%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|       U0                                                                                                 |                                                                             design_1_rst_ps7_0_100M_0_proc_sys_reset |     16(0.03%) |     15(0.03%) |  0(0.00%) |    1(0.01%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|         (U0)                                                                                             |                                                                             design_1_rst_ps7_0_100M_0_proc_sys_reset |      0(0.00%) |      0(0.00%) |  0(0.00%) |    0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|         EXT_LPF                                                                                          |                                                                                        design_1_rst_ps7_0_100M_0_lpf |      5(0.01%) |      4(0.01%) |  0(0.00%) |    1(0.01%) |     17(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           (EXT_LPF)                                                                                      |                                                                                        design_1_rst_ps7_0_100M_0_lpf |      2(0.01%) |      1(0.01%) |  0(0.00%) |    1(0.01%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                      |                                                                                   design_1_rst_ps7_0_100M_0_cdc_sync |      1(0.01%) |      1(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                      |                                                                                 design_1_rst_ps7_0_100M_0_cdc_sync_0 |      2(0.01%) |      2(0.01%) |  0(0.00%) |    0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|         SEQ                                                                                              |                                                                               design_1_rst_ps7_0_100M_0_sequence_psr |     11(0.02%) |     11(0.02%) |  0(0.00%) |    0(0.00%) |     15(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           (SEQ)                                                                                          |                                                                               design_1_rst_ps7_0_100M_0_sequence_psr |      6(0.01%) |      6(0.01%) |  0(0.00%) |    0(0.00%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           SEQ_COUNTER                                                                                    |                                                                                    design_1_rst_ps7_0_100M_0_upcnt_n |      5(0.01%) |      5(0.01%) |  0(0.00%) |    0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------+-------------+---------------+----------+------------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


