# 1 "arch/arm/boot/dts/imx6sl-warp.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/imx6sl-warp.dts"
# 48 "arch/arm/boot/dts/imx6sl-warp.dts"
/dts-v1/;

# 1 "./arch/arm/boot/dts/include/dt-bindings/gpio/gpio.h" 1
# 51 "arch/arm/boot/dts/imx6sl-warp.dts" 2
# 1 "arch/arm/boot/dts/imx6sl.dtsi" 1
# 10 "arch/arm/boot/dts/imx6sl.dtsi"
# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 11 "arch/arm/boot/dts/imx6sl.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 12 "arch/arm/boot/dts/imx6sl.dtsi" 2
# 1 "arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 13 "arch/arm/boot/dts/imx6sl.dtsi" 2
# 1 "arch/arm/boot/dts/imx6sl-pinfunc.h" 1
# 14 "arch/arm/boot/dts/imx6sl.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/clock/imx6sl-clock.h" 1
# 15 "arch/arm/boot/dts/imx6sl.dtsi" 2

/ {
 aliases {
  ethernet0 = &fec;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  mmc3 = &usdhc4;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  serial4 = &uart5;
  spi0 = &ecspi1;
  spi1 = &ecspi2;
  spi2 = &ecspi3;
  spi3 = &ecspi4;
  usbphy0 = &usbphy1;
  usbphy1 = &usbphy2;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <0x0>;
   next-level-cache = <&L2>;
   operating-points = <

    996000 1275000
    792000 1175000
    396000 975000
   >;
   fsl,soc-operating-points = <

    996000 1225000
    792000 1175000
    396000 1175000
   >;
   clock-latency = <61036>;
   clocks = <&clks 95>,
     <&clks 20>,
     <&clks 29>,
     <&clks 30>,
     <&clks 3>,
     <&clks 147>,
     <&clks 154>,
     <&clks 140>;
   clock-names = "arm", "pll2_pfd2_396m", "step",
          "pll1_sw", "pll1_sys", "pll1", "pll1_bypass",
          "pll1_bypass_src";
   arm-supply = <&reg_arm>;
   pu-supply = <&reg_pu>;
   soc-supply = <&reg_soc>;
  };
 };

 reserved-memory {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;


  linux,cma {
   compatible = "shared-dma-pool";
   reusable;
   size = <0x14000000>;
   linux,cma-default;
  };
 };

 intc: interrupt-controller@00a01000 {
  compatible = "arm,cortex-a9-gic";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x00a01000 0x1000>,
        <0x00a00100 0x100>;
  interrupt-parent = <&intc>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <0>;

  ckil {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };

  osc {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <24000000>;
  };
 };

 reg_vbus_wakeup: usb_vbus_wakeup {
  compatible = "fsl,imx6-dummy-ldo2p5";
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&gpc>;
  ranges;

  busfreq {
   compatible = "fsl,imx_busfreq";
   clocks = <&clks 4>, <&clks 20>,
     <&clks 25>, <&clks 95>,
     <&clks 5>, <&clks 58>,
     <&clks 34>, <&clks 61>,
     <&clks 36>, <&clks 2>,
     <&clks 3>, <&clks 59>,
     <&clks 93>, <&clks 60>,
     <&clks 30>, <&clks 33>,
     <&clks 35>, <&clks 62>,
     <&clks 29>, <&clks 141>, <&clks 155>,
     <&clks 148>, <&clks 147>, <&clks 154>,
     <&clks 140>;
   clock-names = "pll2_bus", "pll2_pfd2_396m", "pll2_198m", "arm", "pll3_usb_otg", "periph",
    "periph_pre", "periph_clk2", "periph_clk2_sel", "osc", "pll1_sys", "periph2", "ahb",
    "ocram", "pll1_sw", "periph2_pre", "periph2_clk2_sel", "periph2_clk2", "step", "pll2_bypass_src",
    "pll2_bypass", "pll2", "pll1", "pll1_bypass", "pll1_bypass_src";
   fsl,max_ddr_freq = <400000000>;
  };

  ocrams: sram@00900000 {
   compatible = "fsl,lpm-sram";
   reg = <0x00900000 0x4000>;
   clocks = <&clks 116>;
  };

  ocrams_ddr: sram@00904000 {
   compatible = "fsl,ddr-lpm-sram";
   reg = <0x00904000 0x1000>;
   clocks = <&clks 116>;
  };

  ocram: sram@00905000 {
   compatible = "mmio-sram";
   reg = <0x00905000 0x1B000>;
   clocks = <&clks 116>;
  };

  L2: l2-cache@00a02000 {
   compatible = "arm,pl310-cache";
   reg = <0x00a02000 0x1000>;
   interrupts = <0 92 4>;
   cache-unified;
   cache-level = <2>;
   arm,tag-latency = <4 2 3>;
   arm,data-latency = <4 2 3>;
  };

  pmu {
   compatible = "arm,cortex-a9-pmu";
   interrupts = <0 94 4>;
  };

  aips1: aips-bus@02000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02000000 0x100000>;
   ranges;

   spba: spba-bus@02000000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x02000000 0x40000>;
    ranges;

    spdif: spdif@02004000 {
     compatible = "fsl,imx6sl-spdif",
      "fsl,imx35-spdif";
     reg = <0x02004000 0x4000>;
     interrupts = <0 52 4>;
     dmas = <&sdma 14 18 0>,
            <&sdma 15 18 0>;
     dma-names = "rx", "tx";
     clocks = <&clks 164>, <&clks 2>,
       <&clks 122>, <&clks 0>,
       <&clks 0>, <&clks 0>,
       <&clks 63>, <&clks 0>,
       <&clks 0>, <&clks 134>;
     clock-names = "core", "rxtx0",
      "rxtx1", "rxtx2",
      "rxtx3", "rxtx4",
      "rxtx5", "rxtx6",
      "rxtx7", "dma";
     status = "disabled";
    };

    ecspi1: ecspi@02008000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi";
     reg = <0x02008000 0x4000>;
     interrupts = <0 31 4>;
     clocks = <&clks 96>,
       <&clks 96>;
     clock-names = "ipg", "per";
     dmas = <&sdma 3 7 1>, <&sdma 4 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi2: ecspi@0200c000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi";
     reg = <0x0200c000 0x4000>;
     interrupts = <0 32 4>;
     clocks = <&clks 97>,
       <&clks 97>;
     clock-names = "ipg", "per";
     dmas = <&sdma 5 7 1>, <&sdma 6 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi3: ecspi@02010000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi";
     reg = <0x02010000 0x4000>;
     interrupts = <0 33 4>;
     clocks = <&clks 98>,
       <&clks 98>;
     clock-names = "ipg", "per";
     dmas = <&sdma 7 7 1>, <&sdma 8 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi4: ecspi@02014000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi";
     reg = <0x02014000 0x4000>;
     interrupts = <0 34 4>;
     clocks = <&clks 99>,
       <&clks 99>;
     clock-names = "ipg", "per";
     dmas = <&sdma 9 7 1>, <&sdma 10 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart5: serial@02018000 {
     compatible = "fsl,imx6sl-uart",
         "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02018000 0x4000>;
     interrupts = <0 30 4>;
     clocks = <&clks 126>,
       <&clks 127>;
     clock-names = "ipg", "per";
     dmas = <&sdma 33 4 0>, <&sdma 34 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart1: serial@02020000 {
     compatible = "fsl,imx6sl-uart",
         "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02020000 0x4000>;
     interrupts = <0 26 4>;
     clocks = <&clks 126>,
       <&clks 127>;
     clock-names = "ipg", "per";
     dmas = <&sdma 25 4 0>, <&sdma 26 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart2: serial@02024000 {
     compatible = "fsl,imx6sl-uart",
         "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02024000 0x4000>;
     interrupts = <0 27 4>;
     clocks = <&clks 126>,
       <&clks 127>;
     clock-names = "ipg", "per";
     dmas = <&sdma 27 4 0>, <&sdma 28 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ssi1: ssi@02028000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6sl-ssi",
       "fsl,imx51-ssi";
     reg = <0x02028000 0x4000>;
     interrupts = <0 46 4>;
     clocks = <&clks 161>,
       <&clks 123>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 37 22 0>,
            <&sdma 38 22 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    ssi2: ssi@0202c000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6sl-ssi",
       "fsl,imx51-ssi";
     reg = <0x0202c000 0x4000>;
     interrupts = <0 47 4>;
     clocks = <&clks 162>,
       <&clks 124>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 41 22 0>,
            <&sdma 42 22 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    ssi3: ssi@02030000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx6sl-ssi",
       "fsl,imx51-ssi";
     reg = <0x02030000 0x4000>;
     interrupts = <0 48 4>;
     clocks = <&clks 163>,
       <&clks 125>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 45 22 0>,
            <&sdma 46 22 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    uart3: serial@02034000 {
     compatible = "fsl,imx6sl-uart",
         "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02034000 0x4000>;
     interrupts = <0 28 4>;
     clocks = <&clks 126>,
       <&clks 127>;
     clock-names = "ipg", "per";
     dmas = <&sdma 29 4 0>, <&sdma 30 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart4: serial@02038000 {
     compatible = "fsl,imx6sl-uart",
         "fsl,imx6q-uart", "fsl,imx21-uart";
     reg = <0x02038000 0x4000>;
     interrupts = <0 29 4>;
     clocks = <&clks 126>,
       <&clks 127>;
     clock-names = "ipg", "per";
     dmas = <&sdma 31 4 0>, <&sdma 32 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };
   };

   pwm1: pwm@02080000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
    reg = <0x02080000 0x4000>;
    interrupts = <0 83 4>;
    clocks = <&clks 117>,
      <&clks 117>;
    clock-names = "ipg", "per";
   };

   pwm2: pwm@02084000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
    reg = <0x02084000 0x4000>;
    interrupts = <0 84 4>;
    clocks = <&clks 118>,
      <&clks 118>;
    clock-names = "ipg", "per";
   };

   pwm3: pwm@02088000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
    reg = <0x02088000 0x4000>;
    interrupts = <0 85 4>;
    clocks = <&clks 119>,
      <&clks 119>;
    clock-names = "ipg", "per";
   };

   pwm4: pwm@0208c000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
    reg = <0x0208c000 0x4000>;
    interrupts = <0 86 4>;
    clocks = <&clks 120>,
      <&clks 120>;
    clock-names = "ipg", "per";
   };

   gpt: gpt@02098000 {
    compatible = "fsl,imx6sl-gpt";
    reg = <0x02098000 0x4000>;
    interrupts = <0 55 4>;
    clocks = <&clks 103>,
      <&clks 104>;
    clock-names = "ipg", "per";
   };

   gpio1: gpio@0209c000 {
    compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
    reg = <0x0209c000 0x4000>;
    interrupts = <0 66 4>,
          <0 67 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio2: gpio@020a0000 {
    compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
    reg = <0x020a0000 0x4000>;
    interrupts = <0 68 4>,
          <0 69 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio3: gpio@020a4000 {
    compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
    reg = <0x020a4000 0x4000>;
    interrupts = <0 70 4>,
          <0 71 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio4: gpio@020a8000 {
    compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
    reg = <0x020a8000 0x4000>;
    interrupts = <0 72 4>,
          <0 73 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio5: gpio@020ac000 {
    compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
    reg = <0x020ac000 0x4000>;
    interrupts = <0 74 4>,
          <0 75 4>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   kpp: kpp@020b8000 {
    compatible = "fsl,imx6sl-kpp", "fsl,imx21-kpp";
    reg = <0x020b8000 0x4000>;
    interrupts = <0 82 4>;
    clocks = <&clks 0>;
    status = "disabled";
   };

   wdog1: wdog@020bc000 {
    compatible = "fsl,imx6sl-wdt", "fsl,imx21-wdt";
    reg = <0x020bc000 0x4000>;
    interrupts = <0 80 4>;
    clocks = <&clks 0>;
   };

   wdog2: wdog@020c0000 {
    compatible = "fsl,imx6sl-wdt", "fsl,imx21-wdt";
    reg = <0x020c0000 0x4000>;
    interrupts = <0 81 4>;
    clocks = <&clks 0>;
    status = "disabled";
   };

   clks: ccm@020c4000 {
    compatible = "fsl,imx6sl-ccm";
    reg = <0x020c4000 0x4000>;
    interrupts = <0 87 4>,
          <0 88 4>;
    #clock-cells = <1>;
   };

   anatop: anatop@020c8000 {
    compatible = "fsl,imx6sl-anatop",
          "fsl,imx6q-anatop",
          "syscon", "simple-bus";
    reg = <0x020c8000 0x1000>;
    interrupts = <0 49 4>,
          <0 54 4>,
          <0 127 4>;

    regulator-1p1@110 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd1p1";
     regulator-min-microvolt = <800000>;
     regulator-max-microvolt = <1375000>;
     regulator-always-on;
     anatop-reg-offset = <0x110>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <4>;
     anatop-min-voltage = <800000>;
     anatop-max-voltage = <1375000>;
     anatop-enable-bit = <0>;
    };

    reg_3p0: regulator-3p0@120 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd3p0";
     regulator-min-microvolt = <2625000>;
     regulator-max-microvolt = <3400000>;
     anatop-reg-offset = <0x120>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2625000>;
     anatop-max-voltage = <3400000>;
     anatop-enable-bit = <0>;
    };

    regulator-2p5@130 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vdd2p5";
     regulator-min-microvolt = <2100000>;
     regulator-max-microvolt = <2850000>;
     regulator-always-on;
     anatop-reg-offset = <0x130>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2100000>;
     anatop-max-voltage = <2850000>;
     anatop-enable-bit = <0>;
    };

    reg_arm: regulator-vddcore@140 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddarm";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <0>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <24>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
     regulator-allow-bypass;
    };

    reg_pu: regulator-vddpu@140 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddpu";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-enable-ramp-delay = <150>;
     regulator-boot-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <9>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <26>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
     regulator-allow-bypass;
    };

    reg_soc: regulator-vddsoc@140 {
     compatible = "fsl,anatop-regulator";
     regulator-name = "vddsoc";
     regulator-min-microvolt = <725000>;
     regulator-max-microvolt = <1450000>;
     regulator-always-on;
     anatop-reg-offset = <0x140>;
     anatop-vol-bit-shift = <18>;
     anatop-vol-bit-width = <5>;
     anatop-delay-reg-offset = <0x170>;
     anatop-delay-bit-shift = <28>;
     anatop-delay-bit-width = <2>;
     anatop-min-bit-val = <1>;
     anatop-min-voltage = <725000>;
     anatop-max-voltage = <1450000>;
     regulator-allow-bypass;
    };
   };

   tempmon: tempmon {
    compatible = "fsl,imx6q-tempmon";
    interrupts = <0 49 4>;
    fsl,tempmon = <&anatop>;
    fsl,tempmon-data = <&ocotp>;
    clocks = <&clks 5>;
   };

   usbphy1: usbphy@020c9000 {
    compatible = "fsl,imx6sl-usbphy", "fsl,imx23-usbphy";
    reg = <0x020c9000 0x1000>;
    interrupts = <0 44 4>;
    clocks = <&clks 10>;
    phy-3p0-supply = <&reg_3p0>;
    fsl,anatop = <&anatop>;
   };

   usbphy2: usbphy@020ca000 {
    compatible = "fsl,imx6sl-usbphy", "fsl,imx23-usbphy";
    reg = <0x020ca000 0x1000>;
    interrupts = <0 45 4>;
    clocks = <&clks 11>;
    phy-3p0-supply = <&reg_3p0>;
    fsl,anatop = <&anatop>;
   };

   usbphy_nop1: usbphy_nop1 {
    compatible = "usb-nop-xceiv";
    clocks = <&clks 10>;
    clock-names = "main_clk";
   };

   snvs: snvs@020cc000 {
    compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd";
    reg = <0x020cc000 0x4000>;

    snvs_rtc: snvs-rtc-lp {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     regmap = <&snvs>;
     offset = <0x34>;
     interrupts = <0 19 4>,
           <0 20 4>;
    };

    snvs_poweroff: snvs-poweroff {
     compatible = "syscon-poweroff";
     regmap = <&snvs>;
     offset = <0x38>;
     mask = <0x61>;
     status = "disabled";
    };
   };

   epit1: epit@020d0000 {
    reg = <0x020d0000 0x4000>;
    interrupts = <0 56 4>;
   };

   epit2: epit@020d4000 {
    reg = <0x020d4000 0x4000>;
    interrupts = <0 57 4>;
   };

   src: src@020d8000 {
    compatible = "fsl,imx6sl-src", "fsl,imx51-src";
    reg = <0x020d8000 0x4000>;
    interrupts = <0 91 4>,
          <0 96 4>;
    #reset-cells = <1>;
   };

   gpc: gpc@020dc000 {
    compatible = "fsl,imx6sl-gpc", "fsl,imx6q-gpc";
    reg = <0x020dc000 0x4000>;
    interrupt-controller;
    #interrupt-cells = <3>;
    interrupts = <0 89 4>;
    interrupt-parent = <&intc>;
    pu-supply = <&reg_pu>;
    clocks = <&clks 80>, <&clks 105>,
     <&clks 63>, <&clks 113>,
     <&clks 114>, <&clks 112>,
     <&clks 115>, <&clks 111>;
    clock-names = "gpu2d_podf", "gpu2d_ovg", "ipg", "lcd_axi",
      "lcd_pix", "epdc_axi", "epdc_pix", "pxp_axi";
    #power-domain-cells = <1>;
   };

   gpr: iomuxc-gpr@020e0000 {
    compatible = "fsl,imx6sl-iomuxc-gpr",
          "fsl,imx6q-iomuxc-gpr", "syscon";
    reg = <0x020e0000 0x38>;
   };

   iomuxc: iomuxc@020e0000 {
    compatible = "fsl,imx6sl-iomuxc";
    reg = <0x020e0000 0x4000>;
   };

   csi: csi@020e4000 {
    compatible = "fsl,imx6s-csi";
    reg = <0x020e4000 0x4000>;
    interrupts = <0 7 4>;
    clocks = <&clks 0>,
     <&clks 0>,
     <&clks 0>;
    clock-names = "disp-axi", "csi_mclk", "disp_dcic";
    status = "disabled";
   };

   spdc: spdc@020e8000 {
    reg = <0x020e8000 0x4000>;
    interrupts = <0 6 4>;
   };

   sdma: sdma@020ec000 {
    compatible = "fsl,imx6sl-sdma", "fsl,imx6q-sdma";
    reg = <0x020ec000 0x4000>;
    interrupts = <0 2 4>;
    clocks = <&clks 121>,
      <&clks 121>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    iram = <&ocram>;

    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
   };

   pxp: pxp@020f0000 {
    compatible = "fsl,imx6sl-pxp-dma", "fsl,imx6dl-pxp-dma";
    reg = <0x020f0000 0x4000>;
    interrupts = <0 98 4>;
    clocks = <&clks 111>, <&clks 0>;
    clock-names = "pxp-axi", "disp-axi";
    status = "disabled";
   };

   epdc: epdc@020f4000 {
    compatible = "fsl,imx6sl-epdc", "fsl,imx6dl-epdc";
    reg = <0x020f4000 0x4000>;
    interrupts = <0 97 4>;
    clocks = <&clks 112>, <&clks 115>;
    clock-names = "epdc_axi", "epdc_pix";
   };

   lcdif: lcdif@020f8000 {
    compatible = "fsl,imx6sl-lcdif", "fsl,imx28-lcdif";
    reg = <0x020f8000 0x4000>;
    interrupts = <0 39 4>;
    clocks = <&clks 114>,
      <&clks 113>,
      <&clks 0>;
    clock-names = "pix", "axi", "disp_axi";
    status = "disabled";
   };

   dcp: dcp@020fc000 {
    compatible = "fsl,imx6sl-dcp";
    reg = <0x020fc000 0x4000>;
    interrupts = <0 99 4>,
          <0 100 4>,
          <0 101 4>;

    clocks = <&clks 0>;
    clock-names = "dcp";
    status = "okay";
   };
  };

  aips2: aips-bus@02100000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02100000 0x100000>;
   ranges;

   usbotg1: usb@02184000 {
    compatible = "fsl,imx6sl-usb", "fsl,imx27-usb";
    reg = <0x02184000 0x200>;
    interrupts = <0 43 4>;
    clocks = <&clks 128>;
    fsl,usbphy = <&usbphy1>;
    fsl,usbmisc = <&usbmisc 0>;
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    fsl,anatop = <&anatop>;
    status = "disabled";
   };

   usbotg2: usb@02184200 {
    compatible = "fsl,imx6sl-usb", "fsl,imx27-usb";
    reg = <0x02184200 0x200>;
    interrupts = <0 42 4>;
    clocks = <&clks 128>;
    fsl,usbphy = <&usbphy2>;
    fsl,usbmisc = <&usbmisc 1>;
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbh: usb@02184400 {
    compatible = "fsl,imx6sl-usb", "fsl,imx27-usb";
    reg = <0x02184400 0x200>;
    interrupts = <0 40 4>;
    clocks = <&clks 128>;
    fsl,usbmisc = <&usbmisc 2>;
    dr_mode = "host";
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    phy_type = "hsic";
    fsl,usbphy = <&usbphy_nop1>;
    fsl,anatop = <&anatop>;
    status = "disabled";
   };

   usbmisc: usbmisc@02184800 {
    #index-cells = <1>;
    compatible = "fsl,imx6sl-usbmisc", "fsl,imx6q-usbmisc";
    reg = <0x02184800 0x200>;
    clocks = <&clks 128>;
    vbus-wakeup-supply = <&reg_vbus_wakeup>;
   };

   fec: ethernet@02188000 {
    compatible = "fsl,imx6sl-fec", "fsl,imx25-fec";
    reg = <0x02188000 0x4000>;
    interrupts = <0 114 4>;
    clocks = <&clks 135>,
      <&clks 17>;
    clock-names = "ipg", "ahb";
    status = "disabled";
   };

   usdhc1: usdhc@02190000 {
    compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
    reg = <0x02190000 0x4000>;
    interrupts = <0 22 4>;
    clocks = <&clks 129>,
      <&clks 129>,
      <&clks 129>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: usdhc@02194000 {
    compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
    reg = <0x02194000 0x4000>;
    interrupts = <0 23 4>;
    clocks = <&clks 130>,
      <&clks 130>,
      <&clks 130>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc3: usdhc@02198000 {
    compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
    reg = <0x02198000 0x4000>;
    interrupts = <0 24 4>;
    clocks = <&clks 131>,
      <&clks 131>,
      <&clks 131>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   usdhc4: usdhc@0219c000 {
    compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
    reg = <0x0219c000 0x4000>;
    interrupts = <0 25 4>;
    clocks = <&clks 132>,
      <&clks 132>,
      <&clks 132>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    status = "disabled";
   };

   i2c1: i2c@021a0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sl-i2c", "fsl,imx21-i2c";
    reg = <0x021a0000 0x4000>;
    interrupts = <0 36 4>;
    clocks = <&clks 106>;
    status = "disabled";
   };

   i2c2: i2c@021a4000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sl-i2c", "fsl,imx21-i2c";
    reg = <0x021a4000 0x4000>;
    interrupts = <0 37 4>;
    clocks = <&clks 107>;
    status = "disabled";
   };

   i2c3: i2c@021a8000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sl-i2c", "fsl,imx21-i2c";
    reg = <0x021a8000 0x4000>;
    interrupts = <0 38 4>;
    clocks = <&clks 108>;
    status = "disabled";
   };

   mmdc: mmdc@021b0000 {
    compatible = "fsl,imx6sl-mmdc", "fsl,imx6q-mmdc";
    reg = <0x021b0000 0x4000>;
   };

   rng: rng@021b4000 {
    compatible = "fsl,imx6sl-rng", "fsl,imx-rng", "imx-rng";
    reg = <0x021b4000 0x4000>;
    interrupts = <0 5 4>;
    clocks = <&clks 0>;
   };

   weim: weim@021b8000 {
    reg = <0x021b8000 0x4000>;
    interrupts = <0 14 4>;
   };

   ocotp: ocotp@021bc000 {
    compatible = "fsl,imx6sl-ocotp", "syscon";
    reg = <0x021bc000 0x4000>;
    clocks = <&clks 109>;
   };

   audmux: audmux@021d8000 {
    compatible = "fsl,imx6sl-audmux", "fsl,imx31-audmux";
    reg = <0x021d8000 0x4000>;
    status = "disabled";
   };

   gpu: gpu@02200000 {
    compatible = "fsl,imx6sl-gpu", "fsl,imx6q-gpu";
    reg = <0x02200000 0x4000>, <0x02204000 0x4000>,
       <0x80000000 0x0>, <0x0 0x8000000>;
    reg-names = "iobase_2d", "iobase_vg",
      "phys_baseaddr", "contiguous_mem";
    interrupts = <0 10 4>, <0 11 4>;
    interrupt-names = "irq_2d", "irq_vg";
    clocks = <&clks 94>,
      <&clks 94>,
      <&clks 105>;
    clock-names = "gpu2d_axi_clk", "openvg_axi_clk",
        "gpu2d_clk";
    resets = <&src 3>, <&src 3>;
    reset-names = "gpu2d", "gpuvg";
    power-domains = <&gpc 1>;
   };
  };
 };
};
# 52 "arch/arm/boot/dts/imx6sl-warp.dts" 2

/ {
 model = "WaRP Board";
 compatible = "warp,imx6sl-warp", "fsl,imx6sl";

 memory {
  reg = <0x80000000 0x20000000>;
 };

 regulators {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <0>;

  reg_usb_otg1_vbus: regulator@0 {
   compatible = "regulator-fixed";
   reg = <0>;
   regulator-name = "usb_otg1_vbus";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   gpio = <&gpio4 0 0>;
   enable-active-high;
  };

  reg_usb_otg2_vbus: regulator@1 {
   compatible = "regulator-fixed";
   reg = <1>;
   regulator-name = "usb_otg2_vbus";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   gpio = <&gpio4 2 0>;
   enable-active-high;
  };

  reg_1p8v: regulator@2 {
   compatible = "regulator-fixed";
   reg = <2>;
   regulator-name = "1P8V";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };
 };

 usdhc3_pwrseq: usdhc3_pwrseq {
  compatible = "mmc-pwrseq-simple";
  reset-gpios = <&gpio4 5 1>,
         <&gpio3 25 1>,
         <&gpio4 4 1>,
         <&gpio4 6 1>;
 };
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 status = "okay";
};

&uart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart2>;
 fsl,uart-has-rtscts;
 status = "okay";
};

&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart3>;
 status = "okay";
};

&usbotg1 {
 vbus-supply = <&reg_usb_otg1_vbus>;
 dr_mode = "host";
 disable-over-current;
 status = "okay";
};

&usbotg2 {
 vbus-supply = <&reg_usb_otg2_vbus>;
 disable-over-current;
 status = "okay";
};

&usdhc2 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc2>;
 pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
 bus-width = <8>;
 non-removable;
 status = "okay";
};

&usdhc3 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc3>;
 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
 bus-width = <4>;
 non-removable;
 keep-power-in-suspend;
 enable-sdio-wakeup;
 mmc-pwrseq = <&usdhc3_pwrseq>;
 status = "okay";
};

&iomuxc {
 imx6sl-warp {
  pinctrl_uart1: uart1grp {
   fsl,pins = <
    0x298 0x5a0 0x7fc 0x0 0x0 0x41b0b1
    0x29c 0x5a4 0x000 0x0 0x0 0x41b0b1
   >;
  };

  pinctrl_uart2: uart2grp {
   fsl,pins = <
    0x0a0 0x390 0x804 0x1 0x0 0x41b0b1
    0x0a4 0x394 0x000 0x1 0x0 0x41b0b1
    0x0a8 0x398 0x800 0x1 0x0 0x4130B1
    0x0ac 0x39c 0x000 0x1 0x0 0x4130B1
   >;
  };

  pinctrl_uart3: uart3grp {
   fsl,pins = <
    0x050 0x2a8 0x80c 0x2 0x0 0x41b0b1
    0x050 0x2a8 0x000 0x2 0x0 0x41b0b1
   >;
  };

  pinctrl_usdhc2: usdhc2grp {
   fsl,pins = <
    0x258 0x560 0x000 0x0 0x0 0x417059
    0x254 0x55c 0x000 0x0 0x0 0x410059
    0x25c 0x564 0x000 0x0 0x0 0x417059
    0x260 0x568 0x000 0x0 0x0 0x417059
    0x264 0x56c 0x000 0x0 0x0 0x417059
    0x268 0x570 0x000 0x0 0x0 0x417059
    0x26c 0x574 0x000 0x0 0x0 0x417059
    0x270 0x578 0x000 0x0 0x0 0x417059
    0x274 0x57c 0x000 0x0 0x0 0x417059
    0x278 0x580 0x000 0x0 0x0 0x417059
   >;
  };

  pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
   fsl,pins = <
    0x258 0x560 0x000 0x0 0x0 0x4170b9
    0x254 0x55c 0x000 0x0 0x0 0x4100b9
    0x25c 0x564 0x000 0x0 0x0 0x4170b9
    0x260 0x568 0x000 0x0 0x0 0x4170b9
    0x264 0x56c 0x000 0x0 0x0 0x4170b9
    0x268 0x570 0x000 0x0 0x0 0x4170b9
    0x26c 0x574 0x000 0x0 0x0 0x4170b9
    0x270 0x578 0x000 0x0 0x0 0x4170b9
    0x274 0x57c 0x000 0x0 0x0 0x4170b9
    0x278 0x580 0x000 0x0 0x0 0x4170b9
   >;
  };

  pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
   fsl,pins = <
    0x258 0x560 0x000 0x0 0x0 0x4170f9
    0x254 0x55c 0x000 0x0 0x0 0x4100f9
    0x25c 0x564 0x000 0x0 0x0 0x4170f9
    0x260 0x568 0x000 0x0 0x0 0x4170f9
    0x264 0x56c 0x000 0x0 0x0 0x4170f9
    0x268 0x570 0x000 0x0 0x0 0x4170f9
    0x26c 0x574 0x000 0x0 0x0 0x4170f9
    0x270 0x578 0x000 0x0 0x0 0x4170f9
    0x274 0x57c 0x000 0x0 0x0 0x4170f9
    0x278 0x580 0x000 0x0 0x0 0x4170f9
   >;
  };

  pinctrl_usdhc3: usdhc3grp {
   fsl,pins = <
    0x284 0x58c 0x000 0x0 0x0 0x417059
    0x280 0x588 0x000 0x0 0x0 0x410059
    0x288 0x590 0x000 0x0 0x0 0x417059
    0x28c 0x594 0x000 0x0 0x0 0x417059
    0x290 0x598 0x000 0x0 0x0 0x417059
    0x294 0x59c 0x000 0x0 0x0 0x417059
   >;
  };

  pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
   fsl,pins = <
    0x284 0x58c 0x000 0x0 0x0 0x4170b9
    0x280 0x588 0x000 0x0 0x0 0x4100b9
    0x288 0x590 0x000 0x0 0x0 0x4170b9
    0x28c 0x594 0x000 0x0 0x0 0x4170b9
    0x290 0x598 0x000 0x0 0x0 0x4170b9
    0x294 0x59c 0x000 0x0 0x0 0x4170b9
   >;
  };

  pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
   fsl,pins = <
    0x284 0x58c 0x000 0x0 0x0 0x4170f9
    0x280 0x588 0x000 0x0 0x0 0x4100f9
    0x288 0x590 0x000 0x0 0x0 0x4170f9
    0x28c 0x594 0x000 0x0 0x0 0x4170f9
    0x290 0x598 0x000 0x0 0x0 0x4170f9
    0x294 0x59c 0x000 0x0 0x0 0x4170f9
   >;
  };
 };
};
