set r0 107
mov r30 r31
stw r31 r1
set r27 4
add r31 r31 r27
stw r31 r2
set r27 4
add r31 r31 r27
stw r31 r3
set r27 4
add r31 r31 r27
stw r31 r4
set r27 4
add r31 r31 r27
stw r31 r5
set r27 4
add r31 r31 r27
stw r31 r27
set r27 4
add r31 r31 r27
stw r31 r28
set r27 4
add r31 r31 r27
set r1 12
sub r2 r30 r1
ldw r3 r2
set r28 0
tcu r28 r3 r28
set r27 1
and r28 r27 r28
add r0 r0 r28
set r0 76
set r1 1
sub r3 r3 r1
set r28 0
tcu r28 r3 r28
set r27 1
and r28 r27 r28
add r0 r0 r28
set r0 78
stw r31 r3
set r27 4
add r31 r31 r27
mov r28 r0
set r26 10
add r26 r26 r28
stw r31 r26
set r27 4
add r31 r31 r27
stw r31 r30
set r27 4
add r31 r31 r27
set r0 0
set r27 4
sub r31 r31 r27
ldw r3 r31
mov r4 r29
sub r3 r3 r1
stw r31 r3
set r27 4
add r31 r31 r27
mov r28 r0
set r26 10
add r26 r26 r28
stw r31 r26
set r27 4
add r31 r31 r27
stw r31 r30
set r27 4
add r31 r31 r27
set r0 0
set r27 4
sub r31 r31 r27
ldw r3 r31
mov r5 r29
add r29 r4 r5
set r0 80
set r29 1
set r0 80
set r29 1
set r0 80
set r27 4
sub r31 r31 r27
ldw r28 r31
set r27 4
sub r31 r31 r27
ldw r27 r31
set r27 4
sub r31 r31 r27
ldw r5 r31
set r27 4
sub r31 r31 r27
ldw r4 r31
set r27 4
sub r31 r31 r27
ldw r3 r31
set r27 4
sub r31 r31 r27
ldw r2 r31
set r27 4
sub r31 r31 r27
ldw r1 r31
set r27 4
sub r31 r31 r27
ldw r30 r31
set r27 4
sub r31 r31 r27
ldw r0 r31
set r1 10
stw r31 r1
set r27 4
add r31 r31 r27
mov r28 r0
set r26 10
add r26 r26 r28
stw r31 r26
set r27 4
add r31 r31 r27
stw r31 r30
set r27 4
add r31 r31 r27
set r0 0
set r27 4
sub r31 r31 r27
ldw r1 r31
