Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto fc6e035a4c2a46d5aa716be99640b42e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SRNBTB_behav xil_defaultlib.SRNBTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/OneDrive - ITESO/- Semestre 4/Fundamentos-de-Sistemas-Digitales-Vivado/SumadorRestadorNBits/SumadorRestadorNBits.srcs/sources_1/new/SRNB.v" Line 1. Module SRNB(NBITS=4) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.SRNB(NBITS=4)
Compiling module xil_defaultlib.SRNBTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SRNBTB_behav
