
********************************************************
******        tp5_top                             ******
********************************************************


                 SEGMENT  TABLE

segment : seg_reset , base = 0xbfc00000 , size = 0x1000 , target = 0 , cached = 1
segment : seg_kcode , base = 0x80000000 , size = 0x4000 , target = 1 , cached = 1
segment : seg_kdata , base = 0x82000000 , size = 0x10000 , target = 1 , cached = 1
segment : seg_kunc , base = 0x81000000 , size = 0x10000 , target = 1 , cached = 0
segment : seg_code , base = 0x400000 , size = 0x4000 , target = 1 , cached = 1
segment : seg_stack , base = 0x2000000 , size = 0x10000 , target = 1 , cached = 1
segment : seg_data , base = 0x1000000 , size = 0x80000 , target = 1 , cached = 1
segment : seg_fbf , base = 0x96000000 , size = 0x10000 , target = 3 , cached = 0
segment : seg_tty , base = 0x90000000 , size = 0x10 , target = 2 , cached = 0
segment : seg_icu , base = 0x9f000000 , size = 0x20 , target = 4 , cached = 0
segment : seg_tim , base = 0x91000000 , size = 0x10 , target = 5 , cached = 0
segment : seg_dma , base = 0x93000000 , size = 0x20 , target = 6 , cached = 0
segment : seg_ioc , base = 0x92000000 , size = 0x20 , target = 7 , cached = 0



Instanciation of PibuBcu : bcu
    nb_master = 3
    nb_target = 8
    time_out  = 100

Instanciation of PibusSimpleRam : rom
    latency = 0
    segment seg_reset | base = 0xbfc00000 | size = 0x1000

Instanciation of PibusSimpleRam : ram
    latency = 0
    segment seg_kcode | base = 0x80000000 | size = 0x4000
    segment seg_kdata | base = 0x82000000 | size = 0x10000
    segment seg_kunc | base = 0x81000000 | size = 0x10000
    segment seg_code | base = 0x400000 | size = 0x4000
    segment seg_stack | base = 0x2000000 | size = 0x10000
    segment seg_data | base = 0x1000000 | size = 0x80000

Instanciation of PibusMultiTty : tty
    ntty = 1
    segment seg_tty | base = 0x90000000 | size = 0x10

Instanciation of PibusFrameBuffer : fbf
    latency = 0
    segment seg_fbf | base = 0x96000000 | size = 0x10000

Instanciation of PibusIcu : icu
    irq_in  = 4
    irq_out = 1
    segment seg_icu | base = 0x9f000000 | size = 0x20

Instanciation of PibusMultiTimer : tim
    ntimer = 1
    segment seg_tim | base = 0x91000000 | size = 0x10

Instanciation of PibusDma : dma
    burst length = 10
    segment seg_dma | base = 0x93000000 | size = 0x20

Instanciation of PibusBlockDevice : ioc
    file_name  = Makefile
    block_size = 512
    latency    = 1000
    segment seg_ioc | base = 0x92000000 | size = 0x20

Instanciation of PibusMips32Xcache : proc[0]
    proc_id      = 0
    icache_ways  = 1
    icache_sets  = 16
    icache_words = 8
    dcache_ways  = 1
    dcache_sets  = 16
    dcache_words = 8
    wbuf_depth   = 8
    snoop        = 0

bcu : connected
ram : connected
rom : connected
tty : connected
tim : connected
fbf : connected
icu : connected
dma : connected
ioc : connected
procs : connected

Loading at 0xbfc00000 size 0x1000: seg_reset 
Loading at 0x80000000 size 0x4000: seg_kcode 
Loading at 0x82000000 size 0x10000: seg_kdata 
Loading at 0x81000000 size 0x10000: seg_kunc 
Loading at 0x400000 size 0x4000: seg_code 
Loading at 0x2000000 size 0x10000: nothing
Loading at 0x1000000 size 0x80000: seg_data 
Loading at 0xbfc00000 size 0x1000: seg_reset 
Loading at 0x80000000 size 0x4000: seg_kcode 
Loading at 0x82000000 size 0x10000: seg_kdata 
Loading at 0x81000000 size 0x10000: seg_kunc 
Loading at 0x400000 size 0x4000: seg_code 
Loading at 0x2000000 size 0x10000: nothing
Loading at 0x1000000 size 0x80000: seg_data 
*** proc[0] at cycle 5697418
- INSTRUCTIONS       = 4010805
- CPI                = 1.42052
- CACHED READ RATE   = 0.266472
- UNCACHED READ RATE = 0.00131295
- WRITE RATE         = 0.142853
- IMISS RATE         = 0.00894135
- DMISS RATE         = 0.00912172
- IMISS COST         = 16.0537
- DMISS COST         = 14.3444
- UNC COST           = 6
- WRITE COST         = 0
bcu : Statistics
master 0 : n_req = 623833 , n_wait_cycles = 623833 , access time = 1
master 1 : n_req = 0 , n_wait_cycles = 0 , access time = -nan
master 2 : n_req = 0 , n_wait_cycles = 0 , access time = -nan
*******************  cycle = 5697418 ***************************************
proc[0] : <InsReq    valid mode MODE_KERNEL @ 0x80000434>
proc[0] : <InsRsp    valid no error ins 0x3a0f021>
proc[0] : <DataReq   valid mode MODE_KERNEL type DATA_WRITE @ 0x200fe8c wdata 0x200fea8 be 0xf>
proc[0] : <DataRsp   valid no error rdata 0>
proc[0] : ICACHE_IDLE  DCACHE_WRITE_UPDT  PIBUS_IDLE
bcu : fsm = IDLE
rom : IDLE
ram : IDLE
tty : IDLE   keyboard status[0] = 0   display status[0] = 0
fbf : IDLE
icu : IDLE | index = 0 | mask[0] = 0  
tim : IDLE   period[0] = 0   running[0] = 0
dma_target : IDLE   dma_master : IDLE / r_source = 0 / r_dest = 0 / wcount = 0
ioc_target : IDLE   ioc_master : IDLE    irq_enable = 1    block_count = 0
  -- select signals --
sel_rom     = 0
sel_ram     = 0
sel_tty     = 0
sel_fbf     = 0
sel_icu     = 0
sel_tim     = 0
sel_dma     = 0
sel_ioc     = 0
  -- pibus signals --
avalid      = 0
read        = 0x1
lock        = 0
address     = 0x8000043c
ack         = 0x2
data        = 0xafc20000
  -- IRQ signals --
tim_irq[0]  = 0
tty_irq[0]  = 0
dma_irq     = 0
ioc_irq     = 0
proc_irq[0] = 0
