# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
# Date created = 17:21:57  November 11, 2013
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		lab5_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY lab5
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "11.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:21:57  NOVEMBER 11, 2013"
set_global_assignment -name LAST_QUARTUS_VERSION 11.0
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH lab5_test -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME lab5_test -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME UUT -section_id lab5_test
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME lab5_test -section_id lab5_test
set_global_assignment -name EDA_TEST_BENCH_FILE lab5_test.v -section_id lab5_test
set_global_assignment -name VERILOG_FILE lab5iramHBM.v
set_global_assignment -name VERILOG_FILE lab5dramHBM.v
set_global_assignment -name VERILOG_FILE branch_mux.v
set_global_assignment -name VERILOG_FILE alu/shifter_test.v
set_global_assignment -name VERILOG_FILE alu/shifter.v
set_global_assignment -name VERILOG_FILE alu/one_bit_adder_test.v
set_global_assignment -name VERILOG_FILE alu/one_bit_adder.v
set_global_assignment -name VERILOG_FILE alu/muxCO.v
set_global_assignment -name VERILOG_FILE alu/muxCI.v
set_global_assignment -name VERILOG_FILE alu/muxBneg.v
set_global_assignment -name VERILOG_FILE alu/mux_out.v
set_global_assignment -name VERILOG_FILE alu/logical.v
set_global_assignment -name VERILOG_FILE alu/control_test.v
set_global_assignment -name VERILOG_FILE alu/control.v
set_global_assignment -name VERILOG_FILE alu/bcd_7seg.v
set_global_assignment -name VERILOG_FILE alu/alu_test.v
set_global_assignment -name VERILOG_FILE alu/alu.v
set_global_assignment -name VERILOG_FILE alu/adder_test.v
set_global_assignment -name VERILOG_FILE alu/adder.v
set_global_assignment -name VERILOG_FILE sign_extend.v
set_global_assignment -name VERILOG_FILE register_file.v
set_global_assignment -name VERILOG_FILE register.v
set_global_assignment -name VERILOG_FILE pc.v
set_global_assignment -name VERILOG_FILE mem_mux.v
set_global_assignment -name VERILOG_FILE lab5iram1B.v
set_global_assignment -name VERILOG_FILE lab5iram1A.v
set_global_assignment -name VERILOG_FILE lab5iram.v
set_global_assignment -name VERILOG_FILE lab5dram.v
set_global_assignment -name VERILOG_FILE lab5_test.v
set_global_assignment -name VERILOG_FILE lab5_clk.v
set_global_assignment -name VERILOG_FILE lab5.v
set_global_assignment -name VERILOG_FILE imm_mux.v
set_global_assignment -name VERILOG_FILE hex_7seg.v
set_global_assignment -name VERILOG_FILE decoder.v
set_global_assignment -name VERILOG_FILE cpu.v
set_global_assignment -name VERILOG_FILE constants.v
set_global_assignment -name VERILOG_FILE halt.v
set_global_assignment -name VERILOG_FILE pc_mux.v
set_global_assignment -name VERILOG_FILE lab5iram_custom.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top