// Seed: 3253067747
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wand id_21 = 1;
  wire id_22;
  assign id_8 = id_13;
  initial begin
    id_3 = id_19;
  end
endmodule
module module_1 (
    output wire id_0,
    output tri id_1
    , id_26,
    input uwire id_2,
    output wor id_3,
    output supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    output wand id_7,
    output uwire id_8,
    output wor id_9,
    output wor id_10,
    input uwire id_11,
    output uwire id_12,
    output uwire id_13,
    output supply0 id_14,
    output tri id_15,
    input tri id_16,
    input supply1 id_17,
    output supply1 id_18,
    output supply0 id_19,
    output supply1 id_20
    , id_27,
    input tri id_21,
    output wor id_22,
    input tri1 id_23,
    input tri id_24
);
  wire id_28;
  always @(posedge id_26);
  module_0(
      id_28,
      id_26,
      id_26,
      id_26,
      id_26,
      id_28,
      id_28,
      id_26,
      id_28,
      id_27,
      id_26,
      id_27,
      id_26,
      id_26,
      id_28,
      id_26,
      id_28,
      id_28,
      id_28,
      id_27
  );
  assign id_4 = id_6;
endmodule
