####################################################################################################################### # RND IDC interconnect constraint file for AVNET Ultra96 V2 # Eng: Robbe Decapmaker <debber@dcpm.be>
# Date: 24-10-2024
#
# This file describes the constraints needed to use the IDC pcb's properly on the Ultra96 V2 board.
#
# Pin comment format: $IDC_PIN ultra $ULTRA_SCHEMATIC_PIN <==> $PYNQ_SCHEMATIC_PIN pynq
#######################################################################################################################

# ----------------------------------------------------------------------------
# Low-speed expansion connector
# ----------------------------------------------------------------------------
# Bank 26
set_property -dict { PACKAGE_PIN D7 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 }  [get_ports {HD_GPIO_0              }];  # "D7.HD_GPIO_0"
set_property -dict { PACKAGE_PIN F8 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 }  [get_ports {da_mclk              }];  # "F8.HD_GPIO_1"
set_property -dict { PACKAGE_PIN F7 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 }  [get_ports {da_lrclk              }];  # "F7.HD_GPIO_2"
set_property -dict { PACKAGE_PIN G7 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 }  [get_ports {da_sclk              }];  # "G7.HD_GPIO_3"
set_property -dict { PACKAGE_PIN F6 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 }  [get_ports {da_sin              }];  # "F6.HD_GPIO_4"
set_property -dict { PACKAGE_PIN G5 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 }  [get_ports {ad_mclk              }];  # "G5.HD_GPIO_5"
set_property -dict { PACKAGE_PIN A6 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 }  [get_ports {ad_sdout              }];  # "A6.HD_GPIO_6"
set_property -dict { PACKAGE_PIN A7 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 }  [get_ports {ad_lrclk              }];  # "A7.HD_GPIO_7"
set_property -dict { PACKAGE_PIN G6 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 }  [get_ports {HD_GPIO_8              }];  # "G6.HD_GPIO_8"
set_property -dict { PACKAGE_PIN E6 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 }  [get_ports {HD_GPIO_9              }];  # "E6.HD_GPIO_9"
set_property -dict { PACKAGE_PIN E5 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 }  [get_ports {HD_GPIO_10             }];  # "E5.HD_GPIO_10"
set_property -dict { PACKAGE_PIN D6 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 }  [get_ports {ad_sclk             }];  # "D6.HD_GPIO_11"
set_property -dict { PACKAGE_PIN D5 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 }  [get_ports {HD_GPIO_12             }];  # "D5.HD_GPIO_12"
set_property -dict { PACKAGE_PIN C7 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 }  [get_ports {HD_GPIO_13             }];  # "C7.HD_GPIO_13"
set_property -dict { PACKAGE_PIN B6 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 }  [get_ports {HD_GPIO_14             }];  # "B6.HD_GPIO_14"
set_property -dict { PACKAGE_PIN C5 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 }  [get_ports {HD_GPIO_15             }];  # "C5.HD_GPIO_15"



# Bank 501
set_property -dict { PACKAGE_PIN D10 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 } [get_ports {ad_lrclk_ugh       }];  # "D10.MIO36_PS_GPIO1_0"
set_property -dict { PACKAGE_PIN E11 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 } [get_ports {ad_sdout_ugh       }];  # "E11.MIO37_PS_GPIO1_1"
set_property -dict { PACKAGE_PIN C10 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 } [get_ports {MIO39_PS_GPIO1_2       }];  # "C10.MIO39_PS_GPIO1_2"
set_property -dict { PACKAGE_PIN D11 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 } [get_ports {MIO40_PS_GPIO1_3       }];  # "D11.MIO40_PS_GPIO1_3"
set_property -dict { PACKAGE_PIN B11 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 } [get_ports {MIO44_PS_GPIO1_4       }];  # "B11.MIO44_PS_GPIO1_4"
set_property -dict { PACKAGE_PIN A11 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 } [get_ports {MIO45_PS_GPIO1_5       }];  # "A11.MIO45_PS_GPIO1_5"
set_property -dict { PACKAGE_PIN C9  IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 } [get_ports {MIO38_SPI0_SCLK        }];  # "C9.MIO38_SPI0_SCLK"
set_property -dict { PACKAGE_PIN B10 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 } [get_ports {MIO41_SPI0_CS          }];  # "B10.MIO41_SPI0_CS"
set_property -dict { PACKAGE_PIN D12 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 } [get_ports {MIO42_SPI0_MISO        }];  # "D12.MIO42_SPI0_MISO"
set_property -dict { PACKAGE_PIN E13 IOSTANDARD LVCMOS18 SLEW SLOW DRIVE 4 } [get_ports {MIO43_SPI0_MOSI        }];  # "E13.MIO43_SPI0_MOSI"


create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_0/inst/clk_out2]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 24 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][0]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][1]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][2]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][3]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][4]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][5]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][6]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][7]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][8]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][9]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][10]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][11]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][12]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][13]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][14]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][15]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][16]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][17]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][18]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][19]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][20]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][21]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][22]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TData][23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TID][0]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TID][1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 24 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][0]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][1]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][2]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][3]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][4]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][5]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][6]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][7]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][8]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][9]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][10]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][11]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][12]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][13]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][14]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][15]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][16]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][17]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][18]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][19]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][20]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][21]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][22]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TData][23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 24 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][0]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][1]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][2]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][3]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][4]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][5]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][6]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][7]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][8]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][9]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][10]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][11]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][12]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][13]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][14]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][15]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][16]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][17]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][18]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][19]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][20]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][21]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][22]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TData][23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 24 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][0]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][1]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][2]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][3]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][4]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][5]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][6]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][7]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][8]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][9]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][10]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][11]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][12]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][13]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][14]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][15]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][16]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][17]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][18]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][19]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][20]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][21]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][22]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TData][23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 24 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][0]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][1]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][2]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][3]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][4]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][5]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][6]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][7]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][8]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][9]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][10]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][11]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][12]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][13]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][14]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][15]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][16]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][17]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][18]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][19]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][20]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][21]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][22]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TData][23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 2 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TID][0]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TID][1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 2 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TID][0]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TID][1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 24 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][0]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][1]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][2]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][3]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][4]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][5]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][6]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][7]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][8]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][9]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][10]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][11]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][12]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][13]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][14]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][15]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][16]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][17]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][18]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][19]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][20]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][21]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][22]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TData][23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TID][0]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TID][1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 24 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][0]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][1]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][2]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][3]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][4]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][5]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][6]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][7]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][8]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][9]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][10]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][11]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][12]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][13]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][14]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][15]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][16]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][17]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][18]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][19]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][20]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][21]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][22]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TData][23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 2 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TID][0]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TID][1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 2 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TID][0]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TID][1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 24 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][0]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][1]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][2]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][3]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][4]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][5]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][6]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][7]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][8]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][9]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][10]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][11]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][12]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][13]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][14]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][15]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][16]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][17]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][18]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][19]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][20]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][21]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][22]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TData][23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 2 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TID][0]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TID][1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 2 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TID][0]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TID][1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 2 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TID][0]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TID][1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 24 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][0]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][1]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][2]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][3]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][4]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][5]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][6]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][7]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][8]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][9]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][10]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][11]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][12]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][13]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][14]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][15]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][16]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][17]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][18]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][19]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][20]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][21]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][22]} {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TData][23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_bwd[TReady]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_low_1_fwd[TValid]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_bwd[TReady]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.band_volume_fwd[TValid]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_bwd[TReady]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.echo_fwd[TValid]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_bwd[TReady]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.high_pass_2_fwd[TValid]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_bwd[TReady]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.saturation_fwd[TValid]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_bwd[TReady]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_filters_and_effects.volume_fwd[TValid]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_bwd[TReady]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_anal_fwd[TValid]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_bwd[TReady]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/b_ring_modulators.ring_mod_dma_fwd[TValid]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_bwd[TReady]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {design_1_i/audio_pipeline_IP_0/U0/audio_pipeline_IP_v1_0_S00_AXI_inst/b_audio_pipeline.audio_pipeline_inst/post_merger_fwd[TValid]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
