
MKWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046e8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e4  080047f8  080047f8  000147f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000114  080049dc  080049dc  000149dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000160  08004af0  08004af0  00014af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  08004c50  08004c50  00014c50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  08004c54  08004c54  00014c54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000078  20000000  08004c58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00000218  20000078  08004cd0  00020078  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000290  08004cd0  00020290  2**0
                  ALLOC
 10 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 11 .debug_info   00013e1f  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002bd4  00000000  00000000  00033ec0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000606d  00000000  00000000  00036a94  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000009a8  00000000  00000000  0003cb08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b98  00000000  00000000  0003d4b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000544d  00000000  00000000  0003e048  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00003ab0  00000000  00000000  00043495  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00046f45  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002b28  00000000  00000000  00046fc4  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stab         0000003c  00000000  00000000  00049aec  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      00000076  00000000  00000000  00049b28  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	080047e0 	.word	0x080047e0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	080047e0 	.word	0x080047e0

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <__aeabi_drsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000168:	e002      	b.n	8000170 <__adddf3>
 800016a:	bf00      	nop

0800016c <__aeabi_dsub>:
 800016c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000170 <__adddf3>:
 8000170:	b530      	push	{r4, r5, lr}
 8000172:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000176:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800017a:	ea94 0f05 	teq	r4, r5
 800017e:	bf08      	it	eq
 8000180:	ea90 0f02 	teqeq	r0, r2
 8000184:	bf1f      	itttt	ne
 8000186:	ea54 0c00 	orrsne.w	ip, r4, r0
 800018a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000192:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000196:	f000 80e2 	beq.w	800035e <__adddf3+0x1ee>
 800019a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001a2:	bfb8      	it	lt
 80001a4:	426d      	neglt	r5, r5
 80001a6:	dd0c      	ble.n	80001c2 <__adddf3+0x52>
 80001a8:	442c      	add	r4, r5
 80001aa:	ea80 0202 	eor.w	r2, r0, r2
 80001ae:	ea81 0303 	eor.w	r3, r1, r3
 80001b2:	ea82 0000 	eor.w	r0, r2, r0
 80001b6:	ea83 0101 	eor.w	r1, r3, r1
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	2d36      	cmp	r5, #54	; 0x36
 80001c4:	bf88      	it	hi
 80001c6:	bd30      	pophi	{r4, r5, pc}
 80001c8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001cc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001d0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x70>
 80001da:	4240      	negs	r0, r0
 80001dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001e0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001ec:	d002      	beq.n	80001f4 <__adddf3+0x84>
 80001ee:	4252      	negs	r2, r2
 80001f0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f4:	ea94 0f05 	teq	r4, r5
 80001f8:	f000 80a7 	beq.w	800034a <__adddf3+0x1da>
 80001fc:	f1a4 0401 	sub.w	r4, r4, #1
 8000200:	f1d5 0e20 	rsbs	lr, r5, #32
 8000204:	db0d      	blt.n	8000222 <__adddf3+0xb2>
 8000206:	fa02 fc0e 	lsl.w	ip, r2, lr
 800020a:	fa22 f205 	lsr.w	r2, r2, r5
 800020e:	1880      	adds	r0, r0, r2
 8000210:	f141 0100 	adc.w	r1, r1, #0
 8000214:	fa03 f20e 	lsl.w	r2, r3, lr
 8000218:	1880      	adds	r0, r0, r2
 800021a:	fa43 f305 	asr.w	r3, r3, r5
 800021e:	4159      	adcs	r1, r3
 8000220:	e00e      	b.n	8000240 <__adddf3+0xd0>
 8000222:	f1a5 0520 	sub.w	r5, r5, #32
 8000226:	f10e 0e20 	add.w	lr, lr, #32
 800022a:	2a01      	cmp	r2, #1
 800022c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000230:	bf28      	it	cs
 8000232:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	18c0      	adds	r0, r0, r3
 800023c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000240:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000244:	d507      	bpl.n	8000256 <__adddf3+0xe6>
 8000246:	f04f 0e00 	mov.w	lr, #0
 800024a:	f1dc 0c00 	rsbs	ip, ip, #0
 800024e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000252:	eb6e 0101 	sbc.w	r1, lr, r1
 8000256:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800025a:	d31b      	bcc.n	8000294 <__adddf3+0x124>
 800025c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000260:	d30c      	bcc.n	800027c <__adddf3+0x10c>
 8000262:	0849      	lsrs	r1, r1, #1
 8000264:	ea5f 0030 	movs.w	r0, r0, rrx
 8000268:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800026c:	f104 0401 	add.w	r4, r4, #1
 8000270:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000274:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000278:	f080 809a 	bcs.w	80003b0 <__adddf3+0x240>
 800027c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000280:	bf08      	it	eq
 8000282:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000286:	f150 0000 	adcs.w	r0, r0, #0
 800028a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028e:	ea41 0105 	orr.w	r1, r1, r5
 8000292:	bd30      	pop	{r4, r5, pc}
 8000294:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000298:	4140      	adcs	r0, r0
 800029a:	eb41 0101 	adc.w	r1, r1, r1
 800029e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002a2:	f1a4 0401 	sub.w	r4, r4, #1
 80002a6:	d1e9      	bne.n	800027c <__adddf3+0x10c>
 80002a8:	f091 0f00 	teq	r1, #0
 80002ac:	bf04      	itt	eq
 80002ae:	4601      	moveq	r1, r0
 80002b0:	2000      	moveq	r0, #0
 80002b2:	fab1 f381 	clz	r3, r1
 80002b6:	bf08      	it	eq
 80002b8:	3320      	addeq	r3, #32
 80002ba:	f1a3 030b 	sub.w	r3, r3, #11
 80002be:	f1b3 0220 	subs.w	r2, r3, #32
 80002c2:	da0c      	bge.n	80002de <__adddf3+0x16e>
 80002c4:	320c      	adds	r2, #12
 80002c6:	dd08      	ble.n	80002da <__adddf3+0x16a>
 80002c8:	f102 0c14 	add.w	ip, r2, #20
 80002cc:	f1c2 020c 	rsb	r2, r2, #12
 80002d0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d4:	fa21 f102 	lsr.w	r1, r1, r2
 80002d8:	e00c      	b.n	80002f4 <__adddf3+0x184>
 80002da:	f102 0214 	add.w	r2, r2, #20
 80002de:	bfd8      	it	le
 80002e0:	f1c2 0c20 	rsble	ip, r2, #32
 80002e4:	fa01 f102 	lsl.w	r1, r1, r2
 80002e8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002ec:	bfdc      	itt	le
 80002ee:	ea41 010c 	orrle.w	r1, r1, ip
 80002f2:	4090      	lslle	r0, r2
 80002f4:	1ae4      	subs	r4, r4, r3
 80002f6:	bfa2      	ittt	ge
 80002f8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002fc:	4329      	orrge	r1, r5
 80002fe:	bd30      	popge	{r4, r5, pc}
 8000300:	ea6f 0404 	mvn.w	r4, r4
 8000304:	3c1f      	subs	r4, #31
 8000306:	da1c      	bge.n	8000342 <__adddf3+0x1d2>
 8000308:	340c      	adds	r4, #12
 800030a:	dc0e      	bgt.n	800032a <__adddf3+0x1ba>
 800030c:	f104 0414 	add.w	r4, r4, #20
 8000310:	f1c4 0220 	rsb	r2, r4, #32
 8000314:	fa20 f004 	lsr.w	r0, r0, r4
 8000318:	fa01 f302 	lsl.w	r3, r1, r2
 800031c:	ea40 0003 	orr.w	r0, r0, r3
 8000320:	fa21 f304 	lsr.w	r3, r1, r4
 8000324:	ea45 0103 	orr.w	r1, r5, r3
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	f1c4 040c 	rsb	r4, r4, #12
 800032e:	f1c4 0220 	rsb	r2, r4, #32
 8000332:	fa20 f002 	lsr.w	r0, r0, r2
 8000336:	fa01 f304 	lsl.w	r3, r1, r4
 800033a:	ea40 0003 	orr.w	r0, r0, r3
 800033e:	4629      	mov	r1, r5
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	fa21 f004 	lsr.w	r0, r1, r4
 8000346:	4629      	mov	r1, r5
 8000348:	bd30      	pop	{r4, r5, pc}
 800034a:	f094 0f00 	teq	r4, #0
 800034e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000352:	bf06      	itte	eq
 8000354:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000358:	3401      	addeq	r4, #1
 800035a:	3d01      	subne	r5, #1
 800035c:	e74e      	b.n	80001fc <__adddf3+0x8c>
 800035e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000362:	bf18      	it	ne
 8000364:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000368:	d029      	beq.n	80003be <__adddf3+0x24e>
 800036a:	ea94 0f05 	teq	r4, r5
 800036e:	bf08      	it	eq
 8000370:	ea90 0f02 	teqeq	r0, r2
 8000374:	d005      	beq.n	8000382 <__adddf3+0x212>
 8000376:	ea54 0c00 	orrs.w	ip, r4, r0
 800037a:	bf04      	itt	eq
 800037c:	4619      	moveq	r1, r3
 800037e:	4610      	moveq	r0, r2
 8000380:	bd30      	pop	{r4, r5, pc}
 8000382:	ea91 0f03 	teq	r1, r3
 8000386:	bf1e      	ittt	ne
 8000388:	2100      	movne	r1, #0
 800038a:	2000      	movne	r0, #0
 800038c:	bd30      	popne	{r4, r5, pc}
 800038e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000392:	d105      	bne.n	80003a0 <__adddf3+0x230>
 8000394:	0040      	lsls	r0, r0, #1
 8000396:	4149      	adcs	r1, r1
 8000398:	bf28      	it	cs
 800039a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a4:	bf3c      	itt	cc
 80003a6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003aa:	bd30      	popcc	{r4, r5, pc}
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b8:	f04f 0000 	mov.w	r0, #0
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c2:	bf1a      	itte	ne
 80003c4:	4619      	movne	r1, r3
 80003c6:	4610      	movne	r0, r2
 80003c8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003cc:	bf1c      	itt	ne
 80003ce:	460b      	movne	r3, r1
 80003d0:	4602      	movne	r2, r0
 80003d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d6:	bf06      	itte	eq
 80003d8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003dc:	ea91 0f03 	teqeq	r1, r3
 80003e0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	bf00      	nop

080003e8 <__aeabi_ui2d>:
 80003e8:	f090 0f00 	teq	r0, #0
 80003ec:	bf04      	itt	eq
 80003ee:	2100      	moveq	r1, #0
 80003f0:	4770      	bxeq	lr
 80003f2:	b530      	push	{r4, r5, lr}
 80003f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003fc:	f04f 0500 	mov.w	r5, #0
 8000400:	f04f 0100 	mov.w	r1, #0
 8000404:	e750      	b.n	80002a8 <__adddf3+0x138>
 8000406:	bf00      	nop

08000408 <__aeabi_i2d>:
 8000408:	f090 0f00 	teq	r0, #0
 800040c:	bf04      	itt	eq
 800040e:	2100      	moveq	r1, #0
 8000410:	4770      	bxeq	lr
 8000412:	b530      	push	{r4, r5, lr}
 8000414:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000418:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800041c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000420:	bf48      	it	mi
 8000422:	4240      	negmi	r0, r0
 8000424:	f04f 0100 	mov.w	r1, #0
 8000428:	e73e      	b.n	80002a8 <__adddf3+0x138>
 800042a:	bf00      	nop

0800042c <__aeabi_f2d>:
 800042c:	0042      	lsls	r2, r0, #1
 800042e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000432:	ea4f 0131 	mov.w	r1, r1, rrx
 8000436:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800043a:	bf1f      	itttt	ne
 800043c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000440:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000444:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000448:	4770      	bxne	lr
 800044a:	f092 0f00 	teq	r2, #0
 800044e:	bf14      	ite	ne
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 7460 	mov.w	r4, #896	; 0x380
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000460:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000464:	e720      	b.n	80002a8 <__adddf3+0x138>
 8000466:	bf00      	nop

08000468 <__aeabi_ul2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f04f 0500 	mov.w	r5, #0
 8000476:	e00a      	b.n	800048e <__aeabi_l2d+0x16>

08000478 <__aeabi_l2d>:
 8000478:	ea50 0201 	orrs.w	r2, r0, r1
 800047c:	bf08      	it	eq
 800047e:	4770      	bxeq	lr
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000486:	d502      	bpl.n	800048e <__aeabi_l2d+0x16>
 8000488:	4240      	negs	r0, r0
 800048a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000492:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000496:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049a:	f43f aedc 	beq.w	8000256 <__adddf3+0xe6>
 800049e:	f04f 0203 	mov.w	r2, #3
 80004a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a6:	bf18      	it	ne
 80004a8:	3203      	addne	r2, #3
 80004aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ae:	bf18      	it	ne
 80004b0:	3203      	addne	r2, #3
 80004b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b6:	f1c2 0320 	rsb	r3, r2, #32
 80004ba:	fa00 fc03 	lsl.w	ip, r0, r3
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c6:	ea40 000e 	orr.w	r0, r0, lr
 80004ca:	fa21 f102 	lsr.w	r1, r1, r2
 80004ce:	4414      	add	r4, r2
 80004d0:	e6c1      	b.n	8000256 <__adddf3+0xe6>
 80004d2:	bf00      	nop

080004d4 <__aeabi_dmul>:
 80004d4:	b570      	push	{r4, r5, r6, lr}
 80004d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e2:	bf1d      	ittte	ne
 80004e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e8:	ea94 0f0c 	teqne	r4, ip
 80004ec:	ea95 0f0c 	teqne	r5, ip
 80004f0:	f000 f8de 	bleq	80006b0 <__aeabi_dmul+0x1dc>
 80004f4:	442c      	add	r4, r5
 80004f6:	ea81 0603 	eor.w	r6, r1, r3
 80004fa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000502:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000506:	bf18      	it	ne
 8000508:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800050c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000510:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000514:	d038      	beq.n	8000588 <__aeabi_dmul+0xb4>
 8000516:	fba0 ce02 	umull	ip, lr, r0, r2
 800051a:	f04f 0500 	mov.w	r5, #0
 800051e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000522:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000526:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052a:	f04f 0600 	mov.w	r6, #0
 800052e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000532:	f09c 0f00 	teq	ip, #0
 8000536:	bf18      	it	ne
 8000538:	f04e 0e01 	orrne.w	lr, lr, #1
 800053c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000540:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000544:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000548:	d204      	bcs.n	8000554 <__aeabi_dmul+0x80>
 800054a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054e:	416d      	adcs	r5, r5
 8000550:	eb46 0606 	adc.w	r6, r6, r6
 8000554:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000558:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800055c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000560:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000564:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000568:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800056c:	bf88      	it	hi
 800056e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000572:	d81e      	bhi.n	80005b2 <__aeabi_dmul+0xde>
 8000574:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000578:	bf08      	it	eq
 800057a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057e:	f150 0000 	adcs.w	r0, r0, #0
 8000582:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000586:	bd70      	pop	{r4, r5, r6, pc}
 8000588:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800058c:	ea46 0101 	orr.w	r1, r6, r1
 8000590:	ea40 0002 	orr.w	r0, r0, r2
 8000594:	ea81 0103 	eor.w	r1, r1, r3
 8000598:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800059c:	bfc2      	ittt	gt
 800059e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a6:	bd70      	popgt	{r4, r5, r6, pc}
 80005a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ac:	f04f 0e00 	mov.w	lr, #0
 80005b0:	3c01      	subs	r4, #1
 80005b2:	f300 80ab 	bgt.w	800070c <__aeabi_dmul+0x238>
 80005b6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ba:	bfde      	ittt	le
 80005bc:	2000      	movle	r0, #0
 80005be:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c2:	bd70      	pople	{r4, r5, r6, pc}
 80005c4:	f1c4 0400 	rsb	r4, r4, #0
 80005c8:	3c20      	subs	r4, #32
 80005ca:	da35      	bge.n	8000638 <__aeabi_dmul+0x164>
 80005cc:	340c      	adds	r4, #12
 80005ce:	dc1b      	bgt.n	8000608 <__aeabi_dmul+0x134>
 80005d0:	f104 0414 	add.w	r4, r4, #20
 80005d4:	f1c4 0520 	rsb	r5, r4, #32
 80005d8:	fa00 f305 	lsl.w	r3, r0, r5
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f205 	lsl.w	r2, r1, r5
 80005e4:	ea40 0002 	orr.w	r0, r0, r2
 80005e8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f4:	fa21 f604 	lsr.w	r6, r1, r4
 80005f8:	eb42 0106 	adc.w	r1, r2, r6
 80005fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000600:	bf08      	it	eq
 8000602:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000606:	bd70      	pop	{r4, r5, r6, pc}
 8000608:	f1c4 040c 	rsb	r4, r4, #12
 800060c:	f1c4 0520 	rsb	r5, r4, #32
 8000610:	fa00 f304 	lsl.w	r3, r0, r4
 8000614:	fa20 f005 	lsr.w	r0, r0, r5
 8000618:	fa01 f204 	lsl.w	r2, r1, r4
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	f141 0100 	adc.w	r1, r1, #0
 800062c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000630:	bf08      	it	eq
 8000632:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000636:	bd70      	pop	{r4, r5, r6, pc}
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f205 	lsl.w	r2, r0, r5
 8000640:	ea4e 0e02 	orr.w	lr, lr, r2
 8000644:	fa20 f304 	lsr.w	r3, r0, r4
 8000648:	fa01 f205 	lsl.w	r2, r1, r5
 800064c:	ea43 0302 	orr.w	r3, r3, r2
 8000650:	fa21 f004 	lsr.w	r0, r1, r4
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000658:	fa21 f204 	lsr.w	r2, r1, r4
 800065c:	ea20 0002 	bic.w	r0, r0, r2
 8000660:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000664:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000668:	bf08      	it	eq
 800066a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066e:	bd70      	pop	{r4, r5, r6, pc}
 8000670:	f094 0f00 	teq	r4, #0
 8000674:	d10f      	bne.n	8000696 <__aeabi_dmul+0x1c2>
 8000676:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067a:	0040      	lsls	r0, r0, #1
 800067c:	eb41 0101 	adc.w	r1, r1, r1
 8000680:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000684:	bf08      	it	eq
 8000686:	3c01      	subeq	r4, #1
 8000688:	d0f7      	beq.n	800067a <__aeabi_dmul+0x1a6>
 800068a:	ea41 0106 	orr.w	r1, r1, r6
 800068e:	f095 0f00 	teq	r5, #0
 8000692:	bf18      	it	ne
 8000694:	4770      	bxne	lr
 8000696:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069a:	0052      	lsls	r2, r2, #1
 800069c:	eb43 0303 	adc.w	r3, r3, r3
 80006a0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a4:	bf08      	it	eq
 80006a6:	3d01      	subeq	r5, #1
 80006a8:	d0f7      	beq.n	800069a <__aeabi_dmul+0x1c6>
 80006aa:	ea43 0306 	orr.w	r3, r3, r6
 80006ae:	4770      	bx	lr
 80006b0:	ea94 0f0c 	teq	r4, ip
 80006b4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b8:	bf18      	it	ne
 80006ba:	ea95 0f0c 	teqne	r5, ip
 80006be:	d00c      	beq.n	80006da <__aeabi_dmul+0x206>
 80006c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c4:	bf18      	it	ne
 80006c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ca:	d1d1      	bne.n	8000670 <__aeabi_dmul+0x19c>
 80006cc:	ea81 0103 	eor.w	r1, r1, r3
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	f04f 0000 	mov.w	r0, #0
 80006d8:	bd70      	pop	{r4, r5, r6, pc}
 80006da:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006de:	bf06      	itte	eq
 80006e0:	4610      	moveq	r0, r2
 80006e2:	4619      	moveq	r1, r3
 80006e4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e8:	d019      	beq.n	800071e <__aeabi_dmul+0x24a>
 80006ea:	ea94 0f0c 	teq	r4, ip
 80006ee:	d102      	bne.n	80006f6 <__aeabi_dmul+0x222>
 80006f0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f4:	d113      	bne.n	800071e <__aeabi_dmul+0x24a>
 80006f6:	ea95 0f0c 	teq	r5, ip
 80006fa:	d105      	bne.n	8000708 <__aeabi_dmul+0x234>
 80006fc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000700:	bf1c      	itt	ne
 8000702:	4610      	movne	r0, r2
 8000704:	4619      	movne	r1, r3
 8000706:	d10a      	bne.n	800071e <__aeabi_dmul+0x24a>
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000710:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd70      	pop	{r4, r5, r6, pc}
 800071e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000722:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000726:	bd70      	pop	{r4, r5, r6, pc}

08000728 <__aeabi_ddiv>:
 8000728:	b570      	push	{r4, r5, r6, lr}
 800072a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000732:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000736:	bf1d      	ittte	ne
 8000738:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800073c:	ea94 0f0c 	teqne	r4, ip
 8000740:	ea95 0f0c 	teqne	r5, ip
 8000744:	f000 f8a7 	bleq	8000896 <__aeabi_ddiv+0x16e>
 8000748:	eba4 0405 	sub.w	r4, r4, r5
 800074c:	ea81 0e03 	eor.w	lr, r1, r3
 8000750:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000754:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000758:	f000 8088 	beq.w	800086c <__aeabi_ddiv+0x144>
 800075c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000760:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000764:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000768:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800076c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000770:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000774:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000778:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800077c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000780:	429d      	cmp	r5, r3
 8000782:	bf08      	it	eq
 8000784:	4296      	cmpeq	r6, r2
 8000786:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078e:	d202      	bcs.n	8000796 <__aeabi_ddiv+0x6e>
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	1ab6      	subs	r6, r6, r2
 8000798:	eb65 0503 	sbc.w	r5, r5, r3
 800079c:	085b      	lsrs	r3, r3, #1
 800079e:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007aa:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ae:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b2:	bf22      	ittt	cs
 80007b4:	1ab6      	subcs	r6, r6, r2
 80007b6:	4675      	movcs	r5, lr
 80007b8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007bc:	085b      	lsrs	r3, r3, #1
 80007be:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000804:	ea55 0e06 	orrs.w	lr, r5, r6
 8000808:	d018      	beq.n	800083c <__aeabi_ddiv+0x114>
 800080a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000812:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000816:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000822:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000826:	d1c0      	bne.n	80007aa <__aeabi_ddiv+0x82>
 8000828:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800082c:	d10b      	bne.n	8000846 <__aeabi_ddiv+0x11e>
 800082e:	ea41 0100 	orr.w	r1, r1, r0
 8000832:	f04f 0000 	mov.w	r0, #0
 8000836:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083a:	e7b6      	b.n	80007aa <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000840:	bf04      	itt	eq
 8000842:	4301      	orreq	r1, r0
 8000844:	2000      	moveq	r0, #0
 8000846:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084a:	bf88      	it	hi
 800084c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000850:	f63f aeaf 	bhi.w	80005b2 <__aeabi_dmul+0xde>
 8000854:	ebb5 0c03 	subs.w	ip, r5, r3
 8000858:	bf04      	itt	eq
 800085a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000862:	f150 0000 	adcs.w	r0, r0, #0
 8000866:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086a:	bd70      	pop	{r4, r5, r6, pc}
 800086c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000870:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000874:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000878:	bfc2      	ittt	gt
 800087a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000882:	bd70      	popgt	{r4, r5, r6, pc}
 8000884:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000888:	f04f 0e00 	mov.w	lr, #0
 800088c:	3c01      	subs	r4, #1
 800088e:	e690      	b.n	80005b2 <__aeabi_dmul+0xde>
 8000890:	ea45 0e06 	orr.w	lr, r5, r6
 8000894:	e68d      	b.n	80005b2 <__aeabi_dmul+0xde>
 8000896:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089a:	ea94 0f0c 	teq	r4, ip
 800089e:	bf08      	it	eq
 80008a0:	ea95 0f0c 	teqeq	r5, ip
 80008a4:	f43f af3b 	beq.w	800071e <__aeabi_dmul+0x24a>
 80008a8:	ea94 0f0c 	teq	r4, ip
 80008ac:	d10a      	bne.n	80008c4 <__aeabi_ddiv+0x19c>
 80008ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b2:	f47f af34 	bne.w	800071e <__aeabi_dmul+0x24a>
 80008b6:	ea95 0f0c 	teq	r5, ip
 80008ba:	f47f af25 	bne.w	8000708 <__aeabi_dmul+0x234>
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	e72c      	b.n	800071e <__aeabi_dmul+0x24a>
 80008c4:	ea95 0f0c 	teq	r5, ip
 80008c8:	d106      	bne.n	80008d8 <__aeabi_ddiv+0x1b0>
 80008ca:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ce:	f43f aefd 	beq.w	80006cc <__aeabi_dmul+0x1f8>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e722      	b.n	800071e <__aeabi_dmul+0x24a>
 80008d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008dc:	bf18      	it	ne
 80008de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e2:	f47f aec5 	bne.w	8000670 <__aeabi_dmul+0x19c>
 80008e6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ea:	f47f af0d 	bne.w	8000708 <__aeabi_dmul+0x234>
 80008ee:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f2:	f47f aeeb 	bne.w	80006cc <__aeabi_dmul+0x1f8>
 80008f6:	e712      	b.n	800071e <__aeabi_dmul+0x24a>

080008f8 <__aeabi_d2uiz>:
 80008f8:	004a      	lsls	r2, r1, #1
 80008fa:	d211      	bcs.n	8000920 <__aeabi_d2uiz+0x28>
 80008fc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000900:	d211      	bcs.n	8000926 <__aeabi_d2uiz+0x2e>
 8000902:	d50d      	bpl.n	8000920 <__aeabi_d2uiz+0x28>
 8000904:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000908:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800090c:	d40e      	bmi.n	800092c <__aeabi_d2uiz+0x34>
 800090e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000912:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000916:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800091a:	fa23 f002 	lsr.w	r0, r3, r2
 800091e:	4770      	bx	lr
 8000920:	f04f 0000 	mov.w	r0, #0
 8000924:	4770      	bx	lr
 8000926:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800092a:	d102      	bne.n	8000932 <__aeabi_d2uiz+0x3a>
 800092c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000930:	4770      	bx	lr
 8000932:	f04f 0000 	mov.w	r0, #0
 8000936:	4770      	bx	lr

08000938 <selfrel_offset31>:
 8000938:	6803      	ldr	r3, [r0, #0]
 800093a:	005a      	lsls	r2, r3, #1
 800093c:	bf4c      	ite	mi
 800093e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8000942:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8000946:	4418      	add	r0, r3
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop

0800094c <search_EIT_table>:
 800094c:	b361      	cbz	r1, 80009a8 <search_EIT_table+0x5c>
 800094e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000952:	f101 3aff 	add.w	sl, r1, #4294967295	; 0xffffffff
 8000956:	4690      	mov	r8, r2
 8000958:	4606      	mov	r6, r0
 800095a:	46d1      	mov	r9, sl
 800095c:	2700      	movs	r7, #0
 800095e:	eb07 0409 	add.w	r4, r7, r9
 8000962:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8000966:	1064      	asrs	r4, r4, #1
 8000968:	00e5      	lsls	r5, r4, #3
 800096a:	1971      	adds	r1, r6, r5
 800096c:	4608      	mov	r0, r1
 800096e:	f7ff ffe3 	bl	8000938 <selfrel_offset31>
 8000972:	45a2      	cmp	sl, r4
 8000974:	4683      	mov	fp, r0
 8000976:	f105 0008 	add.w	r0, r5, #8
 800097a:	4430      	add	r0, r6
 800097c:	d009      	beq.n	8000992 <search_EIT_table+0x46>
 800097e:	f7ff ffdb 	bl	8000938 <selfrel_offset31>
 8000982:	45c3      	cmp	fp, r8
 8000984:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 8000988:	d805      	bhi.n	8000996 <search_EIT_table+0x4a>
 800098a:	4540      	cmp	r0, r8
 800098c:	d209      	bcs.n	80009a2 <search_EIT_table+0x56>
 800098e:	1c67      	adds	r7, r4, #1
 8000990:	e7e5      	b.n	800095e <search_EIT_table+0x12>
 8000992:	45c3      	cmp	fp, r8
 8000994:	d905      	bls.n	80009a2 <search_EIT_table+0x56>
 8000996:	42a7      	cmp	r7, r4
 8000998:	d002      	beq.n	80009a0 <search_EIT_table+0x54>
 800099a:	f104 39ff 	add.w	r9, r4, #4294967295	; 0xffffffff
 800099e:	e7de      	b.n	800095e <search_EIT_table+0x12>
 80009a0:	2100      	movs	r1, #0
 80009a2:	4608      	mov	r0, r1
 80009a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80009a8:	4608      	mov	r0, r1
 80009aa:	4770      	bx	lr

080009ac <__gnu_unwind_get_pr_addr>:
 80009ac:	2801      	cmp	r0, #1
 80009ae:	d007      	beq.n	80009c0 <__gnu_unwind_get_pr_addr+0x14>
 80009b0:	2802      	cmp	r0, #2
 80009b2:	d007      	beq.n	80009c4 <__gnu_unwind_get_pr_addr+0x18>
 80009b4:	4b04      	ldr	r3, [pc, #16]	; (80009c8 <__gnu_unwind_get_pr_addr+0x1c>)
 80009b6:	2800      	cmp	r0, #0
 80009b8:	bf0c      	ite	eq
 80009ba:	4618      	moveq	r0, r3
 80009bc:	2000      	movne	r0, #0
 80009be:	4770      	bx	lr
 80009c0:	4802      	ldr	r0, [pc, #8]	; (80009cc <__gnu_unwind_get_pr_addr+0x20>)
 80009c2:	4770      	bx	lr
 80009c4:	4802      	ldr	r0, [pc, #8]	; (80009d0 <__gnu_unwind_get_pr_addr+0x24>)
 80009c6:	4770      	bx	lr
 80009c8:	080010bd 	.word	0x080010bd
 80009cc:	080010c1 	.word	0x080010c1
 80009d0:	080010c5 	.word	0x080010c5

080009d4 <get_eit_entry>:
 80009d4:	b530      	push	{r4, r5, lr}
 80009d6:	4b25      	ldr	r3, [pc, #148]	; (8000a6c <get_eit_entry+0x98>)
 80009d8:	b083      	sub	sp, #12
 80009da:	4604      	mov	r4, r0
 80009dc:	1e8d      	subs	r5, r1, #2
 80009de:	b373      	cbz	r3, 8000a3e <get_eit_entry+0x6a>
 80009e0:	a901      	add	r1, sp, #4
 80009e2:	4628      	mov	r0, r5
 80009e4:	f3af 8000 	nop.w
 80009e8:	b318      	cbz	r0, 8000a32 <get_eit_entry+0x5e>
 80009ea:	9901      	ldr	r1, [sp, #4]
 80009ec:	462a      	mov	r2, r5
 80009ee:	f7ff ffad 	bl	800094c <search_EIT_table>
 80009f2:	4601      	mov	r1, r0
 80009f4:	b1e8      	cbz	r0, 8000a32 <get_eit_entry+0x5e>
 80009f6:	f7ff ff9f 	bl	8000938 <selfrel_offset31>
 80009fa:	684b      	ldr	r3, [r1, #4]
 80009fc:	64a0      	str	r0, [r4, #72]	; 0x48
 80009fe:	2b01      	cmp	r3, #1
 8000a00:	d011      	beq.n	8000a26 <get_eit_entry+0x52>
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	db22      	blt.n	8000a4c <get_eit_entry+0x78>
 8000a06:	1d08      	adds	r0, r1, #4
 8000a08:	f7ff ff96 	bl	8000938 <selfrel_offset31>
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000a10:	6523      	str	r3, [r4, #80]	; 0x50
 8000a12:	6803      	ldr	r3, [r0, #0]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	db1e      	blt.n	8000a56 <get_eit_entry+0x82>
 8000a18:	f7ff ff8e 	bl	8000938 <selfrel_offset31>
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	6120      	str	r0, [r4, #16]
 8000a20:	4618      	mov	r0, r3
 8000a22:	b003      	add	sp, #12
 8000a24:	bd30      	pop	{r4, r5, pc}
 8000a26:	2305      	movs	r3, #5
 8000a28:	2200      	movs	r2, #0
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	6122      	str	r2, [r4, #16]
 8000a2e:	b003      	add	sp, #12
 8000a30:	bd30      	pop	{r4, r5, pc}
 8000a32:	2309      	movs	r3, #9
 8000a34:	2200      	movs	r2, #0
 8000a36:	4618      	mov	r0, r3
 8000a38:	6122      	str	r2, [r4, #16]
 8000a3a:	b003      	add	sp, #12
 8000a3c:	bd30      	pop	{r4, r5, pc}
 8000a3e:	4b0c      	ldr	r3, [pc, #48]	; (8000a70 <get_eit_entry+0x9c>)
 8000a40:	490c      	ldr	r1, [pc, #48]	; (8000a74 <get_eit_entry+0xa0>)
 8000a42:	4618      	mov	r0, r3
 8000a44:	1ac9      	subs	r1, r1, r3
 8000a46:	10c9      	asrs	r1, r1, #3
 8000a48:	9101      	str	r1, [sp, #4]
 8000a4a:	e7cf      	b.n	80009ec <get_eit_entry+0x18>
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	1d08      	adds	r0, r1, #4
 8000a50:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000a52:	6523      	str	r3, [r4, #80]	; 0x50
 8000a54:	e7dd      	b.n	8000a12 <get_eit_entry+0x3e>
 8000a56:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8000a5a:	f7ff ffa7 	bl	80009ac <__gnu_unwind_get_pr_addr>
 8000a5e:	2800      	cmp	r0, #0
 8000a60:	6120      	str	r0, [r4, #16]
 8000a62:	bf14      	ite	ne
 8000a64:	2300      	movne	r3, #0
 8000a66:	2309      	moveq	r3, #9
 8000a68:	e7da      	b.n	8000a20 <get_eit_entry+0x4c>
 8000a6a:	bf00      	nop
 8000a6c:	00000000 	.word	0x00000000
 8000a70:	08004af0 	.word	0x08004af0
 8000a74:	08004c50 	.word	0x08004c50

08000a78 <restore_non_core_regs>:
 8000a78:	6803      	ldr	r3, [r0, #0]
 8000a7a:	b510      	push	{r4, lr}
 8000a7c:	07da      	lsls	r2, r3, #31
 8000a7e:	4604      	mov	r4, r0
 8000a80:	d406      	bmi.n	8000a90 <restore_non_core_regs+0x18>
 8000a82:	079b      	lsls	r3, r3, #30
 8000a84:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8000a88:	d509      	bpl.n	8000a9e <restore_non_core_regs+0x26>
 8000a8a:	f000 fc57 	bl	800133c <__gnu_Unwind_Restore_VFP_D>
 8000a8e:	6823      	ldr	r3, [r4, #0]
 8000a90:	0759      	lsls	r1, r3, #29
 8000a92:	d509      	bpl.n	8000aa8 <restore_non_core_regs+0x30>
 8000a94:	071a      	lsls	r2, r3, #28
 8000a96:	d50e      	bpl.n	8000ab6 <restore_non_core_regs+0x3e>
 8000a98:	06db      	lsls	r3, r3, #27
 8000a9a:	d513      	bpl.n	8000ac4 <restore_non_core_regs+0x4c>
 8000a9c:	bd10      	pop	{r4, pc}
 8000a9e:	f000 fc45 	bl	800132c <__gnu_Unwind_Restore_VFP>
 8000aa2:	6823      	ldr	r3, [r4, #0]
 8000aa4:	0759      	lsls	r1, r3, #29
 8000aa6:	d4f5      	bmi.n	8000a94 <restore_non_core_regs+0x1c>
 8000aa8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8000aac:	f000 fc4e 	bl	800134c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000ab0:	6823      	ldr	r3, [r4, #0]
 8000ab2:	071a      	lsls	r2, r3, #28
 8000ab4:	d4f0      	bmi.n	8000a98 <restore_non_core_regs+0x20>
 8000ab6:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8000aba:	f000 fc4f 	bl	800135c <__gnu_Unwind_Restore_WMMXD>
 8000abe:	6823      	ldr	r3, [r4, #0]
 8000ac0:	06db      	lsls	r3, r3, #27
 8000ac2:	d4eb      	bmi.n	8000a9c <restore_non_core_regs+0x24>
 8000ac4:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8000ac8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000acc:	f000 bc8a 	b.w	80013e4 <__gnu_Unwind_Restore_WMMXC>

08000ad0 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8000ad0:	6803      	ldr	r3, [r0, #0]
 8000ad2:	b103      	cbz	r3, 8000ad6 <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8000ad4:	4403      	add	r3, r0
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <__gnu_unwind_24bit.isra.1>:
 8000adc:	2009      	movs	r0, #9
 8000ade:	4770      	bx	lr

08000ae0 <_Unwind_DebugHook>:
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop

08000ae4 <unwind_phase2>:
 8000ae4:	b570      	push	{r4, r5, r6, lr}
 8000ae6:	4604      	mov	r4, r0
 8000ae8:	460d      	mov	r5, r1
 8000aea:	e008      	b.n	8000afe <unwind_phase2+0x1a>
 8000aec:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8000aee:	6923      	ldr	r3, [r4, #16]
 8000af0:	6162      	str	r2, [r4, #20]
 8000af2:	4621      	mov	r1, r4
 8000af4:	462a      	mov	r2, r5
 8000af6:	2001      	movs	r0, #1
 8000af8:	4798      	blx	r3
 8000afa:	2808      	cmp	r0, #8
 8000afc:	d108      	bne.n	8000b10 <unwind_phase2+0x2c>
 8000afe:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8000b00:	4620      	mov	r0, r4
 8000b02:	f7ff ff67 	bl	80009d4 <get_eit_entry>
 8000b06:	4606      	mov	r6, r0
 8000b08:	2800      	cmp	r0, #0
 8000b0a:	d0ef      	beq.n	8000aec <unwind_phase2+0x8>
 8000b0c:	f003 fd00 	bl	8004510 <abort>
 8000b10:	2807      	cmp	r0, #7
 8000b12:	d1fb      	bne.n	8000b0c <unwind_phase2+0x28>
 8000b14:	4630      	mov	r0, r6
 8000b16:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8000b18:	f7ff ffe2 	bl	8000ae0 <_Unwind_DebugHook>
 8000b1c:	1d28      	adds	r0, r5, #4
 8000b1e:	f000 fbf9 	bl	8001314 <__restore_core_regs>
 8000b22:	bf00      	nop

08000b24 <unwind_phase2_forced>:
 8000b24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b28:	4605      	mov	r5, r0
 8000b2a:	2700      	movs	r7, #0
 8000b2c:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 8000b30:	ac03      	add	r4, sp, #12
 8000b32:	1d0e      	adds	r6, r1, #4
 8000b34:	4692      	mov	sl, r2
 8000b36:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000b38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b3a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000b3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b3e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000b40:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b42:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000b46:	f8d5 800c 	ldr.w	r8, [r5, #12]
 8000b4a:	f8d5 9018 	ldr.w	r9, [r5, #24]
 8000b4e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000b52:	ac02      	add	r4, sp, #8
 8000b54:	4628      	mov	r0, r5
 8000b56:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000b58:	6027      	str	r7, [r4, #0]
 8000b5a:	f7ff ff3b 	bl	80009d4 <get_eit_entry>
 8000b5e:	f1ba 0f00 	cmp.w	sl, #0
 8000b62:	4607      	mov	r7, r0
 8000b64:	bf14      	ite	ne
 8000b66:	260a      	movne	r6, #10
 8000b68:	2609      	moveq	r6, #9
 8000b6a:	b17f      	cbz	r7, 8000b8c <unwind_phase2_forced+0x68>
 8000b6c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000b6e:	f046 0110 	orr.w	r1, r6, #16
 8000b72:	e88d 0210 	stmia.w	sp, {r4, r9}
 8000b76:	462a      	mov	r2, r5
 8000b78:	6463      	str	r3, [r4, #68]	; 0x44
 8000b7a:	2001      	movs	r0, #1
 8000b7c:	462b      	mov	r3, r5
 8000b7e:	47c0      	blx	r8
 8000b80:	bb78      	cbnz	r0, 8000be2 <unwind_phase2_forced+0xbe>
 8000b82:	4638      	mov	r0, r7
 8000b84:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8000b88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b8c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000b8e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000b92:	616b      	str	r3, [r5, #20]
 8000b94:	4621      	mov	r1, r4
 8000b96:	a87a      	add	r0, sp, #488	; 0x1e8
 8000b98:	f003 fdf6 	bl	8004788 <memcpy>
 8000b9c:	692b      	ldr	r3, [r5, #16]
 8000b9e:	aa7a      	add	r2, sp, #488	; 0x1e8
 8000ba0:	4629      	mov	r1, r5
 8000ba2:	4630      	mov	r0, r6
 8000ba4:	4798      	blx	r3
 8000ba6:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8000ba8:	4682      	mov	sl, r0
 8000baa:	e88d 0210 	stmia.w	sp, {r4, r9}
 8000bae:	4631      	mov	r1, r6
 8000bb0:	6463      	str	r3, [r4, #68]	; 0x44
 8000bb2:	462a      	mov	r2, r5
 8000bb4:	462b      	mov	r3, r5
 8000bb6:	2001      	movs	r0, #1
 8000bb8:	47c0      	blx	r8
 8000bba:	b990      	cbnz	r0, 8000be2 <unwind_phase2_forced+0xbe>
 8000bbc:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000bc0:	a97a      	add	r1, sp, #488	; 0x1e8
 8000bc2:	4620      	mov	r0, r4
 8000bc4:	f003 fde0 	bl	8004788 <memcpy>
 8000bc8:	f1ba 0f08 	cmp.w	sl, #8
 8000bcc:	d106      	bne.n	8000bdc <unwind_phase2_forced+0xb8>
 8000bce:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000bd0:	4628      	mov	r0, r5
 8000bd2:	f7ff feff 	bl	80009d4 <get_eit_entry>
 8000bd6:	2609      	movs	r6, #9
 8000bd8:	4607      	mov	r7, r0
 8000bda:	e7c6      	b.n	8000b6a <unwind_phase2_forced+0x46>
 8000bdc:	f1ba 0f07 	cmp.w	sl, #7
 8000be0:	d005      	beq.n	8000bee <unwind_phase2_forced+0xca>
 8000be2:	2709      	movs	r7, #9
 8000be4:	4638      	mov	r0, r7
 8000be6:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8000bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bee:	4638      	mov	r0, r7
 8000bf0:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000bf2:	f7ff ff75 	bl	8000ae0 <_Unwind_DebugHook>
 8000bf6:	a803      	add	r0, sp, #12
 8000bf8:	f000 fb8c 	bl	8001314 <__restore_core_regs>

08000bfc <_Unwind_GetCFA>:
 8000bfc:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8000bfe:	4770      	bx	lr

08000c00 <__gnu_Unwind_RaiseException>:
 8000c00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c02:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8000c06:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8000c08:	b0f9      	sub	sp, #484	; 0x1e4
 8000c0a:	640b      	str	r3, [r1, #64]	; 0x40
 8000c0c:	1d0e      	adds	r6, r1, #4
 8000c0e:	ad01      	add	r5, sp, #4
 8000c10:	460f      	mov	r7, r1
 8000c12:	4604      	mov	r4, r0
 8000c14:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000c16:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c18:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000c1a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c1c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000c1e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c20:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000c24:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8000c28:	f8cd e000 	str.w	lr, [sp]
 8000c2c:	e006      	b.n	8000c3c <__gnu_Unwind_RaiseException+0x3c>
 8000c2e:	6923      	ldr	r3, [r4, #16]
 8000c30:	466a      	mov	r2, sp
 8000c32:	4621      	mov	r1, r4
 8000c34:	4798      	blx	r3
 8000c36:	2808      	cmp	r0, #8
 8000c38:	4605      	mov	r5, r0
 8000c3a:	d108      	bne.n	8000c4e <__gnu_Unwind_RaiseException+0x4e>
 8000c3c:	9910      	ldr	r1, [sp, #64]	; 0x40
 8000c3e:	4620      	mov	r0, r4
 8000c40:	f7ff fec8 	bl	80009d4 <get_eit_entry>
 8000c44:	2800      	cmp	r0, #0
 8000c46:	d0f2      	beq.n	8000c2e <__gnu_Unwind_RaiseException+0x2e>
 8000c48:	2009      	movs	r0, #9
 8000c4a:	b079      	add	sp, #484	; 0x1e4
 8000c4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c4e:	4668      	mov	r0, sp
 8000c50:	f7ff ff12 	bl	8000a78 <restore_non_core_regs>
 8000c54:	2d06      	cmp	r5, #6
 8000c56:	d1f7      	bne.n	8000c48 <__gnu_Unwind_RaiseException+0x48>
 8000c58:	4639      	mov	r1, r7
 8000c5a:	4620      	mov	r0, r4
 8000c5c:	f7ff ff42 	bl	8000ae4 <unwind_phase2>

08000c60 <__gnu_Unwind_ForcedUnwind>:
 8000c60:	b430      	push	{r4, r5}
 8000c62:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8000c64:	60c1      	str	r1, [r0, #12]
 8000c66:	6182      	str	r2, [r0, #24]
 8000c68:	4619      	mov	r1, r3
 8000c6a:	641d      	str	r5, [r3, #64]	; 0x40
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	bc30      	pop	{r4, r5}
 8000c70:	e758      	b.n	8000b24 <unwind_phase2_forced>
 8000c72:	bf00      	nop

08000c74 <__gnu_Unwind_Resume>:
 8000c74:	b570      	push	{r4, r5, r6, lr}
 8000c76:	6943      	ldr	r3, [r0, #20]
 8000c78:	68c6      	ldr	r6, [r0, #12]
 8000c7a:	640b      	str	r3, [r1, #64]	; 0x40
 8000c7c:	b126      	cbz	r6, 8000c88 <__gnu_Unwind_Resume+0x14>
 8000c7e:	2201      	movs	r2, #1
 8000c80:	f7ff ff50 	bl	8000b24 <unwind_phase2_forced>
 8000c84:	f003 fc44 	bl	8004510 <abort>
 8000c88:	6903      	ldr	r3, [r0, #16]
 8000c8a:	460a      	mov	r2, r1
 8000c8c:	4604      	mov	r4, r0
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4601      	mov	r1, r0
 8000c92:	2002      	movs	r0, #2
 8000c94:	4798      	blx	r3
 8000c96:	2807      	cmp	r0, #7
 8000c98:	d007      	beq.n	8000caa <__gnu_Unwind_Resume+0x36>
 8000c9a:	2808      	cmp	r0, #8
 8000c9c:	d103      	bne.n	8000ca6 <__gnu_Unwind_Resume+0x32>
 8000c9e:	4629      	mov	r1, r5
 8000ca0:	4620      	mov	r0, r4
 8000ca2:	f7ff ff1f 	bl	8000ae4 <unwind_phase2>
 8000ca6:	f003 fc33 	bl	8004510 <abort>
 8000caa:	4630      	mov	r0, r6
 8000cac:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8000cae:	f7ff ff17 	bl	8000ae0 <_Unwind_DebugHook>
 8000cb2:	1d28      	adds	r0, r5, #4
 8000cb4:	f000 fb2e 	bl	8001314 <__restore_core_regs>

08000cb8 <__gnu_Unwind_Resume_or_Rethrow>:
 8000cb8:	68c2      	ldr	r2, [r0, #12]
 8000cba:	b12a      	cbz	r2, 8000cc8 <__gnu_Unwind_Resume_or_Rethrow+0x10>
 8000cbc:	b410      	push	{r4}
 8000cbe:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	640c      	str	r4, [r1, #64]	; 0x40
 8000cc4:	bc10      	pop	{r4}
 8000cc6:	e72d      	b.n	8000b24 <unwind_phase2_forced>
 8000cc8:	e79a      	b.n	8000c00 <__gnu_Unwind_RaiseException>
 8000cca:	bf00      	nop

08000ccc <_Unwind_Complete>:
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop

08000cd0 <_Unwind_DeleteException>:
 8000cd0:	6883      	ldr	r3, [r0, #8]
 8000cd2:	b113      	cbz	r3, 8000cda <_Unwind_DeleteException+0xa>
 8000cd4:	4601      	mov	r1, r0
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4718      	bx	r3
 8000cda:	4770      	bx	lr

08000cdc <_Unwind_VRS_Get>:
 8000cdc:	b500      	push	{lr}
 8000cde:	2904      	cmp	r1, #4
 8000ce0:	d807      	bhi.n	8000cf2 <_Unwind_VRS_Get+0x16>
 8000ce2:	e8df f001 	tbb	[pc, r1]
 8000ce6:	0903      	.short	0x0903
 8000ce8:	0906      	.short	0x0906
 8000cea:	09          	.byte	0x09
 8000ceb:	00          	.byte	0x00
 8000cec:	b90b      	cbnz	r3, 8000cf2 <_Unwind_VRS_Get+0x16>
 8000cee:	2a0f      	cmp	r2, #15
 8000cf0:	d905      	bls.n	8000cfe <_Unwind_VRS_Get+0x22>
 8000cf2:	2002      	movs	r0, #2
 8000cf4:	f85d fb04 	ldr.w	pc, [sp], #4
 8000cf8:	2001      	movs	r0, #1
 8000cfa:	f85d fb04 	ldr.w	pc, [sp], #4
 8000cfe:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000d02:	6852      	ldr	r2, [r2, #4]
 8000d04:	4618      	mov	r0, r3
 8000d06:	9b01      	ldr	r3, [sp, #4]
 8000d08:	601a      	str	r2, [r3, #0]
 8000d0a:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d0e:	bf00      	nop

08000d10 <_Unwind_GetGR>:
 8000d10:	2300      	movs	r3, #0
 8000d12:	b510      	push	{r4, lr}
 8000d14:	b084      	sub	sp, #16
 8000d16:	ac03      	add	r4, sp, #12
 8000d18:	460a      	mov	r2, r1
 8000d1a:	9400      	str	r4, [sp, #0]
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	f7ff ffdd 	bl	8000cdc <_Unwind_VRS_Get>
 8000d22:	9803      	ldr	r0, [sp, #12]
 8000d24:	b004      	add	sp, #16
 8000d26:	bd10      	pop	{r4, pc}

08000d28 <_Unwind_VRS_Set>:
 8000d28:	b500      	push	{lr}
 8000d2a:	2904      	cmp	r1, #4
 8000d2c:	d807      	bhi.n	8000d3e <_Unwind_VRS_Set+0x16>
 8000d2e:	e8df f001 	tbb	[pc, r1]
 8000d32:	0903      	.short	0x0903
 8000d34:	0906      	.short	0x0906
 8000d36:	09          	.byte	0x09
 8000d37:	00          	.byte	0x00
 8000d38:	b90b      	cbnz	r3, 8000d3e <_Unwind_VRS_Set+0x16>
 8000d3a:	2a0f      	cmp	r2, #15
 8000d3c:	d905      	bls.n	8000d4a <_Unwind_VRS_Set+0x22>
 8000d3e:	2002      	movs	r0, #2
 8000d40:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d44:	2001      	movs	r0, #1
 8000d46:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d4a:	9901      	ldr	r1, [sp, #4]
 8000d4c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000d50:	6809      	ldr	r1, [r1, #0]
 8000d52:	4618      	mov	r0, r3
 8000d54:	6051      	str	r1, [r2, #4]
 8000d56:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d5a:	bf00      	nop

08000d5c <_Unwind_SetGR>:
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	b510      	push	{r4, lr}
 8000d60:	b084      	sub	sp, #16
 8000d62:	ac04      	add	r4, sp, #16
 8000d64:	f844 2d04 	str.w	r2, [r4, #-4]!
 8000d68:	9400      	str	r4, [sp, #0]
 8000d6a:	460a      	mov	r2, r1
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	f7ff ffdb 	bl	8000d28 <_Unwind_VRS_Set>
 8000d72:	b004      	add	sp, #16
 8000d74:	bd10      	pop	{r4, pc}
 8000d76:	bf00      	nop

08000d78 <__gnu_Unwind_Backtrace>:
 8000d78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d7a:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8000d7e:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8000d80:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8000d84:	6413      	str	r3, [r2, #64]	; 0x40
 8000d86:	1d15      	adds	r5, r2, #4
 8000d88:	ac17      	add	r4, sp, #92	; 0x5c
 8000d8a:	4607      	mov	r7, r0
 8000d8c:	460e      	mov	r6, r1
 8000d8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d9a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000d9e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000da2:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 8000da6:	e012      	b.n	8000dce <__gnu_Unwind_Backtrace+0x56>
 8000da8:	210c      	movs	r1, #12
 8000daa:	a816      	add	r0, sp, #88	; 0x58
 8000dac:	466a      	mov	r2, sp
 8000dae:	f7ff ffd5 	bl	8000d5c <_Unwind_SetGR>
 8000db2:	4631      	mov	r1, r6
 8000db4:	a816      	add	r0, sp, #88	; 0x58
 8000db6:	47b8      	blx	r7
 8000db8:	b978      	cbnz	r0, 8000dda <__gnu_Unwind_Backtrace+0x62>
 8000dba:	9b04      	ldr	r3, [sp, #16]
 8000dbc:	aa16      	add	r2, sp, #88	; 0x58
 8000dbe:	4669      	mov	r1, sp
 8000dc0:	2008      	movs	r0, #8
 8000dc2:	4798      	blx	r3
 8000dc4:	2805      	cmp	r0, #5
 8000dc6:	4604      	mov	r4, r0
 8000dc8:	d008      	beq.n	8000ddc <__gnu_Unwind_Backtrace+0x64>
 8000dca:	2809      	cmp	r0, #9
 8000dcc:	d005      	beq.n	8000dda <__gnu_Unwind_Backtrace+0x62>
 8000dce:	9926      	ldr	r1, [sp, #152]	; 0x98
 8000dd0:	4668      	mov	r0, sp
 8000dd2:	f7ff fdff 	bl	80009d4 <get_eit_entry>
 8000dd6:	2800      	cmp	r0, #0
 8000dd8:	d0e6      	beq.n	8000da8 <__gnu_Unwind_Backtrace+0x30>
 8000dda:	2409      	movs	r4, #9
 8000ddc:	a816      	add	r0, sp, #88	; 0x58
 8000dde:	f7ff fe4b 	bl	8000a78 <restore_non_core_regs>
 8000de2:	4620      	mov	r0, r4
 8000de4:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8000de8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dea:	bf00      	nop

08000dec <__gnu_unwind_pr_common>:
 8000dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000df0:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 8000df2:	4691      	mov	r9, r2
 8000df4:	6822      	ldr	r2, [r4, #0]
 8000df6:	b08b      	sub	sp, #44	; 0x2c
 8000df8:	3404      	adds	r4, #4
 8000dfa:	460d      	mov	r5, r1
 8000dfc:	9207      	str	r2, [sp, #28]
 8000dfe:	9408      	str	r4, [sp, #32]
 8000e00:	f000 0b03 	and.w	fp, r0, #3
 8000e04:	461e      	mov	r6, r3
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d160      	bne.n	8000ecc <__gnu_unwind_pr_common+0xe0>
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	0212      	lsls	r2, r2, #8
 8000e0e:	9207      	str	r2, [sp, #28]
 8000e10:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8000e14:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8000e18:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000e1a:	f1bb 0f02 	cmp.w	fp, #2
 8000e1e:	bf08      	it	eq
 8000e20:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 8000e22:	f013 0301 	ands.w	r3, r3, #1
 8000e26:	d140      	bne.n	8000eaa <__gnu_unwind_pr_common+0xbe>
 8000e28:	9301      	str	r3, [sp, #4]
 8000e2a:	f000 0308 	and.w	r3, r0, #8
 8000e2e:	9303      	str	r3, [sp, #12]
 8000e30:	f8d4 8000 	ldr.w	r8, [r4]
 8000e34:	f1b8 0f00 	cmp.w	r8, #0
 8000e38:	d039      	beq.n	8000eae <__gnu_unwind_pr_common+0xc2>
 8000e3a:	2e02      	cmp	r6, #2
 8000e3c:	d043      	beq.n	8000ec6 <__gnu_unwind_pr_common+0xda>
 8000e3e:	f8b4 8000 	ldrh.w	r8, [r4]
 8000e42:	8867      	ldrh	r7, [r4, #2]
 8000e44:	3404      	adds	r4, #4
 8000e46:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8000e48:	f027 0a01 	bic.w	sl, r7, #1
 8000e4c:	210f      	movs	r1, #15
 8000e4e:	4648      	mov	r0, r9
 8000e50:	449a      	add	sl, r3
 8000e52:	f7ff ff5d 	bl	8000d10 <_Unwind_GetGR>
 8000e56:	4582      	cmp	sl, r0
 8000e58:	d833      	bhi.n	8000ec2 <__gnu_unwind_pr_common+0xd6>
 8000e5a:	f028 0301 	bic.w	r3, r8, #1
 8000e5e:	449a      	add	sl, r3
 8000e60:	4550      	cmp	r0, sl
 8000e62:	bf2c      	ite	cs
 8000e64:	2000      	movcs	r0, #0
 8000e66:	2001      	movcc	r0, #1
 8000e68:	007f      	lsls	r7, r7, #1
 8000e6a:	f007 0702 	and.w	r7, r7, #2
 8000e6e:	f008 0801 	and.w	r8, r8, #1
 8000e72:	ea47 0708 	orr.w	r7, r7, r8
 8000e76:	2f01      	cmp	r7, #1
 8000e78:	d03e      	beq.n	8000ef8 <__gnu_unwind_pr_common+0x10c>
 8000e7a:	d335      	bcc.n	8000ee8 <__gnu_unwind_pr_common+0xfc>
 8000e7c:	2f02      	cmp	r7, #2
 8000e7e:	d11c      	bne.n	8000eba <__gnu_unwind_pr_common+0xce>
 8000e80:	6823      	ldr	r3, [r4, #0]
 8000e82:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000e86:	9202      	str	r2, [sp, #8]
 8000e88:	f1bb 0f00 	cmp.w	fp, #0
 8000e8c:	d176      	bne.n	8000f7c <__gnu_unwind_pr_common+0x190>
 8000e8e:	b128      	cbz	r0, 8000e9c <__gnu_unwind_pr_common+0xb0>
 8000e90:	9903      	ldr	r1, [sp, #12]
 8000e92:	2900      	cmp	r1, #0
 8000e94:	d07e      	beq.n	8000f94 <__gnu_unwind_pr_common+0x1a8>
 8000e96:	2a00      	cmp	r2, #0
 8000e98:	f000 80a6 	beq.w	8000fe8 <__gnu_unwind_pr_common+0x1fc>
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	db77      	blt.n	8000f90 <__gnu_unwind_pr_common+0x1a4>
 8000ea0:	9b02      	ldr	r3, [sp, #8]
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8000ea8:	e7c2      	b.n	8000e30 <__gnu_unwind_pr_common+0x44>
 8000eaa:	2300      	movs	r3, #0
 8000eac:	9301      	str	r3, [sp, #4]
 8000eae:	2e02      	cmp	r6, #2
 8000eb0:	dd3e      	ble.n	8000f30 <__gnu_unwind_pr_common+0x144>
 8000eb2:	f7ff fe13 	bl	8000adc <__gnu_unwind_24bit.isra.1>
 8000eb6:	2800      	cmp	r0, #0
 8000eb8:	d040      	beq.n	8000f3c <__gnu_unwind_pr_common+0x150>
 8000eba:	2009      	movs	r0, #9
 8000ebc:	b00b      	add	sp, #44	; 0x2c
 8000ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000ec2:	2000      	movs	r0, #0
 8000ec4:	e7d0      	b.n	8000e68 <__gnu_unwind_pr_common+0x7c>
 8000ec6:	6867      	ldr	r7, [r4, #4]
 8000ec8:	3408      	adds	r4, #8
 8000eca:	e7bc      	b.n	8000e46 <__gnu_unwind_pr_common+0x5a>
 8000ecc:	2b02      	cmp	r3, #2
 8000ece:	dca3      	bgt.n	8000e18 <__gnu_unwind_pr_common+0x2c>
 8000ed0:	2102      	movs	r1, #2
 8000ed2:	0c13      	lsrs	r3, r2, #16
 8000ed4:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8000ed8:	0412      	lsls	r2, r2, #16
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8000ee0:	9207      	str	r2, [sp, #28]
 8000ee2:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 8000ee6:	e797      	b.n	8000e18 <__gnu_unwind_pr_common+0x2c>
 8000ee8:	f1bb 0f00 	cmp.w	fp, #0
 8000eec:	d002      	beq.n	8000ef4 <__gnu_unwind_pr_common+0x108>
 8000eee:	2800      	cmp	r0, #0
 8000ef0:	f040 80bd 	bne.w	800106e <__gnu_unwind_pr_common+0x282>
 8000ef4:	3404      	adds	r4, #4
 8000ef6:	e79b      	b.n	8000e30 <__gnu_unwind_pr_common+0x44>
 8000ef8:	f1bb 0f00 	cmp.w	fp, #0
 8000efc:	d125      	bne.n	8000f4a <__gnu_unwind_pr_common+0x15e>
 8000efe:	b1a8      	cbz	r0, 8000f2c <__gnu_unwind_pr_common+0x140>
 8000f00:	e894 000c 	ldmia.w	r4, {r2, r3}
 8000f04:	1c99      	adds	r1, r3, #2
 8000f06:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8000f0a:	d0d6      	beq.n	8000eba <__gnu_unwind_pr_common+0xce>
 8000f0c:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8000f10:	3301      	adds	r3, #1
 8000f12:	9106      	str	r1, [sp, #24]
 8000f14:	f000 80a3 	beq.w	800105e <__gnu_unwind_pr_common+0x272>
 8000f18:	1d20      	adds	r0, r4, #4
 8000f1a:	f7ff fdd9 	bl	8000ad0 <_Unwind_decode_typeinfo_ptr.isra.0>
 8000f1e:	ab06      	add	r3, sp, #24
 8000f20:	4601      	mov	r1, r0
 8000f22:	4628      	mov	r0, r5
 8000f24:	f002 fe08 	bl	8003b38 <__cxa_type_match>
 8000f28:	2800      	cmp	r0, #0
 8000f2a:	d177      	bne.n	800101c <__gnu_unwind_pr_common+0x230>
 8000f2c:	3408      	adds	r4, #8
 8000f2e:	e77f      	b.n	8000e30 <__gnu_unwind_pr_common+0x44>
 8000f30:	a907      	add	r1, sp, #28
 8000f32:	4648      	mov	r0, r9
 8000f34:	f000 faf0 	bl	8001518 <__gnu_unwind_execute>
 8000f38:	2800      	cmp	r0, #0
 8000f3a:	d1be      	bne.n	8000eba <__gnu_unwind_pr_common+0xce>
 8000f3c:	9b01      	ldr	r3, [sp, #4]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d15c      	bne.n	8000ffc <__gnu_unwind_pr_common+0x210>
 8000f42:	2008      	movs	r0, #8
 8000f44:	b00b      	add	sp, #44	; 0x2c
 8000f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f4a:	210d      	movs	r1, #13
 8000f4c:	4648      	mov	r0, r9
 8000f4e:	6a2f      	ldr	r7, [r5, #32]
 8000f50:	f7ff fede 	bl	8000d10 <_Unwind_GetGR>
 8000f54:	4287      	cmp	r7, r0
 8000f56:	d1e9      	bne.n	8000f2c <__gnu_unwind_pr_common+0x140>
 8000f58:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000f5a:	429c      	cmp	r4, r3
 8000f5c:	d1e6      	bne.n	8000f2c <__gnu_unwind_pr_common+0x140>
 8000f5e:	4620      	mov	r0, r4
 8000f60:	f7ff fcea 	bl	8000938 <selfrel_offset31>
 8000f64:	210f      	movs	r1, #15
 8000f66:	4602      	mov	r2, r0
 8000f68:	4648      	mov	r0, r9
 8000f6a:	f7ff fef7 	bl	8000d5c <_Unwind_SetGR>
 8000f6e:	4648      	mov	r0, r9
 8000f70:	462a      	mov	r2, r5
 8000f72:	2100      	movs	r1, #0
 8000f74:	f7ff fef2 	bl	8000d5c <_Unwind_SetGR>
 8000f78:	2007      	movs	r0, #7
 8000f7a:	e79f      	b.n	8000ebc <__gnu_unwind_pr_common+0xd0>
 8000f7c:	210d      	movs	r1, #13
 8000f7e:	4648      	mov	r0, r9
 8000f80:	6a2f      	ldr	r7, [r5, #32]
 8000f82:	f7ff fec5 	bl	8000d10 <_Unwind_GetGR>
 8000f86:	4287      	cmp	r7, r0
 8000f88:	d058      	beq.n	800103c <__gnu_unwind_pr_common+0x250>
 8000f8a:	6823      	ldr	r3, [r4, #0]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	da87      	bge.n	8000ea0 <__gnu_unwind_pr_common+0xb4>
 8000f90:	3404      	adds	r4, #4
 8000f92:	e785      	b.n	8000ea0 <__gnu_unwind_pr_common+0xb4>
 8000f94:	9b02      	ldr	r3, [sp, #8]
 8000f96:	b33b      	cbz	r3, 8000fe8 <__gnu_unwind_pr_common+0x1fc>
 8000f98:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8000f9c:	1d27      	adds	r7, r4, #4
 8000f9e:	f8cd b010 	str.w	fp, [sp, #16]
 8000fa2:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8000fa6:	46a3      	mov	fp, r4
 8000fa8:	f8dd a008 	ldr.w	sl, [sp, #8]
 8000fac:	461c      	mov	r4, r3
 8000fae:	9605      	str	r6, [sp, #20]
 8000fb0:	e002      	b.n	8000fb8 <__gnu_unwind_pr_common+0x1cc>
 8000fb2:	45b2      	cmp	sl, r6
 8000fb4:	46b0      	mov	r8, r6
 8000fb6:	d016      	beq.n	8000fe6 <__gnu_unwind_pr_common+0x1fa>
 8000fb8:	4638      	mov	r0, r7
 8000fba:	9406      	str	r4, [sp, #24]
 8000fbc:	f7ff fd88 	bl	8000ad0 <_Unwind_decode_typeinfo_ptr.isra.0>
 8000fc0:	ab06      	add	r3, sp, #24
 8000fc2:	4601      	mov	r1, r0
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	4628      	mov	r0, r5
 8000fc8:	f002 fdb6 	bl	8003b38 <__cxa_type_match>
 8000fcc:	f108 0601 	add.w	r6, r8, #1
 8000fd0:	3704      	adds	r7, #4
 8000fd2:	2800      	cmp	r0, #0
 8000fd4:	d0ed      	beq.n	8000fb2 <__gnu_unwind_pr_common+0x1c6>
 8000fd6:	9b02      	ldr	r3, [sp, #8]
 8000fd8:	465c      	mov	r4, fp
 8000fda:	4543      	cmp	r3, r8
 8000fdc:	f8dd b010 	ldr.w	fp, [sp, #16]
 8000fe0:	9e05      	ldr	r6, [sp, #20]
 8000fe2:	d1d2      	bne.n	8000f8a <__gnu_unwind_pr_common+0x19e>
 8000fe4:	e000      	b.n	8000fe8 <__gnu_unwind_pr_common+0x1fc>
 8000fe6:	465c      	mov	r4, fp
 8000fe8:	4648      	mov	r0, r9
 8000fea:	210d      	movs	r1, #13
 8000fec:	f7ff fe90 	bl	8000d10 <_Unwind_GetGR>
 8000ff0:	9b06      	ldr	r3, [sp, #24]
 8000ff2:	6228      	str	r0, [r5, #32]
 8000ff4:	62ac      	str	r4, [r5, #40]	; 0x28
 8000ff6:	626b      	str	r3, [r5, #36]	; 0x24
 8000ff8:	2006      	movs	r0, #6
 8000ffa:	e75f      	b.n	8000ebc <__gnu_unwind_pr_common+0xd0>
 8000ffc:	210f      	movs	r1, #15
 8000ffe:	4648      	mov	r0, r9
 8001000:	f7ff fe86 	bl	8000d10 <_Unwind_GetGR>
 8001004:	210e      	movs	r1, #14
 8001006:	4602      	mov	r2, r0
 8001008:	4648      	mov	r0, r9
 800100a:	f7ff fea7 	bl	8000d5c <_Unwind_SetGR>
 800100e:	4648      	mov	r0, r9
 8001010:	4a29      	ldr	r2, [pc, #164]	; (80010b8 <__gnu_unwind_pr_common+0x2cc>)
 8001012:	210f      	movs	r1, #15
 8001014:	f7ff fea2 	bl	8000d5c <_Unwind_SetGR>
 8001018:	2007      	movs	r0, #7
 800101a:	e74f      	b.n	8000ebc <__gnu_unwind_pr_common+0xd0>
 800101c:	4607      	mov	r7, r0
 800101e:	210d      	movs	r1, #13
 8001020:	4648      	mov	r0, r9
 8001022:	f7ff fe75 	bl	8000d10 <_Unwind_GetGR>
 8001026:	2f02      	cmp	r7, #2
 8001028:	6228      	str	r0, [r5, #32]
 800102a:	d11d      	bne.n	8001068 <__gnu_unwind_pr_common+0x27c>
 800102c:	462b      	mov	r3, r5
 800102e:	9a06      	ldr	r2, [sp, #24]
 8001030:	f843 2f2c 	str.w	r2, [r3, #44]!
 8001034:	626b      	str	r3, [r5, #36]	; 0x24
 8001036:	62ac      	str	r4, [r5, #40]	; 0x28
 8001038:	2006      	movs	r0, #6
 800103a:	e73f      	b.n	8000ebc <__gnu_unwind_pr_common+0xd0>
 800103c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800103e:	429c      	cmp	r4, r3
 8001040:	d1a3      	bne.n	8000f8a <__gnu_unwind_pr_common+0x19e>
 8001042:	2204      	movs	r2, #4
 8001044:	2700      	movs	r7, #0
 8001046:	9902      	ldr	r1, [sp, #8]
 8001048:	18a3      	adds	r3, r4, r2
 800104a:	62a9      	str	r1, [r5, #40]	; 0x28
 800104c:	62ef      	str	r7, [r5, #44]	; 0x2c
 800104e:	632a      	str	r2, [r5, #48]	; 0x30
 8001050:	636b      	str	r3, [r5, #52]	; 0x34
 8001052:	6823      	ldr	r3, [r4, #0]
 8001054:	42bb      	cmp	r3, r7
 8001056:	db1d      	blt.n	8001094 <__gnu_unwind_pr_common+0x2a8>
 8001058:	2301      	movs	r3, #1
 800105a:	9301      	str	r3, [sp, #4]
 800105c:	e720      	b.n	8000ea0 <__gnu_unwind_pr_common+0xb4>
 800105e:	4648      	mov	r0, r9
 8001060:	210d      	movs	r1, #13
 8001062:	f7ff fe55 	bl	8000d10 <_Unwind_GetGR>
 8001066:	6228      	str	r0, [r5, #32]
 8001068:	9b06      	ldr	r3, [sp, #24]
 800106a:	626b      	str	r3, [r5, #36]	; 0x24
 800106c:	e7e3      	b.n	8001036 <__gnu_unwind_pr_common+0x24a>
 800106e:	4620      	mov	r0, r4
 8001070:	f7ff fc62 	bl	8000938 <selfrel_offset31>
 8001074:	3404      	adds	r4, #4
 8001076:	4606      	mov	r6, r0
 8001078:	63ac      	str	r4, [r5, #56]	; 0x38
 800107a:	4628      	mov	r0, r5
 800107c:	f002 fdba 	bl	8003bf4 <__cxa_begin_cleanup>
 8001080:	2800      	cmp	r0, #0
 8001082:	f43f af1a 	beq.w	8000eba <__gnu_unwind_pr_common+0xce>
 8001086:	4648      	mov	r0, r9
 8001088:	4632      	mov	r2, r6
 800108a:	210f      	movs	r1, #15
 800108c:	f7ff fe66 	bl	8000d5c <_Unwind_SetGR>
 8001090:	2007      	movs	r0, #7
 8001092:	e713      	b.n	8000ebc <__gnu_unwind_pr_common+0xd0>
 8001094:	4608      	mov	r0, r1
 8001096:	3001      	adds	r0, #1
 8001098:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800109c:	f7ff fc4c 	bl	8000938 <selfrel_offset31>
 80010a0:	210f      	movs	r1, #15
 80010a2:	4602      	mov	r2, r0
 80010a4:	4648      	mov	r0, r9
 80010a6:	f7ff fe59 	bl	8000d5c <_Unwind_SetGR>
 80010aa:	4648      	mov	r0, r9
 80010ac:	462a      	mov	r2, r5
 80010ae:	4639      	mov	r1, r7
 80010b0:	f7ff fe54 	bl	8000d5c <_Unwind_SetGR>
 80010b4:	2007      	movs	r0, #7
 80010b6:	e701      	b.n	8000ebc <__gnu_unwind_pr_common+0xd0>
 80010b8:	08004407 	.word	0x08004407

080010bc <__aeabi_unwind_cpp_pr0>:
 80010bc:	2300      	movs	r3, #0
 80010be:	e695      	b.n	8000dec <__gnu_unwind_pr_common>

080010c0 <__aeabi_unwind_cpp_pr1>:
 80010c0:	2301      	movs	r3, #1
 80010c2:	e693      	b.n	8000dec <__gnu_unwind_pr_common>

080010c4 <__aeabi_unwind_cpp_pr2>:
 80010c4:	2302      	movs	r3, #2
 80010c6:	e691      	b.n	8000dec <__gnu_unwind_pr_common>

080010c8 <_Unwind_VRS_Pop>:
 80010c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010ca:	4604      	mov	r4, r0
 80010cc:	b0c5      	sub	sp, #276	; 0x114
 80010ce:	2904      	cmp	r1, #4
 80010d0:	d80d      	bhi.n	80010ee <_Unwind_VRS_Pop+0x26>
 80010d2:	e8df f001 	tbb	[pc, r1]
 80010d6:	0355      	.short	0x0355
 80010d8:	310c      	.short	0x310c
 80010da:	0f          	.byte	0x0f
 80010db:	00          	.byte	0x00
 80010dc:	2b01      	cmp	r3, #1
 80010de:	ea4f 4612 	mov.w	r6, r2, lsr #16
 80010e2:	b295      	uxth	r5, r2
 80010e4:	d164      	bne.n	80011b0 <_Unwind_VRS_Pop+0xe8>
 80010e6:	1972      	adds	r2, r6, r5
 80010e8:	2a10      	cmp	r2, #16
 80010ea:	f240 809d 	bls.w	8001228 <_Unwind_VRS_Pop+0x160>
 80010ee:	2002      	movs	r0, #2
 80010f0:	b045      	add	sp, #276	; 0x114
 80010f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d1fa      	bne.n	80010ee <_Unwind_VRS_Pop+0x26>
 80010f8:	2a10      	cmp	r2, #16
 80010fa:	d8f8      	bhi.n	80010ee <_Unwind_VRS_Pop+0x26>
 80010fc:	6823      	ldr	r3, [r4, #0]
 80010fe:	06d8      	lsls	r0, r3, #27
 8001100:	f100 80c8 	bmi.w	8001294 <_Unwind_VRS_Pop+0x1cc>
 8001104:	ae22      	add	r6, sp, #136	; 0x88
 8001106:	4630      	mov	r0, r6
 8001108:	9201      	str	r2, [sp, #4]
 800110a:	2501      	movs	r5, #1
 800110c:	f000 f974 	bl	80013f8 <__gnu_Unwind_Save_WMMXC>
 8001110:	2300      	movs	r3, #0
 8001112:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001114:	9a01      	ldr	r2, [sp, #4]
 8001116:	fa05 f103 	lsl.w	r1, r5, r3
 800111a:	4211      	tst	r1, r2
 800111c:	d003      	beq.n	8001126 <_Unwind_VRS_Pop+0x5e>
 800111e:	6801      	ldr	r1, [r0, #0]
 8001120:	3004      	adds	r0, #4
 8001122:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 8001126:	3301      	adds	r3, #1
 8001128:	2b04      	cmp	r3, #4
 800112a:	d1f4      	bne.n	8001116 <_Unwind_VRS_Pop+0x4e>
 800112c:	63a0      	str	r0, [r4, #56]	; 0x38
 800112e:	4630      	mov	r0, r6
 8001130:	f000 f958 	bl	80013e4 <__gnu_Unwind_Restore_WMMXC>
 8001134:	2000      	movs	r0, #0
 8001136:	e7db      	b.n	80010f0 <_Unwind_VRS_Pop+0x28>
 8001138:	2b03      	cmp	r3, #3
 800113a:	d1d8      	bne.n	80010ee <_Unwind_VRS_Pop+0x26>
 800113c:	0c15      	lsrs	r5, r2, #16
 800113e:	b297      	uxth	r7, r2
 8001140:	19eb      	adds	r3, r5, r7
 8001142:	2b10      	cmp	r3, #16
 8001144:	d8d3      	bhi.n	80010ee <_Unwind_VRS_Pop+0x26>
 8001146:	6823      	ldr	r3, [r4, #0]
 8001148:	071e      	lsls	r6, r3, #28
 800114a:	f100 80b7 	bmi.w	80012bc <_Unwind_VRS_Pop+0x1f4>
 800114e:	ae22      	add	r6, sp, #136	; 0x88
 8001150:	4630      	mov	r0, r6
 8001152:	f000 f925 	bl	80013a0 <__gnu_Unwind_Save_WMMXD>
 8001156:	00ed      	lsls	r5, r5, #3
 8001158:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800115a:	b15f      	cbz	r7, 8001174 <_Unwind_VRS_Pop+0xac>
 800115c:	3d04      	subs	r5, #4
 800115e:	4603      	mov	r3, r0
 8001160:	1971      	adds	r1, r6, r5
 8001162:	eb00 00c7 	add.w	r0, r0, r7, lsl #3
 8001166:	f853 2b04 	ldr.w	r2, [r3], #4
 800116a:	4283      	cmp	r3, r0
 800116c:	f841 2f04 	str.w	r2, [r1, #4]!
 8001170:	d1f9      	bne.n	8001166 <_Unwind_VRS_Pop+0x9e>
 8001172:	4618      	mov	r0, r3
 8001174:	63a0      	str	r0, [r4, #56]	; 0x38
 8001176:	4630      	mov	r0, r6
 8001178:	f000 f8f0 	bl	800135c <__gnu_Unwind_Restore_WMMXD>
 800117c:	2000      	movs	r0, #0
 800117e:	e7b7      	b.n	80010f0 <_Unwind_VRS_Pop+0x28>
 8001180:	2b00      	cmp	r3, #0
 8001182:	d1b4      	bne.n	80010ee <_Unwind_VRS_Pop+0x26>
 8001184:	2701      	movs	r7, #1
 8001186:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8001188:	b296      	uxth	r6, r2
 800118a:	1d20      	adds	r0, r4, #4
 800118c:	fa07 f103 	lsl.w	r1, r7, r3
 8001190:	4231      	tst	r1, r6
 8001192:	f103 0301 	add.w	r3, r3, #1
 8001196:	d002      	beq.n	800119e <_Unwind_VRS_Pop+0xd6>
 8001198:	6829      	ldr	r1, [r5, #0]
 800119a:	3504      	adds	r5, #4
 800119c:	6001      	str	r1, [r0, #0]
 800119e:	2b10      	cmp	r3, #16
 80011a0:	f100 0004 	add.w	r0, r0, #4
 80011a4:	d1f2      	bne.n	800118c <_Unwind_VRS_Pop+0xc4>
 80011a6:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 80011aa:	d13b      	bne.n	8001224 <_Unwind_VRS_Pop+0x15c>
 80011ac:	63a5      	str	r5, [r4, #56]	; 0x38
 80011ae:	e79f      	b.n	80010f0 <_Unwind_VRS_Pop+0x28>
 80011b0:	2b05      	cmp	r3, #5
 80011b2:	d19c      	bne.n	80010ee <_Unwind_VRS_Pop+0x26>
 80011b4:	1977      	adds	r7, r6, r5
 80011b6:	2f20      	cmp	r7, #32
 80011b8:	d899      	bhi.n	80010ee <_Unwind_VRS_Pop+0x26>
 80011ba:	2e0f      	cmp	r6, #15
 80011bc:	d966      	bls.n	800128c <_Unwind_VRS_Pop+0x1c4>
 80011be:	462f      	mov	r7, r5
 80011c0:	2d00      	cmp	r5, #0
 80011c2:	d13a      	bne.n	800123a <_Unwind_VRS_Pop+0x172>
 80011c4:	462a      	mov	r2, r5
 80011c6:	2700      	movs	r7, #0
 80011c8:	2a00      	cmp	r2, #0
 80011ca:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80011cc:	dd72      	ble.n	80012b4 <_Unwind_VRS_Pop+0x1ec>
 80011ce:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80011d2:	4601      	mov	r1, r0
 80011d4:	a844      	add	r0, sp, #272	; 0x110
 80011d6:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 80011da:	388c      	subs	r0, #140	; 0x8c
 80011dc:	f851 5b04 	ldr.w	r5, [r1], #4
 80011e0:	4291      	cmp	r1, r2
 80011e2:	f840 5f04 	str.w	r5, [r0, #4]!
 80011e6:	d1f9      	bne.n	80011dc <_Unwind_VRS_Pop+0x114>
 80011e8:	4608      	mov	r0, r1
 80011ea:	b197      	cbz	r7, 8001212 <_Unwind_VRS_Pop+0x14a>
 80011ec:	2e10      	cmp	r6, #16
 80011ee:	4632      	mov	r2, r6
 80011f0:	bf38      	it	cc
 80011f2:	2210      	movcc	r2, #16
 80011f4:	a944      	add	r1, sp, #272	; 0x110
 80011f6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80011fa:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 80011fe:	0079      	lsls	r1, r7, #1
 8001200:	3a04      	subs	r2, #4
 8001202:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8001206:	f850 5b04 	ldr.w	r5, [r0], #4
 800120a:	4288      	cmp	r0, r1
 800120c:	f842 5f04 	str.w	r5, [r2, #4]!
 8001210:	d1f9      	bne.n	8001206 <_Unwind_VRS_Pop+0x13e>
 8001212:	2b01      	cmp	r3, #1
 8001214:	d048      	beq.n	80012a8 <_Unwind_VRS_Pop+0x1e0>
 8001216:	2e0f      	cmp	r6, #15
 8001218:	63a1      	str	r1, [r4, #56]	; 0x38
 800121a:	d933      	bls.n	8001284 <_Unwind_VRS_Pop+0x1bc>
 800121c:	b117      	cbz	r7, 8001224 <_Unwind_VRS_Pop+0x15c>
 800121e:	a802      	add	r0, sp, #8
 8001220:	f000 f894 	bl	800134c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001224:	2000      	movs	r0, #0
 8001226:	e763      	b.n	80010f0 <_Unwind_VRS_Pop+0x28>
 8001228:	2e0f      	cmp	r6, #15
 800122a:	f63f af60 	bhi.w	80010ee <_Unwind_VRS_Pop+0x26>
 800122e:	2700      	movs	r7, #0
 8001230:	6822      	ldr	r2, [r4, #0]
 8001232:	07d1      	lsls	r1, r2, #31
 8001234:	d417      	bmi.n	8001266 <_Unwind_VRS_Pop+0x19e>
 8001236:	2f00      	cmp	r7, #0
 8001238:	d060      	beq.n	80012fc <_Unwind_VRS_Pop+0x234>
 800123a:	6822      	ldr	r2, [r4, #0]
 800123c:	0751      	lsls	r1, r2, #29
 800123e:	d445      	bmi.n	80012cc <_Unwind_VRS_Pop+0x204>
 8001240:	2b01      	cmp	r3, #1
 8001242:	d04d      	beq.n	80012e0 <_Unwind_VRS_Pop+0x218>
 8001244:	2e0f      	cmp	r6, #15
 8001246:	d806      	bhi.n	8001256 <_Unwind_VRS_Pop+0x18e>
 8001248:	a822      	add	r0, sp, #136	; 0x88
 800124a:	9301      	str	r3, [sp, #4]
 800124c:	f000 f87a 	bl	8001344 <__gnu_Unwind_Save_VFP_D>
 8001250:	9b01      	ldr	r3, [sp, #4]
 8001252:	2f00      	cmp	r7, #0
 8001254:	d0b6      	beq.n	80011c4 <_Unwind_VRS_Pop+0xfc>
 8001256:	a802      	add	r0, sp, #8
 8001258:	9301      	str	r3, [sp, #4]
 800125a:	f000 f87b 	bl	8001354 <__gnu_Unwind_Save_VFP_D_16_to_31>
 800125e:	9b01      	ldr	r3, [sp, #4]
 8001260:	f1c6 0210 	rsb	r2, r6, #16
 8001264:	e7b0      	b.n	80011c8 <_Unwind_VRS_Pop+0x100>
 8001266:	f022 0101 	bic.w	r1, r2, #1
 800126a:	2b05      	cmp	r3, #5
 800126c:	6021      	str	r1, [r4, #0]
 800126e:	9301      	str	r3, [sp, #4]
 8001270:	4620      	mov	r0, r4
 8001272:	d03b      	beq.n	80012ec <_Unwind_VRS_Pop+0x224>
 8001274:	f022 0203 	bic.w	r2, r2, #3
 8001278:	f840 2b48 	str.w	r2, [r0], #72
 800127c:	f000 f85a 	bl	8001334 <__gnu_Unwind_Save_VFP>
 8001280:	9b01      	ldr	r3, [sp, #4]
 8001282:	e7d8      	b.n	8001236 <_Unwind_VRS_Pop+0x16e>
 8001284:	a822      	add	r0, sp, #136	; 0x88
 8001286:	f000 f859 	bl	800133c <__gnu_Unwind_Restore_VFP_D>
 800128a:	e7c7      	b.n	800121c <_Unwind_VRS_Pop+0x154>
 800128c:	2f10      	cmp	r7, #16
 800128e:	d9ce      	bls.n	800122e <_Unwind_VRS_Pop+0x166>
 8001290:	3f10      	subs	r7, #16
 8001292:	e7cd      	b.n	8001230 <_Unwind_VRS_Pop+0x168>
 8001294:	f023 0310 	bic.w	r3, r3, #16
 8001298:	6023      	str	r3, [r4, #0]
 800129a:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 800129e:	9201      	str	r2, [sp, #4]
 80012a0:	f000 f8aa 	bl	80013f8 <__gnu_Unwind_Save_WMMXC>
 80012a4:	9a01      	ldr	r2, [sp, #4]
 80012a6:	e72d      	b.n	8001104 <_Unwind_VRS_Pop+0x3c>
 80012a8:	3104      	adds	r1, #4
 80012aa:	63a1      	str	r1, [r4, #56]	; 0x38
 80012ac:	a822      	add	r0, sp, #136	; 0x88
 80012ae:	f000 f83d 	bl	800132c <__gnu_Unwind_Restore_VFP>
 80012b2:	e7b7      	b.n	8001224 <_Unwind_VRS_Pop+0x15c>
 80012b4:	2f00      	cmp	r7, #0
 80012b6:	d199      	bne.n	80011ec <_Unwind_VRS_Pop+0x124>
 80012b8:	4601      	mov	r1, r0
 80012ba:	e7aa      	b.n	8001212 <_Unwind_VRS_Pop+0x14a>
 80012bc:	f023 0308 	bic.w	r3, r3, #8
 80012c0:	6023      	str	r3, [r4, #0]
 80012c2:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 80012c6:	f000 f86b 	bl	80013a0 <__gnu_Unwind_Save_WMMXD>
 80012ca:	e740      	b.n	800114e <_Unwind_VRS_Pop+0x86>
 80012cc:	4620      	mov	r0, r4
 80012ce:	f022 0204 	bic.w	r2, r2, #4
 80012d2:	f840 2bd0 	str.w	r2, [r0], #208
 80012d6:	9301      	str	r3, [sp, #4]
 80012d8:	f000 f83c 	bl	8001354 <__gnu_Unwind_Save_VFP_D_16_to_31>
 80012dc:	9b01      	ldr	r3, [sp, #4]
 80012de:	e7af      	b.n	8001240 <_Unwind_VRS_Pop+0x178>
 80012e0:	a822      	add	r0, sp, #136	; 0x88
 80012e2:	9301      	str	r3, [sp, #4]
 80012e4:	f000 f826 	bl	8001334 <__gnu_Unwind_Save_VFP>
 80012e8:	9b01      	ldr	r3, [sp, #4]
 80012ea:	e7b9      	b.n	8001260 <_Unwind_VRS_Pop+0x198>
 80012ec:	f041 0102 	orr.w	r1, r1, #2
 80012f0:	f840 1b48 	str.w	r1, [r0], #72
 80012f4:	f000 f826 	bl	8001344 <__gnu_Unwind_Save_VFP_D>
 80012f8:	9b01      	ldr	r3, [sp, #4]
 80012fa:	e79c      	b.n	8001236 <_Unwind_VRS_Pop+0x16e>
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d003      	beq.n	8001308 <_Unwind_VRS_Pop+0x240>
 8001300:	2e0f      	cmp	r6, #15
 8001302:	f63f af5f 	bhi.w	80011c4 <_Unwind_VRS_Pop+0xfc>
 8001306:	e79f      	b.n	8001248 <_Unwind_VRS_Pop+0x180>
 8001308:	a822      	add	r0, sp, #136	; 0x88
 800130a:	9301      	str	r3, [sp, #4]
 800130c:	f000 f812 	bl	8001334 <__gnu_Unwind_Save_VFP>
 8001310:	9b01      	ldr	r3, [sp, #4]
 8001312:	e757      	b.n	80011c4 <_Unwind_VRS_Pop+0xfc>

08001314 <__restore_core_regs>:
 8001314:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8001318:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 800131c:	469c      	mov	ip, r3
 800131e:	46a6      	mov	lr, r4
 8001320:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8001324:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8001328:	46e5      	mov	sp, ip
 800132a:	bd00      	pop	{pc}

0800132c <__gnu_Unwind_Restore_VFP>:
 800132c:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop

08001334 <__gnu_Unwind_Save_VFP>:
 8001334:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop

0800133c <__gnu_Unwind_Restore_VFP_D>:
 800133c:	ec90 0b20 	vldmia	r0, {d0-d15}
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop

08001344 <__gnu_Unwind_Save_VFP_D>:
 8001344:	ec80 0b20 	vstmia	r0, {d0-d15}
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop

0800134c <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 800134c:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop

08001354 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8001354:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop

0800135c <__gnu_Unwind_Restore_WMMXD>:
 800135c:	ecf0 0102 	ldfe	f0, [r0], #8
 8001360:	ecf0 1102 	ldfe	f1, [r0], #8
 8001364:	ecf0 2102 	ldfe	f2, [r0], #8
 8001368:	ecf0 3102 	ldfe	f3, [r0], #8
 800136c:	ecf0 4102 	ldfe	f4, [r0], #8
 8001370:	ecf0 5102 	ldfe	f5, [r0], #8
 8001374:	ecf0 6102 	ldfe	f6, [r0], #8
 8001378:	ecf0 7102 	ldfe	f7, [r0], #8
 800137c:	ecf0 8102 	ldfp	f0, [r0], #8
 8001380:	ecf0 9102 	ldfp	f1, [r0], #8
 8001384:	ecf0 a102 	ldfp	f2, [r0], #8
 8001388:	ecf0 b102 	ldfp	f3, [r0], #8
 800138c:	ecf0 c102 	ldfp	f4, [r0], #8
 8001390:	ecf0 d102 	ldfp	f5, [r0], #8
 8001394:	ecf0 e102 	ldfp	f6, [r0], #8
 8001398:	ecf0 f102 	ldfp	f7, [r0], #8
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop

080013a0 <__gnu_Unwind_Save_WMMXD>:
 80013a0:	ece0 0102 	stfe	f0, [r0], #8
 80013a4:	ece0 1102 	stfe	f1, [r0], #8
 80013a8:	ece0 2102 	stfe	f2, [r0], #8
 80013ac:	ece0 3102 	stfe	f3, [r0], #8
 80013b0:	ece0 4102 	stfe	f4, [r0], #8
 80013b4:	ece0 5102 	stfe	f5, [r0], #8
 80013b8:	ece0 6102 	stfe	f6, [r0], #8
 80013bc:	ece0 7102 	stfe	f7, [r0], #8
 80013c0:	ece0 8102 	stfp	f0, [r0], #8
 80013c4:	ece0 9102 	stfp	f1, [r0], #8
 80013c8:	ece0 a102 	stfp	f2, [r0], #8
 80013cc:	ece0 b102 	stfp	f3, [r0], #8
 80013d0:	ece0 c102 	stfp	f4, [r0], #8
 80013d4:	ece0 d102 	stfp	f5, [r0], #8
 80013d8:	ece0 e102 	stfp	f6, [r0], #8
 80013dc:	ece0 f102 	stfp	f7, [r0], #8
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop

080013e4 <__gnu_Unwind_Restore_WMMXC>:
 80013e4:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 80013e8:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 80013ec:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 80013f0:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop

080013f8 <__gnu_Unwind_Save_WMMXC>:
 80013f8:	fca0 8101 	stc2	1, cr8, [r0], #4
 80013fc:	fca0 9101 	stc2	1, cr9, [r0], #4
 8001400:	fca0 a101 	stc2	1, cr10, [r0], #4
 8001404:	fca0 b101 	stc2	1, cr11, [r0], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop

0800140c <_Unwind_RaiseException>:
 800140c:	46ec      	mov	ip, sp
 800140e:	b500      	push	{lr}
 8001410:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001414:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001418:	f04f 0300 	mov.w	r3, #0
 800141c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001420:	a901      	add	r1, sp, #4
 8001422:	f7ff fbed 	bl	8000c00 <__gnu_Unwind_RaiseException>
 8001426:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800142a:	b012      	add	sp, #72	; 0x48
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop

08001430 <_Unwind_Resume>:
 8001430:	46ec      	mov	ip, sp
 8001432:	b500      	push	{lr}
 8001434:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001438:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800143c:	f04f 0300 	mov.w	r3, #0
 8001440:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001444:	a901      	add	r1, sp, #4
 8001446:	f7ff fc15 	bl	8000c74 <__gnu_Unwind_Resume>
 800144a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800144e:	b012      	add	sp, #72	; 0x48
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop

08001454 <_Unwind_Resume_or_Rethrow>:
 8001454:	46ec      	mov	ip, sp
 8001456:	b500      	push	{lr}
 8001458:	e92d 5000 	stmdb	sp!, {ip, lr}
 800145c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001460:	f04f 0300 	mov.w	r3, #0
 8001464:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001468:	a901      	add	r1, sp, #4
 800146a:	f7ff fc25 	bl	8000cb8 <__gnu_Unwind_Resume_or_Rethrow>
 800146e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001472:	b012      	add	sp, #72	; 0x48
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop

08001478 <_Unwind_ForcedUnwind>:
 8001478:	46ec      	mov	ip, sp
 800147a:	b500      	push	{lr}
 800147c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001480:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001484:	f04f 0300 	mov.w	r3, #0
 8001488:	e92d 000c 	stmdb	sp!, {r2, r3}
 800148c:	ab01      	add	r3, sp, #4
 800148e:	f7ff fbe7 	bl	8000c60 <__gnu_Unwind_ForcedUnwind>
 8001492:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001496:	b012      	add	sp, #72	; 0x48
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop

0800149c <_Unwind_Backtrace>:
 800149c:	46ec      	mov	ip, sp
 800149e:	b500      	push	{lr}
 80014a0:	e92d 5000 	stmdb	sp!, {ip, lr}
 80014a4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80014a8:	f04f 0300 	mov.w	r3, #0
 80014ac:	e92d 000c 	stmdb	sp!, {r2, r3}
 80014b0:	aa01      	add	r2, sp, #4
 80014b2:	f7ff fc61 	bl	8000d78 <__gnu_Unwind_Backtrace>
 80014b6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80014ba:	b012      	add	sp, #72	; 0x48
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop

080014c0 <next_unwind_byte>:
 80014c0:	7a02      	ldrb	r2, [r0, #8]
 80014c2:	b91a      	cbnz	r2, 80014cc <next_unwind_byte+0xc>
 80014c4:	7a43      	ldrb	r3, [r0, #9]
 80014c6:	b943      	cbnz	r3, 80014da <next_unwind_byte+0x1a>
 80014c8:	20b0      	movs	r0, #176	; 0xb0
 80014ca:	4770      	bx	lr
 80014cc:	6803      	ldr	r3, [r0, #0]
 80014ce:	3a01      	subs	r2, #1
 80014d0:	7202      	strb	r2, [r0, #8]
 80014d2:	021a      	lsls	r2, r3, #8
 80014d4:	6002      	str	r2, [r0, #0]
 80014d6:	0e18      	lsrs	r0, r3, #24
 80014d8:	4770      	bx	lr
 80014da:	2103      	movs	r1, #3
 80014dc:	6842      	ldr	r2, [r0, #4]
 80014de:	3b01      	subs	r3, #1
 80014e0:	b410      	push	{r4}
 80014e2:	7243      	strb	r3, [r0, #9]
 80014e4:	6813      	ldr	r3, [r2, #0]
 80014e6:	1d14      	adds	r4, r2, #4
 80014e8:	7201      	strb	r1, [r0, #8]
 80014ea:	021a      	lsls	r2, r3, #8
 80014ec:	6044      	str	r4, [r0, #4]
 80014ee:	6002      	str	r2, [r0, #0]
 80014f0:	bc10      	pop	{r4}
 80014f2:	0e18      	lsrs	r0, r3, #24
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop

080014f8 <_Unwind_GetGR.constprop.0>:
 80014f8:	2300      	movs	r3, #0
 80014fa:	b500      	push	{lr}
 80014fc:	b085      	sub	sp, #20
 80014fe:	aa03      	add	r2, sp, #12
 8001500:	9200      	str	r2, [sp, #0]
 8001502:	4619      	mov	r1, r3
 8001504:	220c      	movs	r2, #12
 8001506:	f7ff fbe9 	bl	8000cdc <_Unwind_VRS_Get>
 800150a:	9803      	ldr	r0, [sp, #12]
 800150c:	b005      	add	sp, #20
 800150e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001512:	bf00      	nop

08001514 <unwind_UCB_from_context>:
 8001514:	e7f0      	b.n	80014f8 <_Unwind_GetGR.constprop.0>
 8001516:	bf00      	nop

08001518 <__gnu_unwind_execute>:
 8001518:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800151c:	4606      	mov	r6, r0
 800151e:	460f      	mov	r7, r1
 8001520:	f04f 0800 	mov.w	r8, #0
 8001524:	b085      	sub	sp, #20
 8001526:	4638      	mov	r0, r7
 8001528:	f7ff ffca 	bl	80014c0 <next_unwind_byte>
 800152c:	28b0      	cmp	r0, #176	; 0xb0
 800152e:	4604      	mov	r4, r0
 8001530:	d023      	beq.n	800157a <__gnu_unwind_execute+0x62>
 8001532:	0605      	lsls	r5, r0, #24
 8001534:	d427      	bmi.n	8001586 <__gnu_unwind_execute+0x6e>
 8001536:	2300      	movs	r3, #0
 8001538:	f10d 090c 	add.w	r9, sp, #12
 800153c:	4619      	mov	r1, r3
 800153e:	0085      	lsls	r5, r0, #2
 8001540:	220d      	movs	r2, #13
 8001542:	f8cd 9000 	str.w	r9, [sp]
 8001546:	4630      	mov	r0, r6
 8001548:	f7ff fbc8 	bl	8000cdc <_Unwind_VRS_Get>
 800154c:	b2ed      	uxtb	r5, r5
 800154e:	9b03      	ldr	r3, [sp, #12]
 8001550:	0660      	lsls	r0, r4, #25
 8001552:	f105 0504 	add.w	r5, r5, #4
 8001556:	bf4c      	ite	mi
 8001558:	1b5d      	submi	r5, r3, r5
 800155a:	18ed      	addpl	r5, r5, r3
 800155c:	2300      	movs	r3, #0
 800155e:	220d      	movs	r2, #13
 8001560:	4619      	mov	r1, r3
 8001562:	f8cd 9000 	str.w	r9, [sp]
 8001566:	4630      	mov	r0, r6
 8001568:	9503      	str	r5, [sp, #12]
 800156a:	f7ff fbdd 	bl	8000d28 <_Unwind_VRS_Set>
 800156e:	4638      	mov	r0, r7
 8001570:	f7ff ffa6 	bl	80014c0 <next_unwind_byte>
 8001574:	28b0      	cmp	r0, #176	; 0xb0
 8001576:	4604      	mov	r4, r0
 8001578:	d1db      	bne.n	8001532 <__gnu_unwind_execute+0x1a>
 800157a:	f1b8 0f00 	cmp.w	r8, #0
 800157e:	f000 8094 	beq.w	80016aa <__gnu_unwind_execute+0x192>
 8001582:	2000      	movs	r0, #0
 8001584:	e01c      	b.n	80015c0 <__gnu_unwind_execute+0xa8>
 8001586:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 800158a:	2b80      	cmp	r3, #128	; 0x80
 800158c:	d05c      	beq.n	8001648 <__gnu_unwind_execute+0x130>
 800158e:	2b90      	cmp	r3, #144	; 0x90
 8001590:	d019      	beq.n	80015c6 <__gnu_unwind_execute+0xae>
 8001592:	2ba0      	cmp	r3, #160	; 0xa0
 8001594:	d02c      	beq.n	80015f0 <__gnu_unwind_execute+0xd8>
 8001596:	2bb0      	cmp	r3, #176	; 0xb0
 8001598:	d03e      	beq.n	8001618 <__gnu_unwind_execute+0x100>
 800159a:	2bc0      	cmp	r3, #192	; 0xc0
 800159c:	d06b      	beq.n	8001676 <__gnu_unwind_execute+0x15e>
 800159e:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 80015a2:	2bd0      	cmp	r3, #208	; 0xd0
 80015a4:	d10b      	bne.n	80015be <__gnu_unwind_execute+0xa6>
 80015a6:	f000 0207 	and.w	r2, r0, #7
 80015aa:	3201      	adds	r2, #1
 80015ac:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80015b0:	2305      	movs	r3, #5
 80015b2:	2101      	movs	r1, #1
 80015b4:	4630      	mov	r0, r6
 80015b6:	f7ff fd87 	bl	80010c8 <_Unwind_VRS_Pop>
 80015ba:	2800      	cmp	r0, #0
 80015bc:	d0b3      	beq.n	8001526 <__gnu_unwind_execute+0xe>
 80015be:	2009      	movs	r0, #9
 80015c0:	b005      	add	sp, #20
 80015c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80015c6:	f000 030d 	and.w	r3, r0, #13
 80015ca:	2b0d      	cmp	r3, #13
 80015cc:	d0f7      	beq.n	80015be <__gnu_unwind_execute+0xa6>
 80015ce:	2300      	movs	r3, #0
 80015d0:	ad03      	add	r5, sp, #12
 80015d2:	f000 020f 	and.w	r2, r0, #15
 80015d6:	4619      	mov	r1, r3
 80015d8:	9500      	str	r5, [sp, #0]
 80015da:	4630      	mov	r0, r6
 80015dc:	f7ff fb7e 	bl	8000cdc <_Unwind_VRS_Get>
 80015e0:	2300      	movs	r3, #0
 80015e2:	9500      	str	r5, [sp, #0]
 80015e4:	4619      	mov	r1, r3
 80015e6:	220d      	movs	r2, #13
 80015e8:	4630      	mov	r0, r6
 80015ea:	f7ff fb9d 	bl	8000d28 <_Unwind_VRS_Set>
 80015ee:	e79a      	b.n	8001526 <__gnu_unwind_execute+0xe>
 80015f0:	43c3      	mvns	r3, r0
 80015f2:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 80015f6:	f003 0307 	and.w	r3, r3, #7
 80015fa:	411a      	asrs	r2, r3
 80015fc:	2300      	movs	r3, #0
 80015fe:	0701      	lsls	r1, r0, #28
 8001600:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001604:	bf48      	it	mi
 8001606:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 800160a:	4619      	mov	r1, r3
 800160c:	4630      	mov	r0, r6
 800160e:	f7ff fd5b 	bl	80010c8 <_Unwind_VRS_Pop>
 8001612:	2800      	cmp	r0, #0
 8001614:	d1d3      	bne.n	80015be <__gnu_unwind_execute+0xa6>
 8001616:	e786      	b.n	8001526 <__gnu_unwind_execute+0xe>
 8001618:	28b1      	cmp	r0, #177	; 0xb1
 800161a:	d057      	beq.n	80016cc <__gnu_unwind_execute+0x1b4>
 800161c:	28b2      	cmp	r0, #178	; 0xb2
 800161e:	d068      	beq.n	80016f2 <__gnu_unwind_execute+0x1da>
 8001620:	28b3      	cmp	r0, #179	; 0xb3
 8001622:	f000 8095 	beq.w	8001750 <__gnu_unwind_execute+0x238>
 8001626:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 800162a:	2bb4      	cmp	r3, #180	; 0xb4
 800162c:	d0c7      	beq.n	80015be <__gnu_unwind_execute+0xa6>
 800162e:	2301      	movs	r3, #1
 8001630:	f000 0207 	and.w	r2, r0, #7
 8001634:	441a      	add	r2, r3
 8001636:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800163a:	4619      	mov	r1, r3
 800163c:	4630      	mov	r0, r6
 800163e:	f7ff fd43 	bl	80010c8 <_Unwind_VRS_Pop>
 8001642:	2800      	cmp	r0, #0
 8001644:	d1bb      	bne.n	80015be <__gnu_unwind_execute+0xa6>
 8001646:	e76e      	b.n	8001526 <__gnu_unwind_execute+0xe>
 8001648:	4638      	mov	r0, r7
 800164a:	f7ff ff39 	bl	80014c0 <next_unwind_byte>
 800164e:	0224      	lsls	r4, r4, #8
 8001650:	4304      	orrs	r4, r0
 8001652:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001656:	d0b2      	beq.n	80015be <__gnu_unwind_execute+0xa6>
 8001658:	2300      	movs	r3, #0
 800165a:	0124      	lsls	r4, r4, #4
 800165c:	b2a2      	uxth	r2, r4
 800165e:	4619      	mov	r1, r3
 8001660:	4630      	mov	r0, r6
 8001662:	f7ff fd31 	bl	80010c8 <_Unwind_VRS_Pop>
 8001666:	2800      	cmp	r0, #0
 8001668:	d1a9      	bne.n	80015be <__gnu_unwind_execute+0xa6>
 800166a:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 800166e:	bf18      	it	ne
 8001670:	f04f 0801 	movne.w	r8, #1
 8001674:	e757      	b.n	8001526 <__gnu_unwind_execute+0xe>
 8001676:	28c6      	cmp	r0, #198	; 0xc6
 8001678:	d07d      	beq.n	8001776 <__gnu_unwind_execute+0x25e>
 800167a:	28c7      	cmp	r0, #199	; 0xc7
 800167c:	f000 8086 	beq.w	800178c <__gnu_unwind_execute+0x274>
 8001680:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001684:	2bc0      	cmp	r3, #192	; 0xc0
 8001686:	f000 8094 	beq.w	80017b2 <__gnu_unwind_execute+0x29a>
 800168a:	28c8      	cmp	r0, #200	; 0xc8
 800168c:	f000 809f 	beq.w	80017ce <__gnu_unwind_execute+0x2b6>
 8001690:	28c9      	cmp	r0, #201	; 0xc9
 8001692:	d194      	bne.n	80015be <__gnu_unwind_execute+0xa6>
 8001694:	4638      	mov	r0, r7
 8001696:	f7ff ff13 	bl	80014c0 <next_unwind_byte>
 800169a:	0302      	lsls	r2, r0, #12
 800169c:	f000 000f 	and.w	r0, r0, #15
 80016a0:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 80016a4:	3001      	adds	r0, #1
 80016a6:	4302      	orrs	r2, r0
 80016a8:	e782      	b.n	80015b0 <__gnu_unwind_execute+0x98>
 80016aa:	ac03      	add	r4, sp, #12
 80016ac:	4643      	mov	r3, r8
 80016ae:	220e      	movs	r2, #14
 80016b0:	4641      	mov	r1, r8
 80016b2:	9400      	str	r4, [sp, #0]
 80016b4:	4630      	mov	r0, r6
 80016b6:	f7ff fb11 	bl	8000cdc <_Unwind_VRS_Get>
 80016ba:	9400      	str	r4, [sp, #0]
 80016bc:	4630      	mov	r0, r6
 80016be:	4643      	mov	r3, r8
 80016c0:	220f      	movs	r2, #15
 80016c2:	4641      	mov	r1, r8
 80016c4:	f7ff fb30 	bl	8000d28 <_Unwind_VRS_Set>
 80016c8:	4640      	mov	r0, r8
 80016ca:	e779      	b.n	80015c0 <__gnu_unwind_execute+0xa8>
 80016cc:	4638      	mov	r0, r7
 80016ce:	f7ff fef7 	bl	80014c0 <next_unwind_byte>
 80016d2:	2800      	cmp	r0, #0
 80016d4:	f43f af73 	beq.w	80015be <__gnu_unwind_execute+0xa6>
 80016d8:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 80016dc:	f47f af6f 	bne.w	80015be <__gnu_unwind_execute+0xa6>
 80016e0:	4602      	mov	r2, r0
 80016e2:	4619      	mov	r1, r3
 80016e4:	4630      	mov	r0, r6
 80016e6:	f7ff fcef 	bl	80010c8 <_Unwind_VRS_Pop>
 80016ea:	2800      	cmp	r0, #0
 80016ec:	f47f af67 	bne.w	80015be <__gnu_unwind_execute+0xa6>
 80016f0:	e719      	b.n	8001526 <__gnu_unwind_execute+0xe>
 80016f2:	2300      	movs	r3, #0
 80016f4:	f10d 090c 	add.w	r9, sp, #12
 80016f8:	220d      	movs	r2, #13
 80016fa:	4619      	mov	r1, r3
 80016fc:	f8cd 9000 	str.w	r9, [sp]
 8001700:	4630      	mov	r0, r6
 8001702:	f7ff faeb 	bl	8000cdc <_Unwind_VRS_Get>
 8001706:	4638      	mov	r0, r7
 8001708:	f7ff feda 	bl	80014c0 <next_unwind_byte>
 800170c:	0602      	lsls	r2, r0, #24
 800170e:	f04f 0402 	mov.w	r4, #2
 8001712:	d50c      	bpl.n	800172e <__gnu_unwind_execute+0x216>
 8001714:	9b03      	ldr	r3, [sp, #12]
 8001716:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800171a:	40a0      	lsls	r0, r4
 800171c:	4403      	add	r3, r0
 800171e:	4638      	mov	r0, r7
 8001720:	9303      	str	r3, [sp, #12]
 8001722:	f7ff fecd 	bl	80014c0 <next_unwind_byte>
 8001726:	0603      	lsls	r3, r0, #24
 8001728:	f104 0407 	add.w	r4, r4, #7
 800172c:	d4f2      	bmi.n	8001714 <__gnu_unwind_execute+0x1fc>
 800172e:	2300      	movs	r3, #0
 8001730:	9903      	ldr	r1, [sp, #12]
 8001732:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001736:	40a2      	lsls	r2, r4
 8001738:	f501 7101 	add.w	r1, r1, #516	; 0x204
 800173c:	188c      	adds	r4, r1, r2
 800173e:	f8cd 9000 	str.w	r9, [sp]
 8001742:	4619      	mov	r1, r3
 8001744:	220d      	movs	r2, #13
 8001746:	4630      	mov	r0, r6
 8001748:	9403      	str	r4, [sp, #12]
 800174a:	f7ff faed 	bl	8000d28 <_Unwind_VRS_Set>
 800174e:	e6ea      	b.n	8001526 <__gnu_unwind_execute+0xe>
 8001750:	4638      	mov	r0, r7
 8001752:	f7ff feb5 	bl	80014c0 <next_unwind_byte>
 8001756:	2301      	movs	r3, #1
 8001758:	0301      	lsls	r1, r0, #12
 800175a:	f000 000f 	and.w	r0, r0, #15
 800175e:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001762:	18c2      	adds	r2, r0, r3
 8001764:	430a      	orrs	r2, r1
 8001766:	4630      	mov	r0, r6
 8001768:	4619      	mov	r1, r3
 800176a:	f7ff fcad 	bl	80010c8 <_Unwind_VRS_Pop>
 800176e:	2800      	cmp	r0, #0
 8001770:	f47f af25 	bne.w	80015be <__gnu_unwind_execute+0xa6>
 8001774:	e6d7      	b.n	8001526 <__gnu_unwind_execute+0xe>
 8001776:	4638      	mov	r0, r7
 8001778:	f7ff fea2 	bl	80014c0 <next_unwind_byte>
 800177c:	0301      	lsls	r1, r0, #12
 800177e:	f000 000f 	and.w	r0, r0, #15
 8001782:	2303      	movs	r3, #3
 8001784:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001788:	1c42      	adds	r2, r0, #1
 800178a:	e7eb      	b.n	8001764 <__gnu_unwind_execute+0x24c>
 800178c:	4638      	mov	r0, r7
 800178e:	f7ff fe97 	bl	80014c0 <next_unwind_byte>
 8001792:	2800      	cmp	r0, #0
 8001794:	f43f af13 	beq.w	80015be <__gnu_unwind_execute+0xa6>
 8001798:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 800179c:	f47f af0f 	bne.w	80015be <__gnu_unwind_execute+0xa6>
 80017a0:	4602      	mov	r2, r0
 80017a2:	2104      	movs	r1, #4
 80017a4:	4630      	mov	r0, r6
 80017a6:	f7ff fc8f 	bl	80010c8 <_Unwind_VRS_Pop>
 80017aa:	2800      	cmp	r0, #0
 80017ac:	f47f af07 	bne.w	80015be <__gnu_unwind_execute+0xa6>
 80017b0:	e6b9      	b.n	8001526 <__gnu_unwind_execute+0xe>
 80017b2:	2303      	movs	r3, #3
 80017b4:	f000 020f 	and.w	r2, r0, #15
 80017b8:	3201      	adds	r2, #1
 80017ba:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 80017be:	4619      	mov	r1, r3
 80017c0:	4630      	mov	r0, r6
 80017c2:	f7ff fc81 	bl	80010c8 <_Unwind_VRS_Pop>
 80017c6:	2800      	cmp	r0, #0
 80017c8:	f47f aef9 	bne.w	80015be <__gnu_unwind_execute+0xa6>
 80017cc:	e6ab      	b.n	8001526 <__gnu_unwind_execute+0xe>
 80017ce:	4638      	mov	r0, r7
 80017d0:	f7ff fe76 	bl	80014c0 <next_unwind_byte>
 80017d4:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 80017d8:	f000 030f 	and.w	r3, r0, #15
 80017dc:	3210      	adds	r2, #16
 80017de:	3301      	adds	r3, #1
 80017e0:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 80017e4:	e6e4      	b.n	80015b0 <__gnu_unwind_execute+0x98>
 80017e6:	bf00      	nop

080017e8 <__gnu_unwind_frame>:
 80017e8:	b530      	push	{r4, r5, lr}
 80017ea:	2403      	movs	r4, #3
 80017ec:	460d      	mov	r5, r1
 80017ee:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80017f0:	b085      	sub	sp, #20
 80017f2:	685a      	ldr	r2, [r3, #4]
 80017f4:	f88d 400c 	strb.w	r4, [sp, #12]
 80017f8:	79dc      	ldrb	r4, [r3, #7]
 80017fa:	0212      	lsls	r2, r2, #8
 80017fc:	3308      	adds	r3, #8
 80017fe:	a901      	add	r1, sp, #4
 8001800:	4628      	mov	r0, r5
 8001802:	9201      	str	r2, [sp, #4]
 8001804:	f88d 400d 	strb.w	r4, [sp, #13]
 8001808:	9302      	str	r3, [sp, #8]
 800180a:	f7ff fe85 	bl	8001518 <__gnu_unwind_execute>
 800180e:	b005      	add	sp, #20
 8001810:	bd30      	pop	{r4, r5, pc}
 8001812:	bf00      	nop

08001814 <_Unwind_GetRegionStart>:
 8001814:	b508      	push	{r3, lr}
 8001816:	f7ff fe7d 	bl	8001514 <unwind_UCB_from_context>
 800181a:	6c80      	ldr	r0, [r0, #72]	; 0x48
 800181c:	bd08      	pop	{r3, pc}
 800181e:	bf00      	nop

08001820 <_Unwind_GetLanguageSpecificData>:
 8001820:	b508      	push	{r3, lr}
 8001822:	f7ff fe77 	bl	8001514 <unwind_UCB_from_context>
 8001826:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001828:	79c3      	ldrb	r3, [r0, #7]
 800182a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800182e:	3008      	adds	r0, #8
 8001830:	bd08      	pop	{r3, pc}
 8001832:	bf00      	nop

08001834 <_Unwind_GetTextRelBase>:
 8001834:	b508      	push	{r3, lr}
 8001836:	f002 fe6b 	bl	8004510 <abort>
 800183a:	bf00      	nop

0800183c <_Unwind_GetDataRelBase>:
 800183c:	b508      	push	{r3, lr}
 800183e:	f7ff fff9 	bl	8001834 <_Unwind_GetTextRelBase>
 8001842:	bf00      	nop

08001844 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001844:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001846:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <HAL_InitTick+0x3c>)
{
 8001848:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800184a:	7818      	ldrb	r0, [r3, #0]
 800184c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001850:	fbb3 f3f0 	udiv	r3, r3, r0
 8001854:	4a0b      	ldr	r2, [pc, #44]	; (8001884 <HAL_InitTick+0x40>)
 8001856:	6810      	ldr	r0, [r2, #0]
 8001858:	fbb0 f0f3 	udiv	r0, r0, r3
 800185c:	f000 f88c 	bl	8001978 <HAL_SYSTICK_Config>
 8001860:	4604      	mov	r4, r0
 8001862:	b958      	cbnz	r0, 800187c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001864:	2d0f      	cmp	r5, #15
 8001866:	d809      	bhi.n	800187c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001868:	4602      	mov	r2, r0
 800186a:	4629      	mov	r1, r5
 800186c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001870:	f000 f842 	bl	80018f8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001874:	4b04      	ldr	r3, [pc, #16]	; (8001888 <HAL_InitTick+0x44>)
 8001876:	4620      	mov	r0, r4
 8001878:	601d      	str	r5, [r3, #0]
 800187a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800187c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800187e:	bd38      	pop	{r3, r4, r5, pc}
 8001880:	20000000 	.word	0x20000000
 8001884:	20000008 	.word	0x20000008
 8001888:	20000004 	.word	0x20000004

0800188c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800188c:	4a07      	ldr	r2, [pc, #28]	; (80018ac <HAL_Init+0x20>)
{
 800188e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001890:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001892:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001894:	f043 0310 	orr.w	r3, r3, #16
 8001898:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800189a:	f000 f81b 	bl	80018d4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800189e:	2000      	movs	r0, #0
 80018a0:	f7ff ffd0 	bl	8001844 <HAL_InitTick>
  HAL_MspInit();
 80018a4:	f001 ff4a 	bl	800373c <HAL_MspInit>
}
 80018a8:	2000      	movs	r0, #0
 80018aa:	bd08      	pop	{r3, pc}
 80018ac:	40022000 	.word	0x40022000

080018b0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80018b0:	4a03      	ldr	r2, [pc, #12]	; (80018c0 <HAL_IncTick+0x10>)
 80018b2:	4b04      	ldr	r3, [pc, #16]	; (80018c4 <HAL_IncTick+0x14>)
 80018b4:	6811      	ldr	r1, [r2, #0]
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	440b      	add	r3, r1
 80018ba:	6013      	str	r3, [r2, #0]
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	20000288 	.word	0x20000288
 80018c4:	20000000 	.word	0x20000000

080018c8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80018c8:	4b01      	ldr	r3, [pc, #4]	; (80018d0 <HAL_GetTick+0x8>)
 80018ca:	6818      	ldr	r0, [r3, #0]
}
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	20000288 	.word	0x20000288

080018d4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018d4:	4a07      	ldr	r2, [pc, #28]	; (80018f4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80018d6:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018d8:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80018da:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018de:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80018e2:	041b      	lsls	r3, r3, #16
 80018e4:	0c1b      	lsrs	r3, r3, #16
 80018e6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80018ee:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80018f0:	60d3      	str	r3, [r2, #12]
 80018f2:	4770      	bx	lr
 80018f4:	e000ed00 	.word	0xe000ed00

080018f8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018f8:	4b17      	ldr	r3, [pc, #92]	; (8001958 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018fa:	b530      	push	{r4, r5, lr}
 80018fc:	68dc      	ldr	r4, [r3, #12]
 80018fe:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001902:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001906:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001908:	2b04      	cmp	r3, #4
 800190a:	bf28      	it	cs
 800190c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800190e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001910:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001914:	bf98      	it	ls
 8001916:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001918:	fa05 f303 	lsl.w	r3, r5, r3
 800191c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001920:	bf88      	it	hi
 8001922:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001924:	4019      	ands	r1, r3
 8001926:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001928:	fa05 f404 	lsl.w	r4, r5, r4
 800192c:	3c01      	subs	r4, #1
 800192e:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001930:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001932:	ea42 0201 	orr.w	r2, r2, r1
 8001936:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800193a:	bfaf      	iteee	ge
 800193c:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001940:	4b06      	ldrlt	r3, [pc, #24]	; (800195c <HAL_NVIC_SetPriority+0x64>)
 8001942:	f000 000f 	andlt.w	r0, r0, #15
 8001946:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001948:	bfa5      	ittet	ge
 800194a:	b2d2      	uxtbge	r2, r2
 800194c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001950:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001952:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001956:	bd30      	pop	{r4, r5, pc}
 8001958:	e000ed00 	.word	0xe000ed00
 800195c:	e000ed14 	.word	0xe000ed14

08001960 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001960:	2301      	movs	r3, #1
 8001962:	0942      	lsrs	r2, r0, #5
 8001964:	f000 001f 	and.w	r0, r0, #31
 8001968:	fa03 f000 	lsl.w	r0, r3, r0
 800196c:	4b01      	ldr	r3, [pc, #4]	; (8001974 <HAL_NVIC_EnableIRQ+0x14>)
 800196e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001972:	4770      	bx	lr
 8001974:	e000e100 	.word	0xe000e100

08001978 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001978:	3801      	subs	r0, #1
 800197a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800197e:	d20a      	bcs.n	8001996 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001980:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001982:	4b06      	ldr	r3, [pc, #24]	; (800199c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001984:	4a06      	ldr	r2, [pc, #24]	; (80019a0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001986:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001988:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800198c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800198e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001990:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001996:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	e000e010 	.word	0xe000e010
 80019a0:	e000ed00 	.word	0xe000ed00

080019a4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80019a4:	4b04      	ldr	r3, [pc, #16]	; (80019b8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80019a6:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	bf0c      	ite	eq
 80019ac:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80019b0:	f022 0204 	bicne.w	r2, r2, #4
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	4770      	bx	lr
 80019b8:	e000e010 	.word	0xe000e010

080019bc <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80019bc:	4770      	bx	lr

080019be <HAL_SYSTICK_IRQHandler>:
{
 80019be:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80019c0:	f7ff fffc 	bl	80019bc <HAL_SYSTICK_Callback>
 80019c4:	bd08      	pop	{r3, pc}
	...

080019c8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019c8:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80019ca:	b350      	cbz	r0, 8001a22 <HAL_DMA_Init+0x5a>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80019cc:	2214      	movs	r2, #20
 80019ce:	6801      	ldr	r1, [r0, #0]
 80019d0:	4b15      	ldr	r3, [pc, #84]	; (8001a28 <HAL_DMA_Init+0x60>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80019d2:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80019d4:	440b      	add	r3, r1
 80019d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80019de:	4b13      	ldr	r3, [pc, #76]	; (8001a2c <HAL_DMA_Init+0x64>)
  tmp = hdma->Instance->CCR;
 80019e0:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 80019e2:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 80019e4:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80019e6:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 80019ea:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019ec:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80019ee:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019f2:	4323      	orrs	r3, r4
 80019f4:	6904      	ldr	r4, [r0, #16]
 80019f6:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019f8:	6944      	ldr	r4, [r0, #20]
 80019fa:	4323      	orrs	r3, r4
 80019fc:	6984      	ldr	r4, [r0, #24]
 80019fe:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a00:	69c4      	ldr	r4, [r0, #28]
 8001a02:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001a04:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001a06:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001a08:	2201      	movs	r2, #1
  hdma->XferCpltCallback = NULL;
 8001a0a:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001a0c:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->XferCpltCallback = NULL;
 8001a10:	6283      	str	r3, [r0, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8001a12:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8001a14:	6303      	str	r3, [r0, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8001a16:	6343      	str	r3, [r0, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a18:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001a1a:	f880 3020 	strb.w	r3, [r0, #32]
  
  return HAL_OK;
 8001a1e:	4618      	mov	r0, r3
 8001a20:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001a22:	2001      	movs	r0, #1
}
 8001a24:	bd10      	pop	{r4, pc}
 8001a26:	bf00      	nop
 8001a28:	bffdfff8 	.word	0xbffdfff8
 8001a2c:	40020000 	.word	0x40020000

08001a30 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a30:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001a32:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001a36:	2c01      	cmp	r4, #1
 8001a38:	d035      	beq.n	8001aa6 <HAL_DMA_Start_IT+0x76>
 8001a3a:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a3c:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8001a40:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a44:	42a5      	cmp	r5, r4
 8001a46:	f04f 0600 	mov.w	r6, #0
 8001a4a:	f04f 0402 	mov.w	r4, #2
 8001a4e:	d128      	bne.n	8001aa2 <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a50:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a54:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a56:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8001a58:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a5a:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8001a5c:	f026 0601 	bic.w	r6, r6, #1
 8001a60:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a62:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8001a64:	40bd      	lsls	r5, r7
 8001a66:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a68:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a6a:	6843      	ldr	r3, [r0, #4]
 8001a6c:	6805      	ldr	r5, [r0, #0]
 8001a6e:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8001a70:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001a72:	bf0b      	itete	eq
 8001a74:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001a76:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001a78:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001a7a:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8001a7c:	b14b      	cbz	r3, 8001a92 <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a7e:	6823      	ldr	r3, [r4, #0]
 8001a80:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a84:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001a86:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a88:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001a8a:	f043 0301 	orr.w	r3, r3, #1
 8001a8e:	602b      	str	r3, [r5, #0]
 8001a90:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a92:	6823      	ldr	r3, [r4, #0]
 8001a94:	f023 0304 	bic.w	r3, r3, #4
 8001a98:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a9a:	6823      	ldr	r3, [r4, #0]
 8001a9c:	f043 030a 	orr.w	r3, r3, #10
 8001aa0:	e7f0      	b.n	8001a84 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 8001aa2:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8001aa6:	2002      	movs	r0, #2
}
 8001aa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001aac <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001aac:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8001ab0:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d003      	beq.n	8001abe <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ab6:	2304      	movs	r3, #4
 8001ab8:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001aba:	2001      	movs	r0, #1
 8001abc:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001abe:	6803      	ldr	r3, [r0, #0]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	f022 020e 	bic.w	r2, r2, #14
 8001ac6:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	f022 0201 	bic.w	r2, r2, #1
 8001ace:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001ad0:	4a18      	ldr	r2, [pc, #96]	; (8001b34 <HAL_DMA_Abort_IT+0x88>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d01f      	beq.n	8001b16 <HAL_DMA_Abort_IT+0x6a>
 8001ad6:	3214      	adds	r2, #20
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d01e      	beq.n	8001b1a <HAL_DMA_Abort_IT+0x6e>
 8001adc:	3214      	adds	r2, #20
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d01d      	beq.n	8001b1e <HAL_DMA_Abort_IT+0x72>
 8001ae2:	3214      	adds	r2, #20
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d01d      	beq.n	8001b24 <HAL_DMA_Abort_IT+0x78>
 8001ae8:	3214      	adds	r2, #20
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d01d      	beq.n	8001b2a <HAL_DMA_Abort_IT+0x7e>
 8001aee:	3214      	adds	r2, #20
 8001af0:	4293      	cmp	r3, r2
 8001af2:	bf0c      	ite	eq
 8001af4:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8001af8:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8001afc:	4a0e      	ldr	r2, [pc, #56]	; (8001b38 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 8001afe:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001b00:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001b02:	2301      	movs	r3, #1
 8001b04:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8001b08:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8001b0a:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001b0e:	b17b      	cbz	r3, 8001b30 <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 8001b10:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001b12:	4620      	mov	r0, r4
 8001b14:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001b16:	2301      	movs	r3, #1
 8001b18:	e7f0      	b.n	8001afc <HAL_DMA_Abort_IT+0x50>
 8001b1a:	2310      	movs	r3, #16
 8001b1c:	e7ee      	b.n	8001afc <HAL_DMA_Abort_IT+0x50>
 8001b1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b22:	e7eb      	b.n	8001afc <HAL_DMA_Abort_IT+0x50>
 8001b24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b28:	e7e8      	b.n	8001afc <HAL_DMA_Abort_IT+0x50>
 8001b2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b2e:	e7e5      	b.n	8001afc <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8001b30:	4618      	mov	r0, r3
}
 8001b32:	bd10      	pop	{r4, pc}
 8001b34:	40020008 	.word	0x40020008
 8001b38:	40020000 	.word	0x40020000

08001b3c <HAL_DMA_IRQHandler>:
{
 8001b3c:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001b3e:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b40:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001b42:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b44:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001b46:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001b48:	4095      	lsls	r5, r2
 8001b4a:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8001b4c:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001b4e:	d032      	beq.n	8001bb6 <HAL_DMA_IRQHandler+0x7a>
 8001b50:	074d      	lsls	r5, r1, #29
 8001b52:	d530      	bpl.n	8001bb6 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b58:	bf5e      	ittt	pl
 8001b5a:	681a      	ldrpl	r2, [r3, #0]
 8001b5c:	f022 0204 	bicpl.w	r2, r2, #4
 8001b60:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001b62:	4a3e      	ldr	r2, [pc, #248]	; (8001c5c <HAL_DMA_IRQHandler+0x120>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d019      	beq.n	8001b9c <HAL_DMA_IRQHandler+0x60>
 8001b68:	3214      	adds	r2, #20
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d018      	beq.n	8001ba0 <HAL_DMA_IRQHandler+0x64>
 8001b6e:	3214      	adds	r2, #20
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d017      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x68>
 8001b74:	3214      	adds	r2, #20
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d017      	beq.n	8001baa <HAL_DMA_IRQHandler+0x6e>
 8001b7a:	3214      	adds	r2, #20
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d017      	beq.n	8001bb0 <HAL_DMA_IRQHandler+0x74>
 8001b80:	3214      	adds	r2, #20
 8001b82:	4293      	cmp	r3, r2
 8001b84:	bf0c      	ite	eq
 8001b86:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8001b8a:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8001b8e:	4a34      	ldr	r2, [pc, #208]	; (8001c60 <HAL_DMA_IRQHandler+0x124>)
 8001b90:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8001b92:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d05e      	beq.n	8001c56 <HAL_DMA_IRQHandler+0x11a>
}
 8001b98:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001b9a:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001b9c:	2304      	movs	r3, #4
 8001b9e:	e7f6      	b.n	8001b8e <HAL_DMA_IRQHandler+0x52>
 8001ba0:	2340      	movs	r3, #64	; 0x40
 8001ba2:	e7f4      	b.n	8001b8e <HAL_DMA_IRQHandler+0x52>
 8001ba4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ba8:	e7f1      	b.n	8001b8e <HAL_DMA_IRQHandler+0x52>
 8001baa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001bae:	e7ee      	b.n	8001b8e <HAL_DMA_IRQHandler+0x52>
 8001bb0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001bb4:	e7eb      	b.n	8001b8e <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001bb6:	2502      	movs	r5, #2
 8001bb8:	4095      	lsls	r5, r2
 8001bba:	4225      	tst	r5, r4
 8001bbc:	d035      	beq.n	8001c2a <HAL_DMA_IRQHandler+0xee>
 8001bbe:	078d      	lsls	r5, r1, #30
 8001bc0:	d533      	bpl.n	8001c2a <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	0694      	lsls	r4, r2, #26
 8001bc6:	d406      	bmi.n	8001bd6 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	f022 020a 	bic.w	r2, r2, #10
 8001bce:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001bd6:	4a21      	ldr	r2, [pc, #132]	; (8001c5c <HAL_DMA_IRQHandler+0x120>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d019      	beq.n	8001c10 <HAL_DMA_IRQHandler+0xd4>
 8001bdc:	3214      	adds	r2, #20
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d018      	beq.n	8001c14 <HAL_DMA_IRQHandler+0xd8>
 8001be2:	3214      	adds	r2, #20
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d017      	beq.n	8001c18 <HAL_DMA_IRQHandler+0xdc>
 8001be8:	3214      	adds	r2, #20
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d017      	beq.n	8001c1e <HAL_DMA_IRQHandler+0xe2>
 8001bee:	3214      	adds	r2, #20
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d017      	beq.n	8001c24 <HAL_DMA_IRQHandler+0xe8>
 8001bf4:	3214      	adds	r2, #20
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	bf0c      	ite	eq
 8001bfa:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8001bfe:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8001c02:	4a17      	ldr	r2, [pc, #92]	; (8001c60 <HAL_DMA_IRQHandler+0x124>)
 8001c04:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8001c06:	2300      	movs	r3, #0
 8001c08:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001c0c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001c0e:	e7c1      	b.n	8001b94 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001c10:	2302      	movs	r3, #2
 8001c12:	e7f6      	b.n	8001c02 <HAL_DMA_IRQHandler+0xc6>
 8001c14:	2320      	movs	r3, #32
 8001c16:	e7f4      	b.n	8001c02 <HAL_DMA_IRQHandler+0xc6>
 8001c18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c1c:	e7f1      	b.n	8001c02 <HAL_DMA_IRQHandler+0xc6>
 8001c1e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c22:	e7ee      	b.n	8001c02 <HAL_DMA_IRQHandler+0xc6>
 8001c24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c28:	e7eb      	b.n	8001c02 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001c2a:	2508      	movs	r5, #8
 8001c2c:	4095      	lsls	r5, r2
 8001c2e:	4225      	tst	r5, r4
 8001c30:	d011      	beq.n	8001c56 <HAL_DMA_IRQHandler+0x11a>
 8001c32:	0709      	lsls	r1, r1, #28
 8001c34:	d50f      	bpl.n	8001c56 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c36:	6819      	ldr	r1, [r3, #0]
 8001c38:	f021 010e 	bic.w	r1, r1, #14
 8001c3c:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001c3e:	2301      	movs	r3, #1
 8001c40:	fa03 f202 	lsl.w	r2, r3, r2
 8001c44:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c46:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8001c48:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8001c52:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001c54:	e79e      	b.n	8001b94 <HAL_DMA_IRQHandler+0x58>
}
 8001c56:	bc70      	pop	{r4, r5, r6}
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	40020008 	.word	0x40020008
 8001c60:	40020000 	.word	0x40020000

08001c64 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8001c68:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001c6a:	4616      	mov	r6, r2
 8001c6c:	4b65      	ldr	r3, [pc, #404]	; (8001e04 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c6e:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8001e14 <HAL_GPIO_Init+0x1b0>
 8001c72:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001e18 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8001c76:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c7a:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8001c7c:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c80:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8001c84:	45a0      	cmp	r8, r4
 8001c86:	d17f      	bne.n	8001d88 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8001c88:	684d      	ldr	r5, [r1, #4]
 8001c8a:	2d12      	cmp	r5, #18
 8001c8c:	f000 80af 	beq.w	8001dee <HAL_GPIO_Init+0x18a>
 8001c90:	f200 8088 	bhi.w	8001da4 <HAL_GPIO_Init+0x140>
 8001c94:	2d02      	cmp	r5, #2
 8001c96:	f000 80a7 	beq.w	8001de8 <HAL_GPIO_Init+0x184>
 8001c9a:	d87c      	bhi.n	8001d96 <HAL_GPIO_Init+0x132>
 8001c9c:	2d00      	cmp	r5, #0
 8001c9e:	f000 808e 	beq.w	8001dbe <HAL_GPIO_Init+0x15a>
 8001ca2:	2d01      	cmp	r5, #1
 8001ca4:	f000 809e 	beq.w	8001de4 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ca8:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cac:	2cff      	cmp	r4, #255	; 0xff
 8001cae:	bf93      	iteet	ls
 8001cb0:	4682      	movls	sl, r0
 8001cb2:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8001cb6:	3d08      	subhi	r5, #8
 8001cb8:	f8d0 b000 	ldrls.w	fp, [r0]
 8001cbc:	bf92      	itee	ls
 8001cbe:	00b5      	lslls	r5, r6, #2
 8001cc0:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001cc4:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001cc6:	fa09 f805 	lsl.w	r8, r9, r5
 8001cca:	ea2b 0808 	bic.w	r8, fp, r8
 8001cce:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cd2:	bf88      	it	hi
 8001cd4:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001cd8:	ea48 0505 	orr.w	r5, r8, r5
 8001cdc:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ce0:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001ce4:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001ce8:	d04e      	beq.n	8001d88 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001cea:	4d47      	ldr	r5, [pc, #284]	; (8001e08 <HAL_GPIO_Init+0x1a4>)
 8001cec:	4f46      	ldr	r7, [pc, #280]	; (8001e08 <HAL_GPIO_Init+0x1a4>)
 8001cee:	69ad      	ldr	r5, [r5, #24]
 8001cf0:	f026 0803 	bic.w	r8, r6, #3
 8001cf4:	f045 0501 	orr.w	r5, r5, #1
 8001cf8:	61bd      	str	r5, [r7, #24]
 8001cfa:	69bd      	ldr	r5, [r7, #24]
 8001cfc:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001d00:	f005 0501 	and.w	r5, r5, #1
 8001d04:	9501      	str	r5, [sp, #4]
 8001d06:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001d0a:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d0e:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001d10:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8001d14:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001d18:	fa09 f90b 	lsl.w	r9, r9, fp
 8001d1c:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d20:	4d3a      	ldr	r5, [pc, #232]	; (8001e0c <HAL_GPIO_Init+0x1a8>)
 8001d22:	42a8      	cmp	r0, r5
 8001d24:	d068      	beq.n	8001df8 <HAL_GPIO_Init+0x194>
 8001d26:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d2a:	42a8      	cmp	r0, r5
 8001d2c:	d066      	beq.n	8001dfc <HAL_GPIO_Init+0x198>
 8001d2e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d32:	42a8      	cmp	r0, r5
 8001d34:	d064      	beq.n	8001e00 <HAL_GPIO_Init+0x19c>
 8001d36:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001d3a:	42a8      	cmp	r0, r5
 8001d3c:	bf0c      	ite	eq
 8001d3e:	2503      	moveq	r5, #3
 8001d40:	2504      	movne	r5, #4
 8001d42:	fa05 f50b 	lsl.w	r5, r5, fp
 8001d46:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8001d4a:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d4e:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d50:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001d54:	bf14      	ite	ne
 8001d56:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d58:	43a5      	biceq	r5, r4
 8001d5a:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d5c:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d5e:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001d62:	bf14      	ite	ne
 8001d64:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d66:	43a5      	biceq	r5, r4
 8001d68:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d6a:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d6c:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d70:	bf14      	ite	ne
 8001d72:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d74:	43a5      	biceq	r5, r4
 8001d76:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d78:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d7a:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d7e:	bf14      	ite	ne
 8001d80:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d82:	ea25 0404 	biceq.w	r4, r5, r4
 8001d86:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001d88:	3601      	adds	r6, #1
 8001d8a:	2e10      	cmp	r6, #16
 8001d8c:	f47f af73 	bne.w	8001c76 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8001d90:	b003      	add	sp, #12
 8001d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8001d96:	2d03      	cmp	r5, #3
 8001d98:	d022      	beq.n	8001de0 <HAL_GPIO_Init+0x17c>
 8001d9a:	2d11      	cmp	r5, #17
 8001d9c:	d184      	bne.n	8001ca8 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d9e:	68ca      	ldr	r2, [r1, #12]
 8001da0:	3204      	adds	r2, #4
          break;
 8001da2:	e781      	b.n	8001ca8 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001da4:	4f1a      	ldr	r7, [pc, #104]	; (8001e10 <HAL_GPIO_Init+0x1ac>)
 8001da6:	42bd      	cmp	r5, r7
 8001da8:	d009      	beq.n	8001dbe <HAL_GPIO_Init+0x15a>
 8001daa:	d812      	bhi.n	8001dd2 <HAL_GPIO_Init+0x16e>
 8001dac:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8001e1c <HAL_GPIO_Init+0x1b8>
 8001db0:	454d      	cmp	r5, r9
 8001db2:	d004      	beq.n	8001dbe <HAL_GPIO_Init+0x15a>
 8001db4:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001db8:	454d      	cmp	r5, r9
 8001dba:	f47f af75 	bne.w	8001ca8 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001dbe:	688a      	ldr	r2, [r1, #8]
 8001dc0:	b1c2      	cbz	r2, 8001df4 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001dc2:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001dc4:	bf0c      	ite	eq
 8001dc6:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001dca:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001dce:	2208      	movs	r2, #8
 8001dd0:	e76a      	b.n	8001ca8 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001dd2:	4575      	cmp	r5, lr
 8001dd4:	d0f3      	beq.n	8001dbe <HAL_GPIO_Init+0x15a>
 8001dd6:	4565      	cmp	r5, ip
 8001dd8:	d0f1      	beq.n	8001dbe <HAL_GPIO_Init+0x15a>
 8001dda:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001e20 <HAL_GPIO_Init+0x1bc>
 8001dde:	e7eb      	b.n	8001db8 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001de0:	2200      	movs	r2, #0
 8001de2:	e761      	b.n	8001ca8 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001de4:	68ca      	ldr	r2, [r1, #12]
          break;
 8001de6:	e75f      	b.n	8001ca8 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001de8:	68ca      	ldr	r2, [r1, #12]
 8001dea:	3208      	adds	r2, #8
          break;
 8001dec:	e75c      	b.n	8001ca8 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001dee:	68ca      	ldr	r2, [r1, #12]
 8001df0:	320c      	adds	r2, #12
          break;
 8001df2:	e759      	b.n	8001ca8 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001df4:	2204      	movs	r2, #4
 8001df6:	e757      	b.n	8001ca8 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001df8:	2500      	movs	r5, #0
 8001dfa:	e7a2      	b.n	8001d42 <HAL_GPIO_Init+0xde>
 8001dfc:	2501      	movs	r5, #1
 8001dfe:	e7a0      	b.n	8001d42 <HAL_GPIO_Init+0xde>
 8001e00:	2502      	movs	r5, #2
 8001e02:	e79e      	b.n	8001d42 <HAL_GPIO_Init+0xde>
 8001e04:	40010400 	.word	0x40010400
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	40010800 	.word	0x40010800
 8001e10:	10210000 	.word	0x10210000
 8001e14:	10310000 	.word	0x10310000
 8001e18:	10320000 	.word	0x10320000
 8001e1c:	10110000 	.word	0x10110000
 8001e20:	10220000 	.word	0x10220000

08001e24 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e24:	b10a      	cbz	r2, 8001e2a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e26:	6101      	str	r1, [r0, #16]
 8001e28:	4770      	bx	lr
 8001e2a:	0409      	lsls	r1, r1, #16
 8001e2c:	e7fb      	b.n	8001e26 <HAL_GPIO_WritePin+0x2>

08001e2e <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001e2e:	68c3      	ldr	r3, [r0, #12]
 8001e30:	4059      	eors	r1, r3
 8001e32:	60c1      	str	r1, [r0, #12]
 8001e34:	4770      	bx	lr
	...

08001e38 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001e38:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001e3a:	4b04      	ldr	r3, [pc, #16]	; (8001e4c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001e3c:	6959      	ldr	r1, [r3, #20]
 8001e3e:	4201      	tst	r1, r0
 8001e40:	d002      	beq.n	8001e48 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001e42:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001e44:	f001 f9e8 	bl	8003218 <HAL_GPIO_EXTI_Callback>
 8001e48:	bd08      	pop	{r3, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40010400 	.word	0x40010400

08001e50 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e50:	6803      	ldr	r3, [r0, #0]
{
 8001e52:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e56:	07db      	lsls	r3, r3, #31
{
 8001e58:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e5a:	d410      	bmi.n	8001e7e <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e5c:	682b      	ldr	r3, [r5, #0]
 8001e5e:	079f      	lsls	r7, r3, #30
 8001e60:	d45e      	bmi.n	8001f20 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e62:	682b      	ldr	r3, [r5, #0]
 8001e64:	0719      	lsls	r1, r3, #28
 8001e66:	f100 8095 	bmi.w	8001f94 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e6a:	682b      	ldr	r3, [r5, #0]
 8001e6c:	075a      	lsls	r2, r3, #29
 8001e6e:	f100 80bf 	bmi.w	8001ff0 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e72:	69ea      	ldr	r2, [r5, #28]
 8001e74:	2a00      	cmp	r2, #0
 8001e76:	f040 812d 	bne.w	80020d4 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001e7a:	2000      	movs	r0, #0
 8001e7c:	e014      	b.n	8001ea8 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001e7e:	4c90      	ldr	r4, [pc, #576]	; (80020c0 <HAL_RCC_OscConfig+0x270>)
 8001e80:	6863      	ldr	r3, [r4, #4]
 8001e82:	f003 030c 	and.w	r3, r3, #12
 8001e86:	2b04      	cmp	r3, #4
 8001e88:	d007      	beq.n	8001e9a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e8a:	6863      	ldr	r3, [r4, #4]
 8001e8c:	f003 030c 	and.w	r3, r3, #12
 8001e90:	2b08      	cmp	r3, #8
 8001e92:	d10c      	bne.n	8001eae <HAL_RCC_OscConfig+0x5e>
 8001e94:	6863      	ldr	r3, [r4, #4]
 8001e96:	03de      	lsls	r6, r3, #15
 8001e98:	d509      	bpl.n	8001eae <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e9a:	6823      	ldr	r3, [r4, #0]
 8001e9c:	039c      	lsls	r4, r3, #14
 8001e9e:	d5dd      	bpl.n	8001e5c <HAL_RCC_OscConfig+0xc>
 8001ea0:	686b      	ldr	r3, [r5, #4]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1da      	bne.n	8001e5c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001ea6:	2001      	movs	r0, #1
}
 8001ea8:	b002      	add	sp, #8
 8001eaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001eae:	686b      	ldr	r3, [r5, #4]
 8001eb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eb4:	d110      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x88>
 8001eb6:	6823      	ldr	r3, [r4, #0]
 8001eb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ebc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001ebe:	f7ff fd03 	bl	80018c8 <HAL_GetTick>
 8001ec2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ec4:	6823      	ldr	r3, [r4, #0]
 8001ec6:	0398      	lsls	r0, r3, #14
 8001ec8:	d4c8      	bmi.n	8001e5c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001eca:	f7ff fcfd 	bl	80018c8 <HAL_GetTick>
 8001ece:	1b80      	subs	r0, r0, r6
 8001ed0:	2864      	cmp	r0, #100	; 0x64
 8001ed2:	d9f7      	bls.n	8001ec4 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001ed4:	2003      	movs	r0, #3
 8001ed6:	e7e7      	b.n	8001ea8 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ed8:	b99b      	cbnz	r3, 8001f02 <HAL_RCC_OscConfig+0xb2>
 8001eda:	6823      	ldr	r3, [r4, #0]
 8001edc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ee0:	6023      	str	r3, [r4, #0]
 8001ee2:	6823      	ldr	r3, [r4, #0]
 8001ee4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ee8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001eea:	f7ff fced 	bl	80018c8 <HAL_GetTick>
 8001eee:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ef0:	6823      	ldr	r3, [r4, #0]
 8001ef2:	0399      	lsls	r1, r3, #14
 8001ef4:	d5b2      	bpl.n	8001e5c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ef6:	f7ff fce7 	bl	80018c8 <HAL_GetTick>
 8001efa:	1b80      	subs	r0, r0, r6
 8001efc:	2864      	cmp	r0, #100	; 0x64
 8001efe:	d9f7      	bls.n	8001ef0 <HAL_RCC_OscConfig+0xa0>
 8001f00:	e7e8      	b.n	8001ed4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f02:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f06:	6823      	ldr	r3, [r4, #0]
 8001f08:	d103      	bne.n	8001f12 <HAL_RCC_OscConfig+0xc2>
 8001f0a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f0e:	6023      	str	r3, [r4, #0]
 8001f10:	e7d1      	b.n	8001eb6 <HAL_RCC_OscConfig+0x66>
 8001f12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f16:	6023      	str	r3, [r4, #0]
 8001f18:	6823      	ldr	r3, [r4, #0]
 8001f1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f1e:	e7cd      	b.n	8001ebc <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001f20:	4c67      	ldr	r4, [pc, #412]	; (80020c0 <HAL_RCC_OscConfig+0x270>)
 8001f22:	6863      	ldr	r3, [r4, #4]
 8001f24:	f013 0f0c 	tst.w	r3, #12
 8001f28:	d007      	beq.n	8001f3a <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f2a:	6863      	ldr	r3, [r4, #4]
 8001f2c:	f003 030c 	and.w	r3, r3, #12
 8001f30:	2b08      	cmp	r3, #8
 8001f32:	d110      	bne.n	8001f56 <HAL_RCC_OscConfig+0x106>
 8001f34:	6863      	ldr	r3, [r4, #4]
 8001f36:	03da      	lsls	r2, r3, #15
 8001f38:	d40d      	bmi.n	8001f56 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f3a:	6823      	ldr	r3, [r4, #0]
 8001f3c:	079b      	lsls	r3, r3, #30
 8001f3e:	d502      	bpl.n	8001f46 <HAL_RCC_OscConfig+0xf6>
 8001f40:	692b      	ldr	r3, [r5, #16]
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d1af      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f46:	6823      	ldr	r3, [r4, #0]
 8001f48:	696a      	ldr	r2, [r5, #20]
 8001f4a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001f4e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001f52:	6023      	str	r3, [r4, #0]
 8001f54:	e785      	b.n	8001e62 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f56:	692a      	ldr	r2, [r5, #16]
 8001f58:	4b5a      	ldr	r3, [pc, #360]	; (80020c4 <HAL_RCC_OscConfig+0x274>)
 8001f5a:	b16a      	cbz	r2, 8001f78 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001f60:	f7ff fcb2 	bl	80018c8 <HAL_GetTick>
 8001f64:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f66:	6823      	ldr	r3, [r4, #0]
 8001f68:	079f      	lsls	r7, r3, #30
 8001f6a:	d4ec      	bmi.n	8001f46 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f6c:	f7ff fcac 	bl	80018c8 <HAL_GetTick>
 8001f70:	1b80      	subs	r0, r0, r6
 8001f72:	2802      	cmp	r0, #2
 8001f74:	d9f7      	bls.n	8001f66 <HAL_RCC_OscConfig+0x116>
 8001f76:	e7ad      	b.n	8001ed4 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001f78:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001f7a:	f7ff fca5 	bl	80018c8 <HAL_GetTick>
 8001f7e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f80:	6823      	ldr	r3, [r4, #0]
 8001f82:	0798      	lsls	r0, r3, #30
 8001f84:	f57f af6d 	bpl.w	8001e62 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f88:	f7ff fc9e 	bl	80018c8 <HAL_GetTick>
 8001f8c:	1b80      	subs	r0, r0, r6
 8001f8e:	2802      	cmp	r0, #2
 8001f90:	d9f6      	bls.n	8001f80 <HAL_RCC_OscConfig+0x130>
 8001f92:	e79f      	b.n	8001ed4 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f94:	69aa      	ldr	r2, [r5, #24]
 8001f96:	4c4a      	ldr	r4, [pc, #296]	; (80020c0 <HAL_RCC_OscConfig+0x270>)
 8001f98:	4b4b      	ldr	r3, [pc, #300]	; (80020c8 <HAL_RCC_OscConfig+0x278>)
 8001f9a:	b1da      	cbz	r2, 8001fd4 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001fa0:	f7ff fc92 	bl	80018c8 <HAL_GetTick>
 8001fa4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001fa8:	079b      	lsls	r3, r3, #30
 8001faa:	d50d      	bpl.n	8001fc8 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001fac:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001fb0:	4b46      	ldr	r3, [pc, #280]	; (80020cc <HAL_RCC_OscConfig+0x27c>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	fbb3 f3f2 	udiv	r3, r3, r2
 8001fb8:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001fba:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001fbc:	9b01      	ldr	r3, [sp, #4]
 8001fbe:	1e5a      	subs	r2, r3, #1
 8001fc0:	9201      	str	r2, [sp, #4]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1f9      	bne.n	8001fba <HAL_RCC_OscConfig+0x16a>
 8001fc6:	e750      	b.n	8001e6a <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fc8:	f7ff fc7e 	bl	80018c8 <HAL_GetTick>
 8001fcc:	1b80      	subs	r0, r0, r6
 8001fce:	2802      	cmp	r0, #2
 8001fd0:	d9e9      	bls.n	8001fa6 <HAL_RCC_OscConfig+0x156>
 8001fd2:	e77f      	b.n	8001ed4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001fd4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001fd6:	f7ff fc77 	bl	80018c8 <HAL_GetTick>
 8001fda:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fdc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001fde:	079f      	lsls	r7, r3, #30
 8001fe0:	f57f af43 	bpl.w	8001e6a <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fe4:	f7ff fc70 	bl	80018c8 <HAL_GetTick>
 8001fe8:	1b80      	subs	r0, r0, r6
 8001fea:	2802      	cmp	r0, #2
 8001fec:	d9f6      	bls.n	8001fdc <HAL_RCC_OscConfig+0x18c>
 8001fee:	e771      	b.n	8001ed4 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ff0:	4c33      	ldr	r4, [pc, #204]	; (80020c0 <HAL_RCC_OscConfig+0x270>)
 8001ff2:	69e3      	ldr	r3, [r4, #28]
 8001ff4:	00d8      	lsls	r0, r3, #3
 8001ff6:	d424      	bmi.n	8002042 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8001ff8:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ffa:	69e3      	ldr	r3, [r4, #28]
 8001ffc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002000:	61e3      	str	r3, [r4, #28]
 8002002:	69e3      	ldr	r3, [r4, #28]
 8002004:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002008:	9300      	str	r3, [sp, #0]
 800200a:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800200c:	4e30      	ldr	r6, [pc, #192]	; (80020d0 <HAL_RCC_OscConfig+0x280>)
 800200e:	6833      	ldr	r3, [r6, #0]
 8002010:	05d9      	lsls	r1, r3, #23
 8002012:	d518      	bpl.n	8002046 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002014:	68eb      	ldr	r3, [r5, #12]
 8002016:	2b01      	cmp	r3, #1
 8002018:	d126      	bne.n	8002068 <HAL_RCC_OscConfig+0x218>
 800201a:	6a23      	ldr	r3, [r4, #32]
 800201c:	f043 0301 	orr.w	r3, r3, #1
 8002020:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002022:	f7ff fc51 	bl	80018c8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002026:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800202a:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800202c:	6a23      	ldr	r3, [r4, #32]
 800202e:	079b      	lsls	r3, r3, #30
 8002030:	d53f      	bpl.n	80020b2 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8002032:	2f00      	cmp	r7, #0
 8002034:	f43f af1d 	beq.w	8001e72 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002038:	69e3      	ldr	r3, [r4, #28]
 800203a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800203e:	61e3      	str	r3, [r4, #28]
 8002040:	e717      	b.n	8001e72 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8002042:	2700      	movs	r7, #0
 8002044:	e7e2      	b.n	800200c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002046:	6833      	ldr	r3, [r6, #0]
 8002048:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800204c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800204e:	f7ff fc3b 	bl	80018c8 <HAL_GetTick>
 8002052:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002054:	6833      	ldr	r3, [r6, #0]
 8002056:	05da      	lsls	r2, r3, #23
 8002058:	d4dc      	bmi.n	8002014 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800205a:	f7ff fc35 	bl	80018c8 <HAL_GetTick>
 800205e:	eba0 0008 	sub.w	r0, r0, r8
 8002062:	2864      	cmp	r0, #100	; 0x64
 8002064:	d9f6      	bls.n	8002054 <HAL_RCC_OscConfig+0x204>
 8002066:	e735      	b.n	8001ed4 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002068:	b9ab      	cbnz	r3, 8002096 <HAL_RCC_OscConfig+0x246>
 800206a:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800206c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002070:	f023 0301 	bic.w	r3, r3, #1
 8002074:	6223      	str	r3, [r4, #32]
 8002076:	6a23      	ldr	r3, [r4, #32]
 8002078:	f023 0304 	bic.w	r3, r3, #4
 800207c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800207e:	f7ff fc23 	bl	80018c8 <HAL_GetTick>
 8002082:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002084:	6a23      	ldr	r3, [r4, #32]
 8002086:	0798      	lsls	r0, r3, #30
 8002088:	d5d3      	bpl.n	8002032 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800208a:	f7ff fc1d 	bl	80018c8 <HAL_GetTick>
 800208e:	1b80      	subs	r0, r0, r6
 8002090:	4540      	cmp	r0, r8
 8002092:	d9f7      	bls.n	8002084 <HAL_RCC_OscConfig+0x234>
 8002094:	e71e      	b.n	8001ed4 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002096:	2b05      	cmp	r3, #5
 8002098:	6a23      	ldr	r3, [r4, #32]
 800209a:	d103      	bne.n	80020a4 <HAL_RCC_OscConfig+0x254>
 800209c:	f043 0304 	orr.w	r3, r3, #4
 80020a0:	6223      	str	r3, [r4, #32]
 80020a2:	e7ba      	b.n	800201a <HAL_RCC_OscConfig+0x1ca>
 80020a4:	f023 0301 	bic.w	r3, r3, #1
 80020a8:	6223      	str	r3, [r4, #32]
 80020aa:	6a23      	ldr	r3, [r4, #32]
 80020ac:	f023 0304 	bic.w	r3, r3, #4
 80020b0:	e7b6      	b.n	8002020 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020b2:	f7ff fc09 	bl	80018c8 <HAL_GetTick>
 80020b6:	eba0 0008 	sub.w	r0, r0, r8
 80020ba:	42b0      	cmp	r0, r6
 80020bc:	d9b6      	bls.n	800202c <HAL_RCC_OscConfig+0x1dc>
 80020be:	e709      	b.n	8001ed4 <HAL_RCC_OscConfig+0x84>
 80020c0:	40021000 	.word	0x40021000
 80020c4:	42420000 	.word	0x42420000
 80020c8:	42420480 	.word	0x42420480
 80020cc:	20000008 	.word	0x20000008
 80020d0:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020d4:	4c22      	ldr	r4, [pc, #136]	; (8002160 <HAL_RCC_OscConfig+0x310>)
 80020d6:	6863      	ldr	r3, [r4, #4]
 80020d8:	f003 030c 	and.w	r3, r3, #12
 80020dc:	2b08      	cmp	r3, #8
 80020de:	f43f aee2 	beq.w	8001ea6 <HAL_RCC_OscConfig+0x56>
 80020e2:	2300      	movs	r3, #0
 80020e4:	4e1f      	ldr	r6, [pc, #124]	; (8002164 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020e6:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80020e8:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020ea:	d12b      	bne.n	8002144 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 80020ec:	f7ff fbec 	bl	80018c8 <HAL_GetTick>
 80020f0:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020f2:	6823      	ldr	r3, [r4, #0]
 80020f4:	0199      	lsls	r1, r3, #6
 80020f6:	d41f      	bmi.n	8002138 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80020f8:	6a2b      	ldr	r3, [r5, #32]
 80020fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020fe:	d105      	bne.n	800210c <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002100:	6862      	ldr	r2, [r4, #4]
 8002102:	68a9      	ldr	r1, [r5, #8]
 8002104:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002108:	430a      	orrs	r2, r1
 800210a:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800210c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800210e:	6862      	ldr	r2, [r4, #4]
 8002110:	430b      	orrs	r3, r1
 8002112:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8002116:	4313      	orrs	r3, r2
 8002118:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800211a:	2301      	movs	r3, #1
 800211c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800211e:	f7ff fbd3 	bl	80018c8 <HAL_GetTick>
 8002122:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002124:	6823      	ldr	r3, [r4, #0]
 8002126:	019a      	lsls	r2, r3, #6
 8002128:	f53f aea7 	bmi.w	8001e7a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800212c:	f7ff fbcc 	bl	80018c8 <HAL_GetTick>
 8002130:	1b40      	subs	r0, r0, r5
 8002132:	2802      	cmp	r0, #2
 8002134:	d9f6      	bls.n	8002124 <HAL_RCC_OscConfig+0x2d4>
 8002136:	e6cd      	b.n	8001ed4 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002138:	f7ff fbc6 	bl	80018c8 <HAL_GetTick>
 800213c:	1bc0      	subs	r0, r0, r7
 800213e:	2802      	cmp	r0, #2
 8002140:	d9d7      	bls.n	80020f2 <HAL_RCC_OscConfig+0x2a2>
 8002142:	e6c7      	b.n	8001ed4 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8002144:	f7ff fbc0 	bl	80018c8 <HAL_GetTick>
 8002148:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800214a:	6823      	ldr	r3, [r4, #0]
 800214c:	019b      	lsls	r3, r3, #6
 800214e:	f57f ae94 	bpl.w	8001e7a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002152:	f7ff fbb9 	bl	80018c8 <HAL_GetTick>
 8002156:	1b40      	subs	r0, r0, r5
 8002158:	2802      	cmp	r0, #2
 800215a:	d9f6      	bls.n	800214a <HAL_RCC_OscConfig+0x2fa>
 800215c:	e6ba      	b.n	8001ed4 <HAL_RCC_OscConfig+0x84>
 800215e:	bf00      	nop
 8002160:	40021000 	.word	0x40021000
 8002164:	42420060 	.word	0x42420060

08002168 <HAL_RCC_GetSysClockFreq>:
{
 8002168:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800216a:	4b19      	ldr	r3, [pc, #100]	; (80021d0 <HAL_RCC_GetSysClockFreq+0x68>)
{
 800216c:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800216e:	ac02      	add	r4, sp, #8
 8002170:	f103 0510 	add.w	r5, r3, #16
 8002174:	4622      	mov	r2, r4
 8002176:	6818      	ldr	r0, [r3, #0]
 8002178:	6859      	ldr	r1, [r3, #4]
 800217a:	3308      	adds	r3, #8
 800217c:	c203      	stmia	r2!, {r0, r1}
 800217e:	42ab      	cmp	r3, r5
 8002180:	4614      	mov	r4, r2
 8002182:	d1f7      	bne.n	8002174 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002184:	2301      	movs	r3, #1
 8002186:	f88d 3004 	strb.w	r3, [sp, #4]
 800218a:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 800218c:	4911      	ldr	r1, [pc, #68]	; (80021d4 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800218e:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8002192:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002194:	f003 020c 	and.w	r2, r3, #12
 8002198:	2a08      	cmp	r2, #8
 800219a:	d117      	bne.n	80021cc <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800219c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80021a0:	a806      	add	r0, sp, #24
 80021a2:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021a4:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021a6:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021aa:	d50c      	bpl.n	80021c6 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021ac:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80021ae:	480a      	ldr	r0, [pc, #40]	; (80021d8 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021b0:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80021b4:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021b6:	aa06      	add	r2, sp, #24
 80021b8:	4413      	add	r3, r2
 80021ba:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80021be:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80021c2:	b007      	add	sp, #28
 80021c4:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80021c6:	4805      	ldr	r0, [pc, #20]	; (80021dc <HAL_RCC_GetSysClockFreq+0x74>)
 80021c8:	4350      	muls	r0, r2
 80021ca:	e7fa      	b.n	80021c2 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 80021cc:	4802      	ldr	r0, [pc, #8]	; (80021d8 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 80021ce:	e7f8      	b.n	80021c2 <HAL_RCC_GetSysClockFreq+0x5a>
 80021d0:	080047f8 	.word	0x080047f8
 80021d4:	40021000 	.word	0x40021000
 80021d8:	007a1200 	.word	0x007a1200
 80021dc:	003d0900 	.word	0x003d0900

080021e0 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80021e0:	4a4d      	ldr	r2, [pc, #308]	; (8002318 <HAL_RCC_ClockConfig+0x138>)
{
 80021e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80021e6:	6813      	ldr	r3, [r2, #0]
{
 80021e8:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80021ea:	f003 0307 	and.w	r3, r3, #7
 80021ee:	428b      	cmp	r3, r1
{
 80021f0:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80021f2:	d328      	bcc.n	8002246 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021f4:	682a      	ldr	r2, [r5, #0]
 80021f6:	0791      	lsls	r1, r2, #30
 80021f8:	d432      	bmi.n	8002260 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021fa:	07d2      	lsls	r2, r2, #31
 80021fc:	d438      	bmi.n	8002270 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80021fe:	4a46      	ldr	r2, [pc, #280]	; (8002318 <HAL_RCC_ClockConfig+0x138>)
 8002200:	6813      	ldr	r3, [r2, #0]
 8002202:	f003 0307 	and.w	r3, r3, #7
 8002206:	429e      	cmp	r6, r3
 8002208:	d373      	bcc.n	80022f2 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800220a:	682a      	ldr	r2, [r5, #0]
 800220c:	4c43      	ldr	r4, [pc, #268]	; (800231c <HAL_RCC_ClockConfig+0x13c>)
 800220e:	f012 0f04 	tst.w	r2, #4
 8002212:	d179      	bne.n	8002308 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002214:	0713      	lsls	r3, r2, #28
 8002216:	d506      	bpl.n	8002226 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002218:	6863      	ldr	r3, [r4, #4]
 800221a:	692a      	ldr	r2, [r5, #16]
 800221c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002220:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002224:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002226:	f7ff ff9f 	bl	8002168 <HAL_RCC_GetSysClockFreq>
 800222a:	6863      	ldr	r3, [r4, #4]
 800222c:	4a3c      	ldr	r2, [pc, #240]	; (8002320 <HAL_RCC_ClockConfig+0x140>)
 800222e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002232:	5cd3      	ldrb	r3, [r2, r3]
 8002234:	40d8      	lsrs	r0, r3
 8002236:	4b3b      	ldr	r3, [pc, #236]	; (8002324 <HAL_RCC_ClockConfig+0x144>)
 8002238:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800223a:	2000      	movs	r0, #0
 800223c:	f7ff fb02 	bl	8001844 <HAL_InitTick>
  return HAL_OK;
 8002240:	2000      	movs	r0, #0
}
 8002242:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002246:	6813      	ldr	r3, [r2, #0]
 8002248:	f023 0307 	bic.w	r3, r3, #7
 800224c:	430b      	orrs	r3, r1
 800224e:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002250:	6813      	ldr	r3, [r2, #0]
 8002252:	f003 0307 	and.w	r3, r3, #7
 8002256:	4299      	cmp	r1, r3
 8002258:	d0cc      	beq.n	80021f4 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 800225a:	2001      	movs	r0, #1
 800225c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002260:	492e      	ldr	r1, [pc, #184]	; (800231c <HAL_RCC_ClockConfig+0x13c>)
 8002262:	68a8      	ldr	r0, [r5, #8]
 8002264:	684b      	ldr	r3, [r1, #4]
 8002266:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800226a:	4303      	orrs	r3, r0
 800226c:	604b      	str	r3, [r1, #4]
 800226e:	e7c4      	b.n	80021fa <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002270:	686a      	ldr	r2, [r5, #4]
 8002272:	4c2a      	ldr	r4, [pc, #168]	; (800231c <HAL_RCC_ClockConfig+0x13c>)
 8002274:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002276:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002278:	d11c      	bne.n	80022b4 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800227a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800227e:	d0ec      	beq.n	800225a <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002280:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002282:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002286:	f023 0303 	bic.w	r3, r3, #3
 800228a:	4313      	orrs	r3, r2
 800228c:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 800228e:	f7ff fb1b 	bl	80018c8 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002292:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8002294:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002296:	2b01      	cmp	r3, #1
 8002298:	d114      	bne.n	80022c4 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800229a:	6863      	ldr	r3, [r4, #4]
 800229c:	f003 030c 	and.w	r3, r3, #12
 80022a0:	2b04      	cmp	r3, #4
 80022a2:	d0ac      	beq.n	80021fe <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022a4:	f7ff fb10 	bl	80018c8 <HAL_GetTick>
 80022a8:	1bc0      	subs	r0, r0, r7
 80022aa:	4540      	cmp	r0, r8
 80022ac:	d9f5      	bls.n	800229a <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 80022ae:	2003      	movs	r0, #3
 80022b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022b4:	2a02      	cmp	r2, #2
 80022b6:	d102      	bne.n	80022be <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022b8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80022bc:	e7df      	b.n	800227e <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022be:	f013 0f02 	tst.w	r3, #2
 80022c2:	e7dc      	b.n	800227e <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022c4:	2b02      	cmp	r3, #2
 80022c6:	d10f      	bne.n	80022e8 <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022c8:	6863      	ldr	r3, [r4, #4]
 80022ca:	f003 030c 	and.w	r3, r3, #12
 80022ce:	2b08      	cmp	r3, #8
 80022d0:	d095      	beq.n	80021fe <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022d2:	f7ff faf9 	bl	80018c8 <HAL_GetTick>
 80022d6:	1bc0      	subs	r0, r0, r7
 80022d8:	4540      	cmp	r0, r8
 80022da:	d9f5      	bls.n	80022c8 <HAL_RCC_ClockConfig+0xe8>
 80022dc:	e7e7      	b.n	80022ae <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022de:	f7ff faf3 	bl	80018c8 <HAL_GetTick>
 80022e2:	1bc0      	subs	r0, r0, r7
 80022e4:	4540      	cmp	r0, r8
 80022e6:	d8e2      	bhi.n	80022ae <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80022e8:	6863      	ldr	r3, [r4, #4]
 80022ea:	f013 0f0c 	tst.w	r3, #12
 80022ee:	d1f6      	bne.n	80022de <HAL_RCC_ClockConfig+0xfe>
 80022f0:	e785      	b.n	80021fe <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022f2:	6813      	ldr	r3, [r2, #0]
 80022f4:	f023 0307 	bic.w	r3, r3, #7
 80022f8:	4333      	orrs	r3, r6
 80022fa:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80022fc:	6813      	ldr	r3, [r2, #0]
 80022fe:	f003 0307 	and.w	r3, r3, #7
 8002302:	429e      	cmp	r6, r3
 8002304:	d1a9      	bne.n	800225a <HAL_RCC_ClockConfig+0x7a>
 8002306:	e780      	b.n	800220a <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002308:	6863      	ldr	r3, [r4, #4]
 800230a:	68e9      	ldr	r1, [r5, #12]
 800230c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002310:	430b      	orrs	r3, r1
 8002312:	6063      	str	r3, [r4, #4]
 8002314:	e77e      	b.n	8002214 <HAL_RCC_ClockConfig+0x34>
 8002316:	bf00      	nop
 8002318:	40022000 	.word	0x40022000
 800231c:	40021000 	.word	0x40021000
 8002320:	0800489b 	.word	0x0800489b
 8002324:	20000008 	.word	0x20000008

08002328 <HAL_RCC_GetHCLKFreq>:
}
 8002328:	4b01      	ldr	r3, [pc, #4]	; (8002330 <HAL_RCC_GetHCLKFreq+0x8>)
 800232a:	6818      	ldr	r0, [r3, #0]
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	20000008 	.word	0x20000008

08002334 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002334:	4b04      	ldr	r3, [pc, #16]	; (8002348 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002336:	4a05      	ldr	r2, [pc, #20]	; (800234c <HAL_RCC_GetPCLK1Freq+0x18>)
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800233e:	5cd3      	ldrb	r3, [r2, r3]
 8002340:	4a03      	ldr	r2, [pc, #12]	; (8002350 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002342:	6810      	ldr	r0, [r2, #0]
}    
 8002344:	40d8      	lsrs	r0, r3
 8002346:	4770      	bx	lr
 8002348:	40021000 	.word	0x40021000
 800234c:	080048ab 	.word	0x080048ab
 8002350:	20000008 	.word	0x20000008

08002354 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002354:	4b04      	ldr	r3, [pc, #16]	; (8002368 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002356:	4a05      	ldr	r2, [pc, #20]	; (800236c <HAL_RCC_GetPCLK2Freq+0x18>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800235e:	5cd3      	ldrb	r3, [r2, r3]
 8002360:	4a03      	ldr	r2, [pc, #12]	; (8002370 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002362:	6810      	ldr	r0, [r2, #0]
} 
 8002364:	40d8      	lsrs	r0, r3
 8002366:	4770      	bx	lr
 8002368:	40021000 	.word	0x40021000
 800236c:	080048ab 	.word	0x080048ab
 8002370:	20000008 	.word	0x20000008

08002374 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002374:	6a03      	ldr	r3, [r0, #32]
{
 8002376:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002378:	f023 0301 	bic.w	r3, r3, #1
 800237c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800237e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002380:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002382:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002384:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002386:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800238a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800238c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800238e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8002392:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002394:	4d0a      	ldr	r5, [pc, #40]	; (80023c0 <TIM_OC1_SetConfig+0x4c>)
 8002396:	42a8      	cmp	r0, r5
 8002398:	d10b      	bne.n	80023b2 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800239a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800239c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80023a0:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80023a2:	698e      	ldr	r6, [r1, #24]
 80023a4:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80023a6:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80023aa:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80023ac:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80023b0:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023b2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80023b4:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80023b6:	684a      	ldr	r2, [r1, #4]
 80023b8:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023ba:	6203      	str	r3, [r0, #32]
 80023bc:	bd70      	pop	{r4, r5, r6, pc}
 80023be:	bf00      	nop
 80023c0:	40012c00 	.word	0x40012c00

080023c4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80023c4:	6a03      	ldr	r3, [r0, #32]
{
 80023c6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80023c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80023cc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023ce:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023d0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80023d2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80023d4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80023d6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80023da:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80023dc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80023de:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80023e2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80023e6:	4d0b      	ldr	r5, [pc, #44]	; (8002414 <TIM_OC3_SetConfig+0x50>)
 80023e8:	42a8      	cmp	r0, r5
 80023ea:	d10d      	bne.n	8002408 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80023ec:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80023ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80023f2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80023f6:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80023f8:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80023fa:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80023fe:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8002400:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002404:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002408:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800240a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800240c:	684a      	ldr	r2, [r1, #4]
 800240e:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002410:	6203      	str	r3, [r0, #32]
 8002412:	bd70      	pop	{r4, r5, r6, pc}
 8002414:	40012c00 	.word	0x40012c00

08002418 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002418:	6a03      	ldr	r3, [r0, #32]
{
 800241a:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800241c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002420:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002422:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002424:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002426:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002428:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800242a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800242e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002432:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8002434:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002438:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800243c:	4d06      	ldr	r5, [pc, #24]	; (8002458 <TIM_OC4_SetConfig+0x40>)
 800243e:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8002440:	bf02      	ittt	eq
 8002442:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002444:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8002448:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800244c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800244e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002450:	684a      	ldr	r2, [r1, #4]
 8002452:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002454:	6203      	str	r3, [r0, #32]
 8002456:	bd30      	pop	{r4, r5, pc}
 8002458:	40012c00 	.word	0x40012c00

0800245c <HAL_TIM_PWM_MspInit>:
 800245c:	4770      	bx	lr

0800245e <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800245e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002462:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8002464:	2b01      	cmp	r3, #1
 8002466:	f04f 0302 	mov.w	r3, #2
 800246a:	d01c      	beq.n	80024a6 <HAL_TIM_ConfigClockSource+0x48>
 800246c:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800246e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002472:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8002474:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002478:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800247a:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800247e:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002482:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8002484:	680a      	ldr	r2, [r1, #0]
 8002486:	2a40      	cmp	r2, #64	; 0x40
 8002488:	d079      	beq.n	800257e <HAL_TIM_ConfigClockSource+0x120>
 800248a:	d819      	bhi.n	80024c0 <HAL_TIM_ConfigClockSource+0x62>
 800248c:	2a10      	cmp	r2, #16
 800248e:	f000 8093 	beq.w	80025b8 <HAL_TIM_ConfigClockSource+0x15a>
 8002492:	d80a      	bhi.n	80024aa <HAL_TIM_ConfigClockSource+0x4c>
 8002494:	2a00      	cmp	r2, #0
 8002496:	f000 8089 	beq.w	80025ac <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 800249a:	2301      	movs	r3, #1
 800249c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80024a0:	2300      	movs	r3, #0
 80024a2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80024a6:	4618      	mov	r0, r3
}
 80024a8:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80024aa:	2a20      	cmp	r2, #32
 80024ac:	f000 808a 	beq.w	80025c4 <HAL_TIM_ConfigClockSource+0x166>
 80024b0:	2a30      	cmp	r2, #48	; 0x30
 80024b2:	d1f2      	bne.n	800249a <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80024b4:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80024b6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80024ba:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80024be:	e036      	b.n	800252e <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80024c0:	2a70      	cmp	r2, #112	; 0x70
 80024c2:	d036      	beq.n	8002532 <HAL_TIM_ConfigClockSource+0xd4>
 80024c4:	d81b      	bhi.n	80024fe <HAL_TIM_ConfigClockSource+0xa0>
 80024c6:	2a50      	cmp	r2, #80	; 0x50
 80024c8:	d042      	beq.n	8002550 <HAL_TIM_ConfigClockSource+0xf2>
 80024ca:	2a60      	cmp	r2, #96	; 0x60
 80024cc:	d1e5      	bne.n	800249a <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024ce:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80024d0:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024d2:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 80024d6:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024d8:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024da:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80024dc:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80024de:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80024e2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80024e6:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80024ea:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80024ee:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80024f0:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80024f2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80024f4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80024f8:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80024fc:	e017      	b.n	800252e <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80024fe:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002502:	d011      	beq.n	8002528 <HAL_TIM_ConfigClockSource+0xca>
 8002504:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002508:	d1c7      	bne.n	800249a <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800250a:	688a      	ldr	r2, [r1, #8]
 800250c:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800250e:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002510:	68c9      	ldr	r1, [r1, #12]
 8002512:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002514:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002518:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800251c:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800251e:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002520:	689a      	ldr	r2, [r3, #8]
 8002522:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002526:	e002      	b.n	800252e <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002528:	689a      	ldr	r2, [r3, #8]
 800252a:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 800252e:	609a      	str	r2, [r3, #8]
 8002530:	e7b3      	b.n	800249a <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002532:	688a      	ldr	r2, [r1, #8]
 8002534:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002536:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002538:	68c9      	ldr	r1, [r1, #12]
 800253a:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800253c:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002540:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002544:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8002546:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002548:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800254a:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800254e:	e7ee      	b.n	800252e <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002550:	684c      	ldr	r4, [r1, #4]
 8002552:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002554:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002556:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002558:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800255c:	f025 0501 	bic.w	r5, r5, #1
 8002560:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002562:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8002564:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002566:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800256a:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800256e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002570:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002572:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002574:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002578:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800257c:	e7d7      	b.n	800252e <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800257e:	684c      	ldr	r4, [r1, #4]
 8002580:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002582:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002584:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002586:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800258a:	f025 0501 	bic.w	r5, r5, #1
 800258e:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002590:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8002592:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002594:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002598:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800259c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800259e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80025a0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80025a2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80025a6:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 80025aa:	e7c0      	b.n	800252e <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80025ac:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80025ae:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80025b2:	f042 0207 	orr.w	r2, r2, #7
 80025b6:	e7ba      	b.n	800252e <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80025b8:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80025ba:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80025be:	f042 0217 	orr.w	r2, r2, #23
 80025c2:	e7b4      	b.n	800252e <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80025c4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80025c6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80025ca:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 80025ce:	e7ae      	b.n	800252e <HAL_TIM_ConfigClockSource+0xd0>

080025d0 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025d0:	4a1a      	ldr	r2, [pc, #104]	; (800263c <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 80025d2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025d4:	4290      	cmp	r0, r2
 80025d6:	d00a      	beq.n	80025ee <TIM_Base_SetConfig+0x1e>
 80025d8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80025dc:	d007      	beq.n	80025ee <TIM_Base_SetConfig+0x1e>
 80025de:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80025e2:	4290      	cmp	r0, r2
 80025e4:	d003      	beq.n	80025ee <TIM_Base_SetConfig+0x1e>
 80025e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025ea:	4290      	cmp	r0, r2
 80025ec:	d115      	bne.n	800261a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 80025ee:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80025f4:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025f6:	4a11      	ldr	r2, [pc, #68]	; (800263c <TIM_Base_SetConfig+0x6c>)
 80025f8:	4290      	cmp	r0, r2
 80025fa:	d00a      	beq.n	8002612 <TIM_Base_SetConfig+0x42>
 80025fc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002600:	d007      	beq.n	8002612 <TIM_Base_SetConfig+0x42>
 8002602:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002606:	4290      	cmp	r0, r2
 8002608:	d003      	beq.n	8002612 <TIM_Base_SetConfig+0x42>
 800260a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800260e:	4290      	cmp	r0, r2
 8002610:	d103      	bne.n	800261a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002612:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002614:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002618:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800261a:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 800261c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8002620:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002622:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002624:	688b      	ldr	r3, [r1, #8]
 8002626:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002628:	680b      	ldr	r3, [r1, #0]
 800262a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800262c:	4b03      	ldr	r3, [pc, #12]	; (800263c <TIM_Base_SetConfig+0x6c>)
 800262e:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8002630:	bf04      	itt	eq
 8002632:	690b      	ldreq	r3, [r1, #16]
 8002634:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002636:	2301      	movs	r3, #1
 8002638:	6143      	str	r3, [r0, #20]
 800263a:	4770      	bx	lr
 800263c:	40012c00 	.word	0x40012c00

08002640 <HAL_TIM_Base_Init>:
{
 8002640:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002642:	4604      	mov	r4, r0
 8002644:	b1a0      	cbz	r0, 8002670 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002646:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800264a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800264e:	b91b      	cbnz	r3, 8002658 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002650:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002654:	f001 f8c2 	bl	80037dc <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002658:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800265a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800265c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002660:	1d21      	adds	r1, r4, #4
 8002662:	f7ff ffb5 	bl	80025d0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002666:	2301      	movs	r3, #1
  return HAL_OK;
 8002668:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800266a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800266e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002670:	2001      	movs	r0, #1
}
 8002672:	bd10      	pop	{r4, pc}

08002674 <HAL_TIM_PWM_Init>:
{
 8002674:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002676:	4604      	mov	r4, r0
 8002678:	b1a0      	cbz	r0, 80026a4 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800267a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800267e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002682:	b91b      	cbnz	r3, 800268c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002684:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002688:	f7ff fee8 	bl	800245c <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 800268c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800268e:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002690:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002694:	1d21      	adds	r1, r4, #4
 8002696:	f7ff ff9b 	bl	80025d0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800269a:	2301      	movs	r3, #1
  return HAL_OK;
 800269c:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800269e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80026a2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80026a4:	2001      	movs	r0, #1
}
 80026a6:	bd10      	pop	{r4, pc}

080026a8 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026a8:	6a03      	ldr	r3, [r0, #32]
{
 80026aa:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026ac:	f023 0310 	bic.w	r3, r3, #16
 80026b0:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80026b2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80026b4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80026b6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026b8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80026ba:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026be:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80026c2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80026c4:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80026c8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80026cc:	4d0b      	ldr	r5, [pc, #44]	; (80026fc <TIM_OC2_SetConfig+0x54>)
 80026ce:	42a8      	cmp	r0, r5
 80026d0:	d10d      	bne.n	80026ee <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80026d2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80026d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80026d8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80026dc:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 80026de:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80026e0:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80026e4:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80026e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80026ea:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 80026ee:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80026f0:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80026f2:	684a      	ldr	r2, [r1, #4]
 80026f4:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80026f6:	6203      	str	r3, [r0, #32]
 80026f8:	bd70      	pop	{r4, r5, r6, pc}
 80026fa:	bf00      	nop
 80026fc:	40012c00 	.word	0x40012c00

08002700 <HAL_TIM_PWM_ConfigChannel>:
{
 8002700:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002702:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002706:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002708:	2b01      	cmp	r3, #1
 800270a:	f04f 0002 	mov.w	r0, #2
 800270e:	d025      	beq.n	800275c <HAL_TIM_PWM_ConfigChannel+0x5c>
 8002710:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002712:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8002716:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 800271a:	2a0c      	cmp	r2, #12
 800271c:	d818      	bhi.n	8002750 <HAL_TIM_PWM_ConfigChannel+0x50>
 800271e:	e8df f002 	tbb	[pc, r2]
 8002722:	1707      	.short	0x1707
 8002724:	171e1717 	.word	0x171e1717
 8002728:	172f1717 	.word	0x172f1717
 800272c:	1717      	.short	0x1717
 800272e:	40          	.byte	0x40
 800272f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002730:	6820      	ldr	r0, [r4, #0]
 8002732:	f7ff fe1f 	bl	8002374 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002736:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002738:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800273a:	699a      	ldr	r2, [r3, #24]
 800273c:	f042 0208 	orr.w	r2, r2, #8
 8002740:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002742:	699a      	ldr	r2, [r3, #24]
 8002744:	f022 0204 	bic.w	r2, r2, #4
 8002748:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800274a:	699a      	ldr	r2, [r3, #24]
 800274c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800274e:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002750:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002752:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002754:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002758:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800275c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800275e:	6820      	ldr	r0, [r4, #0]
 8002760:	f7ff ffa2 	bl	80026a8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002764:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002766:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002768:	699a      	ldr	r2, [r3, #24]
 800276a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800276e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002770:	699a      	ldr	r2, [r3, #24]
 8002772:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002776:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002778:	699a      	ldr	r2, [r3, #24]
 800277a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800277e:	e7e6      	b.n	800274e <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002780:	6820      	ldr	r0, [r4, #0]
 8002782:	f7ff fe1f 	bl	80023c4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002786:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002788:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800278a:	69da      	ldr	r2, [r3, #28]
 800278c:	f042 0208 	orr.w	r2, r2, #8
 8002790:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002792:	69da      	ldr	r2, [r3, #28]
 8002794:	f022 0204 	bic.w	r2, r2, #4
 8002798:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800279a:	69da      	ldr	r2, [r3, #28]
 800279c:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800279e:	61da      	str	r2, [r3, #28]
    break;
 80027a0:	e7d6      	b.n	8002750 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80027a2:	6820      	ldr	r0, [r4, #0]
 80027a4:	f7ff fe38 	bl	8002418 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80027a8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80027aa:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80027ac:	69da      	ldr	r2, [r3, #28]
 80027ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027b2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80027b4:	69da      	ldr	r2, [r3, #28]
 80027b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027ba:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80027bc:	69da      	ldr	r2, [r3, #28]
 80027be:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80027c2:	e7ec      	b.n	800279e <HAL_TIM_PWM_ConfigChannel+0x9e>

080027c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80027c4:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80027c6:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80027c8:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 80027ca:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80027cc:	ea23 0304 	bic.w	r3, r3, r4
 80027d0:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80027d2:	6a03      	ldr	r3, [r0, #32]
 80027d4:	408a      	lsls	r2, r1
 80027d6:	431a      	orrs	r2, r3
 80027d8:	6202      	str	r2, [r0, #32]
 80027da:	bd10      	pop	{r4, pc}

080027dc <HAL_TIM_PWM_Start>:
{
 80027dc:	b510      	push	{r4, lr}
 80027de:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80027e0:	2201      	movs	r2, #1
 80027e2:	6800      	ldr	r0, [r0, #0]
 80027e4:	f7ff ffee 	bl	80027c4 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80027e8:	6823      	ldr	r3, [r4, #0]
 80027ea:	4a06      	ldr	r2, [pc, #24]	; (8002804 <HAL_TIM_PWM_Start+0x28>)
}
 80027ec:	2000      	movs	r0, #0
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80027ee:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 80027f0:	bf02      	ittt	eq
 80027f2:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80027f4:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 80027f8:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	f042 0201 	orr.w	r2, r2, #1
 8002800:	601a      	str	r2, [r3, #0]
}
 8002802:	bd10      	pop	{r4, pc}
 8002804:	40012c00 	.word	0x40012c00

08002808 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002808:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800280c:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 800280e:	2b01      	cmp	r3, #1
 8002810:	f04f 0302 	mov.w	r3, #2
 8002814:	d018      	beq.n	8002848 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8002816:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800281a:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800281c:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800281e:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002820:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002822:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002826:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002828:	685a      	ldr	r2, [r3, #4]
 800282a:	4322      	orrs	r2, r4
 800282c:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800282e:	689a      	ldr	r2, [r3, #8]
 8002830:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002834:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002836:	689a      	ldr	r2, [r3, #8]
 8002838:	430a      	orrs	r2, r1
 800283a:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 800283c:	2301      	movs	r3, #1
 800283e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002842:	2300      	movs	r3, #0
 8002844:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002848:	4618      	mov	r0, r3

  return HAL_OK;
}
 800284a:	bd10      	pop	{r4, pc}

0800284c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800284c:	6803      	ldr	r3, [r0, #0]
 800284e:	68da      	ldr	r2, [r3, #12]
 8002850:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002854:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002856:	695a      	ldr	r2, [r3, #20]
 8002858:	f022 0201 	bic.w	r2, r2, #1
 800285c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800285e:	2320      	movs	r3, #32
 8002860:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8002864:	4770      	bx	lr
	...

08002868 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800286c:	6805      	ldr	r5, [r0, #0]
 800286e:	68c2      	ldr	r2, [r0, #12]
 8002870:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002872:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002874:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002878:	4313      	orrs	r3, r2
 800287a:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800287c:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 800287e:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002880:	430b      	orrs	r3, r1
 8002882:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8002884:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8002888:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800288c:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 800288e:	4313      	orrs	r3, r2
 8002890:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002892:	696b      	ldr	r3, [r5, #20]
 8002894:	6982      	ldr	r2, [r0, #24]
 8002896:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800289a:	4313      	orrs	r3, r2
 800289c:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800289e:	4b40      	ldr	r3, [pc, #256]	; (80029a0 <UART_SetConfig+0x138>)
{
 80028a0:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 80028a2:	429d      	cmp	r5, r3
 80028a4:	f04f 0419 	mov.w	r4, #25
 80028a8:	d146      	bne.n	8002938 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80028aa:	f7ff fd53 	bl	8002354 <HAL_RCC_GetPCLK2Freq>
 80028ae:	fb04 f300 	mul.w	r3, r4, r0
 80028b2:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80028b6:	f04f 0864 	mov.w	r8, #100	; 0x64
 80028ba:	00b6      	lsls	r6, r6, #2
 80028bc:	fbb3 f3f6 	udiv	r3, r3, r6
 80028c0:	fbb3 f3f8 	udiv	r3, r3, r8
 80028c4:	011e      	lsls	r6, r3, #4
 80028c6:	f7ff fd45 	bl	8002354 <HAL_RCC_GetPCLK2Freq>
 80028ca:	4360      	muls	r0, r4
 80028cc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	fbb0 f7f3 	udiv	r7, r0, r3
 80028d6:	f7ff fd3d 	bl	8002354 <HAL_RCC_GetPCLK2Freq>
 80028da:	4360      	muls	r0, r4
 80028dc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80028e6:	fbb3 f3f8 	udiv	r3, r3, r8
 80028ea:	fb08 7313 	mls	r3, r8, r3, r7
 80028ee:	011b      	lsls	r3, r3, #4
 80028f0:	3332      	adds	r3, #50	; 0x32
 80028f2:	fbb3 f3f8 	udiv	r3, r3, r8
 80028f6:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80028fa:	f7ff fd2b 	bl	8002354 <HAL_RCC_GetPCLK2Freq>
 80028fe:	4360      	muls	r0, r4
 8002900:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002904:	0092      	lsls	r2, r2, #2
 8002906:	fbb0 faf2 	udiv	sl, r0, r2
 800290a:	f7ff fd23 	bl	8002354 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800290e:	4360      	muls	r0, r4
 8002910:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	fbb0 f3f3 	udiv	r3, r0, r3
 800291a:	fbb3 f3f8 	udiv	r3, r3, r8
 800291e:	fb08 a313 	mls	r3, r8, r3, sl
 8002922:	011b      	lsls	r3, r3, #4
 8002924:	3332      	adds	r3, #50	; 0x32
 8002926:	fbb3 f3f8 	udiv	r3, r3, r8
 800292a:	f003 030f 	and.w	r3, r3, #15
 800292e:	433b      	orrs	r3, r7
 8002930:	4433      	add	r3, r6
 8002932:	60ab      	str	r3, [r5, #8]
 8002934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002938:	f7ff fcfc 	bl	8002334 <HAL_RCC_GetPCLK1Freq>
 800293c:	fb04 f300 	mul.w	r3, r4, r0
 8002940:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002944:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002948:	00b6      	lsls	r6, r6, #2
 800294a:	fbb3 f3f6 	udiv	r3, r3, r6
 800294e:	fbb3 f3f8 	udiv	r3, r3, r8
 8002952:	011e      	lsls	r6, r3, #4
 8002954:	f7ff fcee 	bl	8002334 <HAL_RCC_GetPCLK1Freq>
 8002958:	4360      	muls	r0, r4
 800295a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	fbb0 f7f3 	udiv	r7, r0, r3
 8002964:	f7ff fce6 	bl	8002334 <HAL_RCC_GetPCLK1Freq>
 8002968:	4360      	muls	r0, r4
 800296a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	fbb0 f3f3 	udiv	r3, r0, r3
 8002974:	fbb3 f3f8 	udiv	r3, r3, r8
 8002978:	fb08 7313 	mls	r3, r8, r3, r7
 800297c:	011b      	lsls	r3, r3, #4
 800297e:	3332      	adds	r3, #50	; 0x32
 8002980:	fbb3 f3f8 	udiv	r3, r3, r8
 8002984:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8002988:	f7ff fcd4 	bl	8002334 <HAL_RCC_GetPCLK1Freq>
 800298c:	4360      	muls	r0, r4
 800298e:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002992:	0092      	lsls	r2, r2, #2
 8002994:	fbb0 faf2 	udiv	sl, r0, r2
 8002998:	f7ff fccc 	bl	8002334 <HAL_RCC_GetPCLK1Freq>
 800299c:	e7b7      	b.n	800290e <UART_SetConfig+0xa6>
 800299e:	bf00      	nop
 80029a0:	40013800 	.word	0x40013800

080029a4 <HAL_UART_Init>:
{
 80029a4:	b510      	push	{r4, lr}
  if(huart == NULL)
 80029a6:	4604      	mov	r4, r0
 80029a8:	b340      	cbz	r0, 80029fc <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 80029aa:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80029ae:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80029b2:	b91b      	cbnz	r3, 80029bc <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80029b4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80029b8:	f000 ff3c 	bl	8003834 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80029bc:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80029be:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80029c0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80029c4:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80029c6:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80029c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80029cc:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80029ce:	f7ff ff4b 	bl	8002868 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029d2:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029d4:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029d6:	691a      	ldr	r2, [r3, #16]
 80029d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80029dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029de:	695a      	ldr	r2, [r3, #20]
 80029e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80029e4:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80029e6:	68da      	ldr	r2, [r3, #12]
 80029e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80029ec:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 80029ee:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029f0:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80029f2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80029f6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80029fa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80029fc:	2001      	movs	r0, #1
}
 80029fe:	bd10      	pop	{r4, pc}

08002a00 <HAL_UART_Transmit_DMA>:
{
 8002a00:	b538      	push	{r3, r4, r5, lr}
 8002a02:	4604      	mov	r4, r0
 8002a04:	4613      	mov	r3, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002a06:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002a0a:	2a20      	cmp	r2, #32
 8002a0c:	d12a      	bne.n	8002a64 <HAL_UART_Transmit_DMA+0x64>
    if((pData == NULL) || (Size == 0U))
 8002a0e:	b339      	cbz	r1, 8002a60 <HAL_UART_Transmit_DMA+0x60>
 8002a10:	b333      	cbz	r3, 8002a60 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 8002a12:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8002a16:	2a01      	cmp	r2, #1
 8002a18:	d024      	beq.n	8002a64 <HAL_UART_Transmit_DMA+0x64>
 8002a1a:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a1c:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8002a1e:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a22:	2221      	movs	r2, #33	; 0x21
    huart->TxXferCount = Size;
 8002a24:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002a26:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a28:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a2a:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002a2e:	4a0e      	ldr	r2, [pc, #56]	; (8002a68 <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 8002a30:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 8002a32:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002a34:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002a36:	4a0d      	ldr	r2, [pc, #52]	; (8002a6c <HAL_UART_Transmit_DMA+0x6c>)
    huart->hdmatx->XferAbortCallback = NULL;
 8002a38:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002a3a:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002a3c:	4a0c      	ldr	r2, [pc, #48]	; (8002a70 <HAL_UART_Transmit_DMA+0x70>)
 8002a3e:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8002a40:	6822      	ldr	r2, [r4, #0]
 8002a42:	3204      	adds	r2, #4
 8002a44:	f7fe fff4 	bl	8001a30 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002a48:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002a4c:	6823      	ldr	r3, [r4, #0]
    return HAL_OK;
 8002a4e:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002a50:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002a52:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 8002a54:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002a58:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002a5c:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8002a5e:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8002a60:	2001      	movs	r0, #1
 8002a62:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8002a64:	2002      	movs	r0, #2
}
 8002a66:	bd38      	pop	{r3, r4, r5, pc}
 8002a68:	08002b07 	.word	0x08002b07
 8002a6c:	08002b35 	.word	0x08002b35
 8002a70:	08002c01 	.word	0x08002c01

08002a74 <HAL_UART_Receive_DMA>:
{
 8002a74:	4613      	mov	r3, r2
  if(huart->RxState == HAL_UART_STATE_READY) 
 8002a76:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
{
 8002a7a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_READY) 
 8002a7c:	2a20      	cmp	r2, #32
{
 8002a7e:	4605      	mov	r5, r0
  if(huart->RxState == HAL_UART_STATE_READY) 
 8002a80:	d138      	bne.n	8002af4 <HAL_UART_Receive_DMA+0x80>
    if((pData == NULL) || (Size == 0U))
 8002a82:	2900      	cmp	r1, #0
 8002a84:	d034      	beq.n	8002af0 <HAL_UART_Receive_DMA+0x7c>
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d032      	beq.n	8002af0 <HAL_UART_Receive_DMA+0x7c>
    __HAL_LOCK(huart);
 8002a8a:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8002a8e:	2a01      	cmp	r2, #1
 8002a90:	d030      	beq.n	8002af4 <HAL_UART_Receive_DMA+0x80>
 8002a92:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a94:	2400      	movs	r4, #0
    __HAL_LOCK(huart);
 8002a96:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a9a:	2222      	movs	r2, #34	; 0x22
    huart->pRxBuffPtr = pData;
 8002a9c:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8002a9e:	8583      	strh	r3, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aa0:	63c4      	str	r4, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002aa2:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002aa6:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8002aa8:	4a13      	ldr	r2, [pc, #76]	; (8002af8 <HAL_UART_Receive_DMA+0x84>)
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8002aaa:	682e      	ldr	r6, [r5, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002aac:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002aae:	4a13      	ldr	r2, [pc, #76]	; (8002afc <HAL_UART_Receive_DMA+0x88>)
    huart->hdmarx->XferAbortCallback = NULL;
 8002ab0:	6344      	str	r4, [r0, #52]	; 0x34
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002ab2:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002ab4:	4a12      	ldr	r2, [pc, #72]	; (8002b00 <HAL_UART_Receive_DMA+0x8c>)
 8002ab6:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8002ab8:	460a      	mov	r2, r1
 8002aba:	1d31      	adds	r1, r6, #4
 8002abc:	f7fe ffb8 	bl	8001a30 <HAL_DMA_Start_IT>
    return HAL_OK;
 8002ac0:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_OREFLAG(huart);
 8002ac2:	682b      	ldr	r3, [r5, #0]
 8002ac4:	9401      	str	r4, [sp, #4]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	9201      	str	r2, [sp, #4]
 8002aca:	685a      	ldr	r2, [r3, #4]
    __HAL_UNLOCK(huart);
 8002acc:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
    __HAL_UART_CLEAR_OREFLAG(huart);
 8002ad0:	9201      	str	r2, [sp, #4]
 8002ad2:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002ad4:	68da      	ldr	r2, [r3, #12]
 8002ad6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ada:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002adc:	695a      	ldr	r2, [r3, #20]
 8002ade:	f042 0201 	orr.w	r2, r2, #1
 8002ae2:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ae4:	695a      	ldr	r2, [r3, #20]
 8002ae6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002aea:	615a      	str	r2, [r3, #20]
}
 8002aec:	b002      	add	sp, #8
 8002aee:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002af0:	2001      	movs	r0, #1
 8002af2:	e7fb      	b.n	8002aec <HAL_UART_Receive_DMA+0x78>
    return HAL_BUSY;
 8002af4:	2002      	movs	r0, #2
 8002af6:	e7f9      	b.n	8002aec <HAL_UART_Receive_DMA+0x78>
 8002af8:	08002b3f 	.word	0x08002b3f
 8002afc:	08002bf5 	.word	0x08002bf5
 8002b00:	08002c01 	.word	0x08002c01

08002b04 <HAL_UART_TxCpltCallback>:
 8002b04:	4770      	bx	lr

08002b06 <UART_DMATransmitCplt>:
{
 8002b06:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b08:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b0a:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f013 0320 	ands.w	r3, r3, #32
 8002b12:	d10a      	bne.n	8002b2a <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0U;
 8002b14:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002b16:	6813      	ldr	r3, [r2, #0]
 8002b18:	695a      	ldr	r2, [r3, #20]
 8002b1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b1e:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002b20:	68da      	ldr	r2, [r3, #12]
 8002b22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b26:	60da      	str	r2, [r3, #12]
 8002b28:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8002b2a:	4610      	mov	r0, r2
 8002b2c:	f7ff ffea 	bl	8002b04 <HAL_UART_TxCpltCallback>
 8002b30:	bd08      	pop	{r3, pc}

08002b32 <HAL_UART_TxHalfCpltCallback>:
 8002b32:	4770      	bx	lr

08002b34 <UART_DMATxHalfCplt>:
{
 8002b34:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8002b36:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002b38:	f7ff fffb 	bl	8002b32 <HAL_UART_TxHalfCpltCallback>
 8002b3c:	bd08      	pop	{r3, pc}

08002b3e <UART_DMAReceiveCplt>:
{
 8002b3e:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b40:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b42:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f013 0320 	ands.w	r3, r3, #32
 8002b4a:	d110      	bne.n	8002b6e <UART_DMAReceiveCplt+0x30>
    huart->RxXferCount = 0U;
 8002b4c:	85d3      	strh	r3, [r2, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b4e:	6813      	ldr	r3, [r2, #0]
 8002b50:	68d9      	ldr	r1, [r3, #12]
 8002b52:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8002b56:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b58:	6959      	ldr	r1, [r3, #20]
 8002b5a:	f021 0101 	bic.w	r1, r1, #1
 8002b5e:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b60:	6959      	ldr	r1, [r3, #20]
 8002b62:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8002b66:	6159      	str	r1, [r3, #20]
    huart->RxState = HAL_UART_STATE_READY;
 8002b68:	2320      	movs	r3, #32
 8002b6a:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 8002b6e:	4610      	mov	r0, r2
 8002b70:	f000 fb42 	bl	80031f8 <HAL_UART_RxCpltCallback>
 8002b74:	bd08      	pop	{r3, pc}

08002b76 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002b76:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8002b7a:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002b7c:	2b22      	cmp	r3, #34	; 0x22
 8002b7e:	d136      	bne.n	8002bee <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b80:	6883      	ldr	r3, [r0, #8]
 8002b82:	6901      	ldr	r1, [r0, #16]
 8002b84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b88:	6802      	ldr	r2, [r0, #0]
 8002b8a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002b8c:	d123      	bne.n	8002bd6 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002b8e:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002b90:	b9e9      	cbnz	r1, 8002bce <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002b92:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b96:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8002b9a:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8002b9c:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002b9e:	3c01      	subs	r4, #1
 8002ba0:	b2a4      	uxth	r4, r4
 8002ba2:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8002ba4:	b98c      	cbnz	r4, 8002bca <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002ba6:	6803      	ldr	r3, [r0, #0]
 8002ba8:	68da      	ldr	r2, [r3, #12]
 8002baa:	f022 0220 	bic.w	r2, r2, #32
 8002bae:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002bb0:	68da      	ldr	r2, [r3, #12]
 8002bb2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002bb6:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002bb8:	695a      	ldr	r2, [r3, #20]
 8002bba:	f022 0201 	bic.w	r2, r2, #1
 8002bbe:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002bc0:	2320      	movs	r3, #32
 8002bc2:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002bc6:	f000 fb17 	bl	80031f8 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8002bca:	2000      	movs	r0, #0
}
 8002bcc:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002bce:	b2d2      	uxtb	r2, r2
 8002bd0:	f823 2b01 	strh.w	r2, [r3], #1
 8002bd4:	e7e1      	b.n	8002b9a <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002bd6:	b921      	cbnz	r1, 8002be2 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002bd8:	1c59      	adds	r1, r3, #1
 8002bda:	6852      	ldr	r2, [r2, #4]
 8002bdc:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002bde:	701a      	strb	r2, [r3, #0]
 8002be0:	e7dc      	b.n	8002b9c <UART_Receive_IT+0x26>
 8002be2:	6852      	ldr	r2, [r2, #4]
 8002be4:	1c59      	adds	r1, r3, #1
 8002be6:	6281      	str	r1, [r0, #40]	; 0x28
 8002be8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002bec:	e7f7      	b.n	8002bde <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8002bee:	2002      	movs	r0, #2
 8002bf0:	bd10      	pop	{r4, pc}

08002bf2 <HAL_UART_RxHalfCpltCallback>:
 8002bf2:	4770      	bx	lr

08002bf4 <UART_DMARxHalfCplt>:
{
 8002bf4:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart); 
 8002bf6:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002bf8:	f7ff fffb 	bl	8002bf2 <HAL_UART_RxHalfCpltCallback>
 8002bfc:	bd08      	pop	{r3, pc}

08002bfe <HAL_UART_ErrorCallback>:
 8002bfe:	4770      	bx	lr

08002c00 <UART_DMAError>:
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c00:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 8002c02:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002c04:	680b      	ldr	r3, [r1, #0]
 8002c06:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002c08:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 8002c0c:	2821      	cmp	r0, #33	; 0x21
 8002c0e:	d10a      	bne.n	8002c26 <UART_DMAError+0x26>
 8002c10:	0612      	lsls	r2, r2, #24
 8002c12:	d508      	bpl.n	8002c26 <UART_DMAError+0x26>
    huart->TxXferCount = 0U;
 8002c14:	2200      	movs	r2, #0
 8002c16:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002c18:	68da      	ldr	r2, [r3, #12]
 8002c1a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002c1e:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002c20:	2220      	movs	r2, #32
 8002c22:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8002c26:	695b      	ldr	r3, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002c28:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 8002c2c:	2a22      	cmp	r2, #34	; 0x22
 8002c2e:	d106      	bne.n	8002c3e <UART_DMAError+0x3e>
 8002c30:	065b      	lsls	r3, r3, #25
 8002c32:	d504      	bpl.n	8002c3e <UART_DMAError+0x3e>
    huart->RxXferCount = 0U;
 8002c34:	2300      	movs	r3, #0
    UART_EndRxTransfer(huart);
 8002c36:	4608      	mov	r0, r1
    huart->RxXferCount = 0U;
 8002c38:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002c3a:	f7ff fe07 	bl	800284c <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002c3e:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8002c40:	4608      	mov	r0, r1
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002c42:	f043 0310 	orr.w	r3, r3, #16
 8002c46:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8002c48:	f7ff ffd9 	bl	8002bfe <HAL_UART_ErrorCallback>
 8002c4c:	bd08      	pop	{r3, pc}
	...

08002c50 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c50:	6803      	ldr	r3, [r0, #0]
{
 8002c52:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c54:	681a      	ldr	r2, [r3, #0]
{
 8002c56:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8002c58:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c5a:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c5c:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8002c5e:	d107      	bne.n	8002c70 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002c60:	0696      	lsls	r6, r2, #26
 8002c62:	d55a      	bpl.n	8002d1a <HAL_UART_IRQHandler+0xca>
 8002c64:	068d      	lsls	r5, r1, #26
 8002c66:	d558      	bpl.n	8002d1a <HAL_UART_IRQHandler+0xca>
}
 8002c68:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002c6c:	f7ff bf83 	b.w	8002b76 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002c70:	f015 0501 	ands.w	r5, r5, #1
 8002c74:	d102      	bne.n	8002c7c <HAL_UART_IRQHandler+0x2c>
 8002c76:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002c7a:	d04e      	beq.n	8002d1a <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002c7c:	07d3      	lsls	r3, r2, #31
 8002c7e:	d505      	bpl.n	8002c8c <HAL_UART_IRQHandler+0x3c>
 8002c80:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c82:	bf42      	ittt	mi
 8002c84:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002c86:	f043 0301 	orrmi.w	r3, r3, #1
 8002c8a:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c8c:	0750      	lsls	r0, r2, #29
 8002c8e:	d504      	bpl.n	8002c9a <HAL_UART_IRQHandler+0x4a>
 8002c90:	b11d      	cbz	r5, 8002c9a <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c92:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002c94:	f043 0302 	orr.w	r3, r3, #2
 8002c98:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c9a:	0793      	lsls	r3, r2, #30
 8002c9c:	d504      	bpl.n	8002ca8 <HAL_UART_IRQHandler+0x58>
 8002c9e:	b11d      	cbz	r5, 8002ca8 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ca0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002ca2:	f043 0304 	orr.w	r3, r3, #4
 8002ca6:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ca8:	0716      	lsls	r6, r2, #28
 8002caa:	d504      	bpl.n	8002cb6 <HAL_UART_IRQHandler+0x66>
 8002cac:	b11d      	cbz	r5, 8002cb6 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002cae:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002cb0:	f043 0308 	orr.w	r3, r3, #8
 8002cb4:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002cb6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d066      	beq.n	8002d8a <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002cbc:	0695      	lsls	r5, r2, #26
 8002cbe:	d504      	bpl.n	8002cca <HAL_UART_IRQHandler+0x7a>
 8002cc0:	0688      	lsls	r0, r1, #26
 8002cc2:	d502      	bpl.n	8002cca <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8002cc4:	4620      	mov	r0, r4
 8002cc6:	f7ff ff56 	bl	8002b76 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002cca:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8002ccc:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002cce:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002cd0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002cd2:	0711      	lsls	r1, r2, #28
 8002cd4:	d402      	bmi.n	8002cdc <HAL_UART_IRQHandler+0x8c>
 8002cd6:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002cda:	d01a      	beq.n	8002d12 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8002cdc:	f7ff fdb6 	bl	800284c <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ce0:	6823      	ldr	r3, [r4, #0]
 8002ce2:	695a      	ldr	r2, [r3, #20]
 8002ce4:	0652      	lsls	r2, r2, #25
 8002ce6:	d510      	bpl.n	8002d0a <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ce8:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002cea:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002cec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cf0:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002cf2:	b150      	cbz	r0, 8002d0a <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002cf4:	4b25      	ldr	r3, [pc, #148]	; (8002d8c <HAL_UART_IRQHandler+0x13c>)
 8002cf6:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002cf8:	f7fe fed8 	bl	8001aac <HAL_DMA_Abort_IT>
 8002cfc:	2800      	cmp	r0, #0
 8002cfe:	d044      	beq.n	8002d8a <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d00:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8002d02:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d06:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002d08:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002d0a:	4620      	mov	r0, r4
 8002d0c:	f7ff ff77 	bl	8002bfe <HAL_UART_ErrorCallback>
 8002d10:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002d12:	f7ff ff74 	bl	8002bfe <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d16:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002d18:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002d1a:	0616      	lsls	r6, r2, #24
 8002d1c:	d527      	bpl.n	8002d6e <HAL_UART_IRQHandler+0x11e>
 8002d1e:	060d      	lsls	r5, r1, #24
 8002d20:	d525      	bpl.n	8002d6e <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002d22:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002d26:	2a21      	cmp	r2, #33	; 0x21
 8002d28:	d12f      	bne.n	8002d8a <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d2a:	68a2      	ldr	r2, [r4, #8]
 8002d2c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002d30:	6a22      	ldr	r2, [r4, #32]
 8002d32:	d117      	bne.n	8002d64 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002d34:	8811      	ldrh	r1, [r2, #0]
 8002d36:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002d3a:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002d3c:	6921      	ldr	r1, [r4, #16]
 8002d3e:	b979      	cbnz	r1, 8002d60 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8002d40:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8002d42:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8002d44:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002d46:	3a01      	subs	r2, #1
 8002d48:	b292      	uxth	r2, r2
 8002d4a:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002d4c:	b9ea      	cbnz	r2, 8002d8a <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002d4e:	68da      	ldr	r2, [r3, #12]
 8002d50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d54:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002d56:	68da      	ldr	r2, [r3, #12]
 8002d58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d5c:	60da      	str	r2, [r3, #12]
 8002d5e:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8002d60:	3201      	adds	r2, #1
 8002d62:	e7ee      	b.n	8002d42 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002d64:	1c51      	adds	r1, r2, #1
 8002d66:	6221      	str	r1, [r4, #32]
 8002d68:	7812      	ldrb	r2, [r2, #0]
 8002d6a:	605a      	str	r2, [r3, #4]
 8002d6c:	e7ea      	b.n	8002d44 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002d6e:	0650      	lsls	r0, r2, #25
 8002d70:	d50b      	bpl.n	8002d8a <HAL_UART_IRQHandler+0x13a>
 8002d72:	064a      	lsls	r2, r1, #25
 8002d74:	d509      	bpl.n	8002d8a <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002d76:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8002d78:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002d7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d7e:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002d80:	2320      	movs	r3, #32
 8002d82:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002d86:	f7ff febd 	bl	8002b04 <HAL_UART_TxCpltCallback>
 8002d8a:	bd70      	pop	{r4, r5, r6, pc}
 8002d8c:	08002d91 	.word	0x08002d91

08002d90 <UART_DMAAbortOnError>:
{
 8002d90:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8002d92:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d94:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8002d96:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002d98:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002d9a:	f7ff ff30 	bl	8002bfe <HAL_UART_ErrorCallback>
 8002d9e:	bd08      	pop	{r3, pc}

08002da0 <_ZN5Robot4initEPVmS1_S1_S1_>:
 */

#include "Robot.h"
#include "UARTPCCOM.h"

void Robot::init(volatile uint32_t* PWM_0, volatile uint32_t* PWM_1, volatile uint32_t* PWM_2,volatile uint32_t* PWM_3){
 8002da0:	b590      	push	{r4, r7, lr}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
 8002dac:	603b      	str	r3, [r7, #0]
	servo[0] = new Servo(PWM_0);
 8002dae:	200c      	movs	r0, #12
 8002db0:	f000 fe8d 	bl	8003ace <_Znwj>
 8002db4:	4603      	mov	r3, r0
 8002db6:	461c      	mov	r4, r3
 8002db8:	68b9      	ldr	r1, [r7, #8]
 8002dba:	4620      	mov	r0, r4
 8002dbc:	f000 f8a4 	bl	8002f08 <_ZN5ServoC1EPVm>
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	605c      	str	r4, [r3, #4]
	servo[1] = new Servo(PWM_1);
 8002dc4:	200c      	movs	r0, #12
 8002dc6:	f000 fe82 	bl	8003ace <_Znwj>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	461c      	mov	r4, r3
 8002dce:	6879      	ldr	r1, [r7, #4]
 8002dd0:	4620      	mov	r0, r4
 8002dd2:	f000 f899 	bl	8002f08 <_ZN5ServoC1EPVm>
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	609c      	str	r4, [r3, #8]
	servo[2] = new Servo(PWM_2);
 8002dda:	200c      	movs	r0, #12
 8002ddc:	f000 fe77 	bl	8003ace <_Znwj>
 8002de0:	4603      	mov	r3, r0
 8002de2:	461c      	mov	r4, r3
 8002de4:	6839      	ldr	r1, [r7, #0]
 8002de6:	4620      	mov	r0, r4
 8002de8:	f000 f88e 	bl	8002f08 <_ZN5ServoC1EPVm>
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	60dc      	str	r4, [r3, #12]
	servo[3] = new Servo(PWM_3);
 8002df0:	200c      	movs	r0, #12
 8002df2:	f000 fe6c 	bl	8003ace <_Znwj>
 8002df6:	4603      	mov	r3, r0
 8002df8:	461c      	mov	r4, r3
 8002dfa:	6a39      	ldr	r1, [r7, #32]
 8002dfc:	4620      	mov	r0, r4
 8002dfe:	f000 f883 	bl	8002f08 <_ZN5ServoC1EPVm>
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	611c      	str	r4, [r3, #16]
}
 8002e06:	e013      	b.n	8002e30 <_ZN5Robot4initEPVmS1_S1_S1_+0x90>
	servo[0] = new Servo(PWM_0);
 8002e08:	4620      	mov	r0, r4
 8002e0a:	f000 fe5e 	bl	8003aca <_ZdlPv>
 8002e0e:	f000 fe6f 	bl	8003af0 <__cxa_end_cleanup>
	servo[1] = new Servo(PWM_1);
 8002e12:	4620      	mov	r0, r4
 8002e14:	f000 fe59 	bl	8003aca <_ZdlPv>
 8002e18:	f000 fe6a 	bl	8003af0 <__cxa_end_cleanup>
	servo[2] = new Servo(PWM_2);
 8002e1c:	4620      	mov	r0, r4
 8002e1e:	f000 fe54 	bl	8003aca <_ZdlPv>
 8002e22:	f000 fe65 	bl	8003af0 <__cxa_end_cleanup>
	servo[3] = new Servo(PWM_3);
 8002e26:	4620      	mov	r0, r4
 8002e28:	f000 fe4f 	bl	8003aca <_ZdlPv>
 8002e2c:	f000 fe60 	bl	8003af0 <__cxa_end_cleanup>
}
 8002e30:	3714      	adds	r7, #20
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd90      	pop	{r4, r7, pc}
	...

08002e38 <_ZN5RobotC1EPVmS1_S1_S1_>:

Robot::Robot(volatile uint32_t* PWM_0, volatile uint32_t* PWM_1, volatile uint32_t* PWM_2,volatile uint32_t* PWM_3) {
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b086      	sub	sp, #24
 8002e3c:	af02      	add	r7, sp, #8
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	60b9      	str	r1, [r7, #8]
 8002e42:	607a      	str	r2, [r7, #4]
 8002e44:	603b      	str	r3, [r7, #0]
 8002e46:	4a08      	ldr	r2, [pc, #32]	; (8002e68 <_ZN5RobotC1EPVmS1_S1_S1_+0x30>)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	601a      	str	r2, [r3, #0]
	init(PWM_0, PWM_1, PWM_2, PWM_3);
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	9300      	str	r3, [sp, #0]
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	68b9      	ldr	r1, [r7, #8]
 8002e56:	68f8      	ldr	r0, [r7, #12]
 8002e58:	f7ff ffa2 	bl	8002da0 <_ZN5Robot4initEPVmS1_S1_S1_>
}
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3710      	adds	r7, #16
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	08004810 	.word	0x08004810

08002e6c <_ZN5RobotD1Ev>:

Robot::~Robot() {
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	4a04      	ldr	r2, [pc, #16]	; (8002e88 <_ZN5RobotD1Ev+0x1c>)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	370c      	adds	r7, #12
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bc80      	pop	{r7}
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	08004810 	.word	0x08004810

08002e8c <_ZN5RobotD0Ev>:
Robot::~Robot() {
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
}
 8002e94:	6878      	ldr	r0, [r7, #4]
 8002e96:	f7ff ffe9 	bl	8002e6c <_ZN5RobotD1Ev>
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 fe15 	bl	8003aca <_ZdlPv>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3708      	adds	r7, #8
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}

08002eaa <_ZN5Robot11updatedDataEP11dataFrameRX>:

void Robot::updatedData(dataFrameRX *dataBuffer){
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	b082      	sub	sp, #8
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6078      	str	r0, [r7, #4]
 8002eb2:	6039      	str	r1, [r7, #0]
	setServoFromDataBuffer(dataBuffer->servo);
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	4619      	mov	r1, r3
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f000 f804 	bl	8002ec8 <_ZN5Robot22setServoFromDataBufferEPt>
}
 8002ec0:	bf00      	nop
 8002ec2:	3708      	adds	r7, #8
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}

08002ec8 <_ZN5Robot22setServoFromDataBufferEPt>:

void Robot::setServoFromDataBuffer(uint16_t *buffer){
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0; i < AMOUNT_OF_SERVO; i++){
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60fb      	str	r3, [r7, #12]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2b03      	cmp	r3, #3
 8002eda:	d811      	bhi.n	8002f00 <_ZN5Robot22setServoFromDataBufferEPt+0x38>
		servo[i]->setAngle(buffer[i]);
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	4413      	add	r3, r2
 8002ee4:	6858      	ldr	r0, [r3, #4]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	005b      	lsls	r3, r3, #1
 8002eea:	683a      	ldr	r2, [r7, #0]
 8002eec:	4413      	add	r3, r2
 8002eee:	881b      	ldrh	r3, [r3, #0]
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	f000 f844 	bl	8002f80 <_ZN5Servo8setAngleEh>
	for(unsigned int i = 0; i < AMOUNT_OF_SERVO; i++){
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	3301      	adds	r3, #1
 8002efc:	60fb      	str	r3, [r7, #12]
 8002efe:	e7ea      	b.n	8002ed6 <_ZN5Robot22setServoFromDataBufferEPt+0xe>
	}
}
 8002f00:	bf00      	nop
 8002f02:	3710      	adds	r7, #16
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}

08002f08 <_ZN5ServoC1EPVm>:
 *      Author: rvbc-
 */

#include "Servo.h"

Servo::Servo(volatile uint32_t* PWM_Register) {
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
 8002f12:	4a09      	ldr	r2, [pc, #36]	; (8002f38 <_ZN5ServoC1EPVm+0x30>)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	601a      	str	r2, [r3, #0]
	this->PWM_Register = PWM_Register;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	683a      	ldr	r2, [r7, #0]
 8002f1c:	605a      	str	r2, [r3, #4]
	this->max_angle = DEFAULT_MAX_ANGLE;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	22b4      	movs	r2, #180	; 0xb4
 8002f22:	725a      	strb	r2, [r3, #9]
	this->min_angle = DEFAULT_MIN_ANGLE;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2200      	movs	r2, #0
 8002f28:	721a      	strb	r2, [r3, #8]
}
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bc80      	pop	{r7}
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	08004830 	.word	0x08004830

08002f3c <_ZN5Servo8setPulseEt>:

void Servo::setPulse(uint16_t pulse){
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	460b      	mov	r3, r1
 8002f46:	807b      	strh	r3, [r7, #2]
	if(pulse < MIN_PULSE_WIDTH) pulse = MIN_PULSE_WIDTH;
 8002f48:	887b      	ldrh	r3, [r7, #2]
 8002f4a:	f240 2289 	movw	r2, #649	; 0x289
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	dc02      	bgt.n	8002f58 <_ZN5Servo8setPulseEt+0x1c>
 8002f52:	f240 238a 	movw	r3, #650	; 0x28a
 8002f56:	807b      	strh	r3, [r7, #2]
	if(pulse > MAX_PULSE_WIDTH) pulse = MAX_PULSE_WIDTH;
 8002f58:	887b      	ldrh	r3, [r7, #2]
 8002f5a:	f640 2228 	movw	r2, #2600	; 0xa28
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	dd02      	ble.n	8002f68 <_ZN5Servo8setPulseEt+0x2c>
 8002f62:	f640 2328 	movw	r3, #2600	; 0xa28
 8002f66:	807b      	strh	r3, [r7, #2]
	*PWM_Register = pulse;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	887a      	ldrh	r2, [r7, #2]
 8002f6e:	601a      	str	r2, [r3, #0]
}
 8002f70:	bf00      	nop
 8002f72:	370c      	adds	r7, #12
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bc80      	pop	{r7}
 8002f78:	4770      	bx	lr
 8002f7a:	0000      	movs	r0, r0
 8002f7c:	0000      	movs	r0, r0
	...

08002f80 <_ZN5Servo8setAngleEh>:

void Servo::setAngle(uint8_t angle){
 8002f80:	b590      	push	{r4, r7, lr}
 8002f82:	b085      	sub	sp, #20
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	460b      	mov	r3, r1
 8002f8a:	70fb      	strb	r3, [r7, #3]
	if(angle < min_angle) angle = min_angle;
 8002f8c:	78fb      	ldrb	r3, [r7, #3]
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	7a12      	ldrb	r2, [r2, #8]
 8002f92:	4293      	cmp	r3, r2
 8002f94:	da02      	bge.n	8002f9c <_ZN5Servo8setAngleEh+0x1c>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	7a1b      	ldrb	r3, [r3, #8]
 8002f9a:	70fb      	strb	r3, [r7, #3]
	if(angle > max_angle) angle = max_angle;
 8002f9c:	78fb      	ldrb	r3, [r7, #3]
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	7a52      	ldrb	r2, [r2, #9]
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	dd02      	ble.n	8002fac <_ZN5Servo8setAngleEh+0x2c>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	7a5b      	ldrb	r3, [r3, #9]
 8002faa:	70fb      	strb	r3, [r7, #3]
	double pulse = (MAX_PULSE_WIDTH - MIN_PULSE_WIDTH) * (angle / 180.0) + MIN_PULSE_WIDTH;
 8002fac:	78fb      	ldrb	r3, [r7, #3]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7fd fa2a 	bl	8000408 <__aeabi_i2d>
 8002fb4:	f04f 0200 	mov.w	r2, #0
 8002fb8:	4b15      	ldr	r3, [pc, #84]	; (8003010 <_ZN5Servo8setAngleEh+0x90>)
 8002fba:	f7fd fbb5 	bl	8000728 <__aeabi_ddiv>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	460c      	mov	r4, r1
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	4621      	mov	r1, r4
 8002fc6:	a310      	add	r3, pc, #64	; (adr r3, 8003008 <_ZN5Servo8setAngleEh+0x88>)
 8002fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fcc:	f7fd fa82 	bl	80004d4 <__aeabi_dmul>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	460c      	mov	r4, r1
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	4621      	mov	r1, r4
 8002fd8:	f04f 0200 	mov.w	r2, #0
 8002fdc:	4b0d      	ldr	r3, [pc, #52]	; (8003014 <_ZN5Servo8setAngleEh+0x94>)
 8002fde:	f7fd f8c7 	bl	8000170 <__adddf3>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	460c      	mov	r4, r1
 8002fe6:	e9c7 3402 	strd	r3, r4, [r7, #8]
	setPulse(pulse);
 8002fea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002fee:	f7fd fc83 	bl	80008f8 <__aeabi_d2uiz>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f7ff ff9f 	bl	8002f3c <_ZN5Servo8setPulseEt>
}
 8002ffe:	bf00      	nop
 8003000:	3714      	adds	r7, #20
 8003002:	46bd      	mov	sp, r7
 8003004:	bd90      	pop	{r4, r7, pc}
 8003006:	bf00      	nop
 8003008:	00000000 	.word	0x00000000
 800300c:	409e7800 	.word	0x409e7800
 8003010:	40668000 	.word	0x40668000
 8003014:	40845000 	.word	0x40845000

08003018 <_ZN5ServoD1Ev>:

void Servo::setMaxAngle(uint8_t max_angle){
	this->max_angle = max_angle;
}

Servo::~Servo() {
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
 8003020:	4a04      	ldr	r2, [pc, #16]	; (8003034 <_ZN5ServoD1Ev+0x1c>)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4618      	mov	r0, r3
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	bc80      	pop	{r7}
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop
 8003034:	08004830 	.word	0x08004830

08003038 <_ZN5ServoD0Ev>:
Servo::~Servo() {
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
}
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f7ff ffe9 	bl	8003018 <_ZN5ServoD1Ev>
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f000 fd3f 	bl	8003aca <_ZdlPv>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	4618      	mov	r0, r3
 8003050:	3708      	adds	r7, #8
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}

08003056 <_ZN11UART_PC_COM4initEP18UART_HandleTypeDefP5Robot>:
 *      Author: rvbc-
 */

#include "UARTPCCOM.h"

void UART_PC_COM::init(UART_HandleTypeDef *uart_handler, Robot *robot){
 8003056:	b580      	push	{r7, lr}
 8003058:	b084      	sub	sp, #16
 800305a:	af00      	add	r7, sp, #0
 800305c:	60f8      	str	r0, [r7, #12]
 800305e:	60b9      	str	r1, [r7, #8]
 8003060:	607a      	str	r2, [r7, #4]
	this->uart_handler = uart_handler;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	68ba      	ldr	r2, [r7, #8]
 8003066:	619a      	str	r2, [r3, #24]

	this->robot = robot;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	61da      	str	r2, [r3, #28]

	HAL_UART_Receive_DMA(uart_handler, frameRX.bytes, DATA_FRAME_RX_SIZE);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	3304      	adds	r3, #4
 8003072:	220a      	movs	r2, #10
 8003074:	4619      	mov	r1, r3
 8003076:	68b8      	ldr	r0, [r7, #8]
 8003078:	f7ff fcfc 	bl	8002a74 <HAL_UART_Receive_DMA>
}
 800307c:	bf00      	nop
 800307e:	3710      	adds	r7, #16
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <_ZN11UART_PC_COMC1EP18UART_HandleTypeDefP5Robot>:

UART_PC_COM::UART_PC_COM(UART_HandleTypeDef *uart_handler, Robot *robot) {
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	60f8      	str	r0, [r7, #12]
 800308c:	60b9      	str	r1, [r7, #8]
 800308e:	607a      	str	r2, [r7, #4]
 8003090:	4a06      	ldr	r2, [pc, #24]	; (80030ac <_ZN11UART_PC_COMC1EP18UART_HandleTypeDefP5Robot+0x28>)
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	601a      	str	r2, [r3, #0]
	init(uart_handler, robot);
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	68b9      	ldr	r1, [r7, #8]
 800309a:	68f8      	ldr	r0, [r7, #12]
 800309c:	f7ff ffdb 	bl	8003056 <_ZN11UART_PC_COM4initEP18UART_HandleTypeDefP5Robot>
}
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	4618      	mov	r0, r3
 80030a4:	3710      	adds	r7, #16
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	08004850 	.word	0x08004850

080030b0 <_ZN11UART_PC_COMD1Ev>:

UART_PC_COM::~UART_PC_COM() {
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	4a04      	ldr	r2, [pc, #16]	; (80030cc <_ZN11UART_PC_COMD1Ev+0x1c>)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4618      	mov	r0, r3
 80030c2:	370c      	adds	r7, #12
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bc80      	pop	{r7}
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	08004850 	.word	0x08004850

080030d0 <_ZN11UART_PC_COMD0Ev>:
UART_PC_COM::~UART_PC_COM() {
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
}
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	f7ff ffe9 	bl	80030b0 <_ZN11UART_PC_COMD1Ev>
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 fcf3 	bl	8003aca <_ZdlPv>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	4618      	mov	r0, r3
 80030e8:	3708      	adds	r7, #8
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}

080030ee <_ZN11UART_PC_COM8sendDataEv>:

void UART_PC_COM::sendData(){
 80030ee:	b580      	push	{r7, lr}
 80030f0:	b082      	sub	sp, #8
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_DMA(uart_handler, frameRX.bytes, DATA_FRAME_RX_SIZE);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6998      	ldr	r0, [r3, #24]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	3304      	adds	r3, #4
 80030fe:	220a      	movs	r2, #10
 8003100:	4619      	mov	r1, r3
 8003102:	f7ff fc7d 	bl	8002a00 <HAL_UART_Transmit_DMA>


	//char buffer [20];
	//HAL_UART_Transmit(uart_handler, (uint8_t*)buffer,
	//sprintf(buffer, "%d\n%d\n%d\n%d\n", frameTX.data.servo1, frameTX.data.servo2, frameTX.data.servo3, frameTX.data.servo4), HAL_MAX_DELAY);
}
 8003106:	bf00      	nop
 8003108:	3708      	adds	r7, #8
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
	...

08003110 <_ZN11UART_PC_COM15recieveNextDataEv>:

void UART_PC_COM::recieveNextData(){
 8003110:	b590      	push	{r4, r7, lr}
 8003112:	b085      	sub	sp, #20
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
	if((frameRX.data.start_code == START_CODE) && (frameRX.data.end_code == END_CODE)){
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	791b      	ldrb	r3, [r3, #4]
 800311c:	2b40      	cmp	r3, #64	; 0x40
 800311e:	d11a      	bne.n	8003156 <_ZN11UART_PC_COM15recieveNextDataEv+0x46>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	7b5b      	ldrb	r3, [r3, #13]
 8003124:	2b80      	cmp	r3, #128	; 0x80
 8003126:	d116      	bne.n	8003156 <_ZN11UART_PC_COM15recieveNextDataEv+0x46>
		robot->updatedData(this->getRecievedData());
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	69dc      	ldr	r4, [r3, #28]
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 f857 	bl	80031e0 <_ZN11UART_PC_COM15getRecievedDataEv>
 8003132:	4603      	mov	r3, r0
 8003134:	4619      	mov	r1, r3
 8003136:	4620      	mov	r0, r4
 8003138:	f7ff feb7 	bl	8002eaa <_ZN5Robot11updatedDataEP11dataFrameRX>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800313c:	2120      	movs	r1, #32
 800313e:	4827      	ldr	r0, [pc, #156]	; (80031dc <_ZN11UART_PC_COM15recieveNextDataEv+0xcc>)
 8003140:	f7fe fe75 	bl	8001e2e <HAL_GPIO_TogglePin>
		HAL_UART_Receive_DMA(uart_handler, frameRX.bytes, DATA_FRAME_RX_SIZE);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6998      	ldr	r0, [r3, #24]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	3304      	adds	r3, #4
 800314c:	220a      	movs	r2, #10
 800314e:	4619      	mov	r1, r3
 8003150:	f7ff fc90 	bl	8002a74 <HAL_UART_Receive_DMA>
 8003154:	e03d      	b.n	80031d2 <_ZN11UART_PC_COM15recieveNextDataEv+0xc2>
	} else {
		for(int i = 1; i < DATA_FRAME_RX_SIZE; i++){
 8003156:	2301      	movs	r3, #1
 8003158:	60fb      	str	r3, [r7, #12]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2b09      	cmp	r3, #9
 800315e:	dc30      	bgt.n	80031c2 <_ZN11UART_PC_COM15recieveNextDataEv+0xb2>
			if(frameRX.bytes[i] == START_CODE){
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	4413      	add	r3, r2
 8003166:	3304      	adds	r3, #4
 8003168:	781b      	ldrb	r3, [r3, #0]
 800316a:	2b40      	cmp	r3, #64	; 0x40
 800316c:	d125      	bne.n	80031ba <_ZN11UART_PC_COM15recieveNextDataEv+0xaa>
				for(int j = 0; j < DATA_FRAME_RX_SIZE - i; j++){
 800316e:	2300      	movs	r3, #0
 8003170:	60bb      	str	r3, [r7, #8]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f1c3 020a 	rsb	r2, r3, #10
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	429a      	cmp	r2, r3
 800317c:	dd0f      	ble.n	800319e <_ZN11UART_PC_COM15recieveNextDataEv+0x8e>
					frameRX.bytes[j] = frameRX.bytes[j + i];
 800317e:	68ba      	ldr	r2, [r7, #8]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	4413      	add	r3, r2
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	4413      	add	r3, r2
 8003188:	7919      	ldrb	r1, [r3, #4]
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	4413      	add	r3, r2
 8003190:	3304      	adds	r3, #4
 8003192:	460a      	mov	r2, r1
 8003194:	701a      	strb	r2, [r3, #0]
				for(int j = 0; j < DATA_FRAME_RX_SIZE - i; j++){
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	3301      	adds	r3, #1
 800319a:	60bb      	str	r3, [r7, #8]
 800319c:	e7e9      	b.n	8003172 <_ZN11UART_PC_COM15recieveNextDataEv+0x62>
				}
				HAL_UART_Receive_DMA(uart_handler, frameRX.bytes + DATA_FRAME_RX_SIZE - i, i);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6998      	ldr	r0, [r3, #24]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	1d1a      	adds	r2, r3, #4
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	f1c3 030a 	rsb	r3, r3, #10
 80031ac:	4413      	add	r3, r2
 80031ae:	68fa      	ldr	r2, [r7, #12]
 80031b0:	b292      	uxth	r2, r2
 80031b2:	4619      	mov	r1, r3
 80031b4:	f7ff fc5e 	bl	8002a74 <HAL_UART_Receive_DMA>
				goto loop_end;
 80031b8:	e00b      	b.n	80031d2 <_ZN11UART_PC_COM15recieveNextDataEv+0xc2>
		for(int i = 1; i < DATA_FRAME_RX_SIZE; i++){
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	3301      	adds	r3, #1
 80031be:	60fb      	str	r3, [r7, #12]
 80031c0:	e7cb      	b.n	800315a <_ZN11UART_PC_COM15recieveNextDataEv+0x4a>
			}
		}
		HAL_UART_Receive_DMA(uart_handler, frameRX.bytes, DATA_FRAME_RX_SIZE);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6998      	ldr	r0, [r3, #24]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	3304      	adds	r3, #4
 80031ca:	220a      	movs	r2, #10
 80031cc:	4619      	mov	r1, r3
 80031ce:	f7ff fc51 	bl	8002a74 <HAL_UART_Receive_DMA>
	}
	loop_end:;
}
 80031d2:	bf00      	nop
 80031d4:	3714      	adds	r7, #20
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd90      	pop	{r4, r7, pc}
 80031da:	bf00      	nop
 80031dc:	40010800 	.word	0x40010800

080031e0 <_ZN11UART_PC_COM15getRecievedDataEv>:
		return true;
	}
	return false;
}

dataFrameRX * UART_PC_COM::getRecievedData(){
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
	return &frameRX.data;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	3304      	adds	r3, #4
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bc80      	pop	{r7}
 80031f4:	4770      	bx	lr
	...

080031f8 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/
extern "C" void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]

//	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);

	pc->recieveNextData();
 8003200:	4b04      	ldr	r3, [pc, #16]	; (8003214 <HAL_UART_RxCpltCallback+0x1c>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4618      	mov	r0, r3
 8003206:	f7ff ff83 	bl	8003110 <_ZN11UART_PC_COM15recieveNextDataEv>

}
 800320a:	bf00      	nop
 800320c:	3708      	adds	r7, #8
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	20000268 	.word	0x20000268

08003218 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	4603      	mov	r3, r0
 8003220:	80fb      	strh	r3, [r7, #6]
	pc->sendData();// zmień stan diody
 8003222:	4b04      	ldr	r3, [pc, #16]	; (8003234 <HAL_GPIO_EXTI_Callback+0x1c>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4618      	mov	r0, r3
 8003228:	f7ff ff61 	bl	80030ee <_ZN11UART_PC_COM8sendDataEv>
}
 800322c:	bf00      	nop
 800322e:	3708      	adds	r7, #8
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	20000268 	.word	0x20000268

08003238 <main>:
 * @brief  The application entry point.
 *
 * @retval None
 */
int main(void)
{
 8003238:	b590      	push	{r4, r7, lr}
 800323a:	b083      	sub	sp, #12
 800323c:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800323e:	f7fe fb25 	bl	800188c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8003242:	f000 f853 	bl	80032ec <_Z18SystemClock_Configv>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8003246:	f000 fa0b 	bl	8003660 <_ZL12MX_GPIO_Initv>
	MX_DMA_Init();
 800324a:	f000 f9d3 	bl	80035f4 <_ZL11MX_DMA_Initv>
	MX_USART2_UART_Init();
 800324e:	f000 f969 	bl	8003524 <_ZL19MX_USART2_UART_Initv>
	MX_TIM4_Init();
 8003252:	f000 f8a3 	bl	800339c <_ZL12MX_TIM4_Initv>
	MX_USART3_UART_Init();
 8003256:	f000 f999 	bl	800358c <_ZL19MX_USART3_UART_Initv>
	/* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800325a:	2100      	movs	r1, #0
 800325c:	481b      	ldr	r0, [pc, #108]	; (80032cc <main+0x94>)
 800325e:	f7ff fabd 	bl	80027dc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8003262:	2104      	movs	r1, #4
 8003264:	4819      	ldr	r0, [pc, #100]	; (80032cc <main+0x94>)
 8003266:	f7ff fab9 	bl	80027dc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 800326a:	2108      	movs	r1, #8
 800326c:	4817      	ldr	r0, [pc, #92]	; (80032cc <main+0x94>)
 800326e:	f7ff fab5 	bl	80027dc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8003272:	210c      	movs	r1, #12
 8003274:	4815      	ldr	r0, [pc, #84]	; (80032cc <main+0x94>)
 8003276:	f7ff fab1 	bl	80027dc <HAL_TIM_PWM_Start>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	robot = new Robot(&TIM4->CCR1, &TIM4->CCR2, &TIM4->CCR3, &TIM4->CCR4);
 800327a:	2014      	movs	r0, #20
 800327c:	f000 fc27 	bl	8003ace <_Znwj>
 8003280:	4603      	mov	r3, r0
 8003282:	461c      	mov	r4, r3
 8003284:	4b12      	ldr	r3, [pc, #72]	; (80032d0 <main+0x98>)
 8003286:	9300      	str	r3, [sp, #0]
 8003288:	4b12      	ldr	r3, [pc, #72]	; (80032d4 <main+0x9c>)
 800328a:	4a13      	ldr	r2, [pc, #76]	; (80032d8 <main+0xa0>)
 800328c:	4913      	ldr	r1, [pc, #76]	; (80032dc <main+0xa4>)
 800328e:	4620      	mov	r0, r4
 8003290:	f7ff fdd2 	bl	8002e38 <_ZN5RobotC1EPVmS1_S1_S1_>
 8003294:	4b12      	ldr	r3, [pc, #72]	; (80032e0 <main+0xa8>)
 8003296:	601c      	str	r4, [r3, #0]
	pc = new UART_PC_COM(&huart3, robot);
 8003298:	202c      	movs	r0, #44	; 0x2c
 800329a:	f000 fc18 	bl	8003ace <_Znwj>
 800329e:	4603      	mov	r3, r0
 80032a0:	461c      	mov	r4, r3
 80032a2:	4b0f      	ldr	r3, [pc, #60]	; (80032e0 <main+0xa8>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	461a      	mov	r2, r3
 80032a8:	490e      	ldr	r1, [pc, #56]	; (80032e4 <main+0xac>)
 80032aa:	4620      	mov	r0, r4
 80032ac:	f7ff feea 	bl	8003084 <_ZN11UART_PC_COMC1EP18UART_HandleTypeDefP5Robot>
 80032b0:	4b0d      	ldr	r3, [pc, #52]	; (80032e8 <main+0xb0>)
 80032b2:	601c      	str	r4, [r3, #0]




	while (1)
 80032b4:	e7fe      	b.n	80032b4 <main+0x7c>
	robot = new Robot(&TIM4->CCR1, &TIM4->CCR2, &TIM4->CCR3, &TIM4->CCR4);
 80032b6:	4620      	mov	r0, r4
 80032b8:	f000 fc07 	bl	8003aca <_ZdlPv>
 80032bc:	f000 fc18 	bl	8003af0 <__cxa_end_cleanup>
	pc = new UART_PC_COM(&huart3, robot);
 80032c0:	4620      	mov	r0, r4
 80032c2:	f000 fc02 	bl	8003aca <_ZdlPv>
 80032c6:	f000 fc13 	bl	8003af0 <__cxa_end_cleanup>
 80032ca:	bf00      	nop
 80032cc:	20000094 	.word	0x20000094
 80032d0:	40000840 	.word	0x40000840
 80032d4:	4000083c 	.word	0x4000083c
 80032d8:	40000838 	.word	0x40000838
 80032dc:	40000834 	.word	0x40000834
 80032e0:	20000264 	.word	0x20000264
 80032e4:	20000114 	.word	0x20000114
 80032e8:	20000268 	.word	0x20000268

080032ec <_Z18SystemClock_Configv>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b090      	sub	sp, #64	; 0x40
 80032f0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_ClkInitTypeDef RCC_ClkInitStruct;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80032f2:	2302      	movs	r3, #2
 80032f4:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80032f6:	2301      	movs	r3, #1
 80032f8:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = 16;
 80032fa:	2310      	movs	r3, #16
 80032fc:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80032fe:	2302      	movs	r3, #2
 8003300:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8003302:	2300      	movs	r3, #0
 8003304:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8003306:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800330a:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800330c:	f107 0318 	add.w	r3, r7, #24
 8003310:	4618      	mov	r0, r3
 8003312:	f7fe fd9d 	bl	8001e50 <HAL_RCC_OscConfig>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	bf14      	ite	ne
 800331c:	2301      	movne	r3, #1
 800331e:	2300      	moveq	r3, #0
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	d003      	beq.n	800332e <_Z18SystemClock_Configv+0x42>
	{
		_Error_Handler(__FILE__, __LINE__);
 8003326:	21b9      	movs	r1, #185	; 0xb9
 8003328:	481a      	ldr	r0, [pc, #104]	; (8003394 <_Z18SystemClock_Configv+0xa8>)
 800332a:	f000 fa01 	bl	8003730 <_Error_Handler>
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800332e:	230f      	movs	r3, #15
 8003330:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003332:	2302      	movs	r3, #2
 8003334:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003336:	2300      	movs	r3, #0
 8003338:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800333a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800333e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003340:	2300      	movs	r3, #0
 8003342:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003344:	1d3b      	adds	r3, r7, #4
 8003346:	2102      	movs	r1, #2
 8003348:	4618      	mov	r0, r3
 800334a:	f7fe ff49 	bl	80021e0 <HAL_RCC_ClockConfig>
 800334e:	4603      	mov	r3, r0
 8003350:	2b00      	cmp	r3, #0
 8003352:	bf14      	ite	ne
 8003354:	2301      	movne	r3, #1
 8003356:	2300      	moveq	r3, #0
 8003358:	b2db      	uxtb	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d003      	beq.n	8003366 <_Z18SystemClock_Configv+0x7a>
	{
		_Error_Handler(__FILE__, __LINE__);
 800335e:	21c7      	movs	r1, #199	; 0xc7
 8003360:	480c      	ldr	r0, [pc, #48]	; (8003394 <_Z18SystemClock_Configv+0xa8>)
 8003362:	f000 f9e5 	bl	8003730 <_Error_Handler>
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003366:	f7fe ffdf 	bl	8002328 <HAL_RCC_GetHCLKFreq>
 800336a:	4602      	mov	r2, r0
 800336c:	4b0a      	ldr	r3, [pc, #40]	; (8003398 <_Z18SystemClock_Configv+0xac>)
 800336e:	fba3 2302 	umull	r2, r3, r3, r2
 8003372:	099b      	lsrs	r3, r3, #6
 8003374:	4618      	mov	r0, r3
 8003376:	f7fe faff 	bl	8001978 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800337a:	2004      	movs	r0, #4
 800337c:	f7fe fb12 	bl	80019a4 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003380:	2200      	movs	r2, #0
 8003382:	2100      	movs	r1, #0
 8003384:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003388:	f7fe fab6 	bl	80018f8 <HAL_NVIC_SetPriority>
}
 800338c:	bf00      	nop
 800338e:	3740      	adds	r7, #64	; 0x40
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	08004870 	.word	0x08004870
 8003398:	10624dd3 	.word	0x10624dd3

0800339c <_ZL12MX_TIM4_Initv>:

/* TIM4 init function */
static void MX_TIM4_Init(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b08e      	sub	sp, #56	; 0x38
 80033a0:	af00      	add	r7, sp, #0

	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIM_OC_InitTypeDef sConfigOC;

	htim4.Instance = TIM4;
 80033a2:	4b5d      	ldr	r3, [pc, #372]	; (8003518 <_ZL12MX_TIM4_Initv+0x17c>)
 80033a4:	4a5d      	ldr	r2, [pc, #372]	; (800351c <_ZL12MX_TIM4_Initv+0x180>)
 80033a6:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 64 - 1;
 80033a8:	4b5b      	ldr	r3, [pc, #364]	; (8003518 <_ZL12MX_TIM4_Initv+0x17c>)
 80033aa:	223f      	movs	r2, #63	; 0x3f
 80033ac:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033ae:	4b5a      	ldr	r3, [pc, #360]	; (8003518 <_ZL12MX_TIM4_Initv+0x17c>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 20000 - 1;
 80033b4:	4b58      	ldr	r3, [pc, #352]	; (8003518 <_ZL12MX_TIM4_Initv+0x17c>)
 80033b6:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80033ba:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033bc:	4b56      	ldr	r3, [pc, #344]	; (8003518 <_ZL12MX_TIM4_Initv+0x17c>)
 80033be:	2200      	movs	r2, #0
 80033c0:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80033c2:	4b55      	ldr	r3, [pc, #340]	; (8003518 <_ZL12MX_TIM4_Initv+0x17c>)
 80033c4:	2280      	movs	r2, #128	; 0x80
 80033c6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80033c8:	4853      	ldr	r0, [pc, #332]	; (8003518 <_ZL12MX_TIM4_Initv+0x17c>)
 80033ca:	f7ff f939 	bl	8002640 <HAL_TIM_Base_Init>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	bf14      	ite	ne
 80033d4:	2301      	movne	r3, #1
 80033d6:	2300      	moveq	r3, #0
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d003      	beq.n	80033e6 <_ZL12MX_TIM4_Initv+0x4a>
	{
		_Error_Handler(__FILE__, __LINE__);
 80033de:	21e6      	movs	r1, #230	; 0xe6
 80033e0:	484f      	ldr	r0, [pc, #316]	; (8003520 <_ZL12MX_TIM4_Initv+0x184>)
 80033e2:	f000 f9a5 	bl	8003730 <_Error_Handler>
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033ea:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80033ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80033f0:	4619      	mov	r1, r3
 80033f2:	4849      	ldr	r0, [pc, #292]	; (8003518 <_ZL12MX_TIM4_Initv+0x17c>)
 80033f4:	f7ff f833 	bl	800245e <HAL_TIM_ConfigClockSource>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	bf14      	ite	ne
 80033fe:	2301      	movne	r3, #1
 8003400:	2300      	moveq	r3, #0
 8003402:	b2db      	uxtb	r3, r3
 8003404:	2b00      	cmp	r3, #0
 8003406:	d003      	beq.n	8003410 <_ZL12MX_TIM4_Initv+0x74>
	{
		_Error_Handler(__FILE__, __LINE__);
 8003408:	21ec      	movs	r1, #236	; 0xec
 800340a:	4845      	ldr	r0, [pc, #276]	; (8003520 <_ZL12MX_TIM4_Initv+0x184>)
 800340c:	f000 f990 	bl	8003730 <_Error_Handler>
	}

	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003410:	4841      	ldr	r0, [pc, #260]	; (8003518 <_ZL12MX_TIM4_Initv+0x17c>)
 8003412:	f7ff f92f 	bl	8002674 <HAL_TIM_PWM_Init>
 8003416:	4603      	mov	r3, r0
 8003418:	2b00      	cmp	r3, #0
 800341a:	bf14      	ite	ne
 800341c:	2301      	movne	r3, #1
 800341e:	2300      	moveq	r3, #0
 8003420:	b2db      	uxtb	r3, r3
 8003422:	2b00      	cmp	r3, #0
 8003424:	d003      	beq.n	800342e <_ZL12MX_TIM4_Initv+0x92>
	{
		_Error_Handler(__FILE__, __LINE__);
 8003426:	21f1      	movs	r1, #241	; 0xf1
 8003428:	483d      	ldr	r0, [pc, #244]	; (8003520 <_ZL12MX_TIM4_Initv+0x184>)
 800342a:	f000 f981 	bl	8003730 <_Error_Handler>
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800342e:	2300      	movs	r3, #0
 8003430:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003432:	2300      	movs	r3, #0
 8003434:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003436:	f107 0320 	add.w	r3, r7, #32
 800343a:	4619      	mov	r1, r3
 800343c:	4836      	ldr	r0, [pc, #216]	; (8003518 <_ZL12MX_TIM4_Initv+0x17c>)
 800343e:	f7ff f9e3 	bl	8002808 <HAL_TIMEx_MasterConfigSynchronization>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	bf14      	ite	ne
 8003448:	2301      	movne	r3, #1
 800344a:	2300      	moveq	r3, #0
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b00      	cmp	r3, #0
 8003450:	d003      	beq.n	800345a <_ZL12MX_TIM4_Initv+0xbe>
	{
		_Error_Handler(__FILE__, __LINE__);
 8003452:	21f8      	movs	r1, #248	; 0xf8
 8003454:	4832      	ldr	r0, [pc, #200]	; (8003520 <_ZL12MX_TIM4_Initv+0x184>)
 8003456:	f000 f96b 	bl	8003730 <_Error_Handler>
	}

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800345a:	2360      	movs	r3, #96	; 0x60
 800345c:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 1500;
 800345e:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8003462:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003464:	2300      	movs	r3, #0
 8003466:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003468:	2300      	movs	r3, #0
 800346a:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800346c:	1d3b      	adds	r3, r7, #4
 800346e:	2200      	movs	r2, #0
 8003470:	4619      	mov	r1, r3
 8003472:	4829      	ldr	r0, [pc, #164]	; (8003518 <_ZL12MX_TIM4_Initv+0x17c>)
 8003474:	f7ff f944 	bl	8002700 <HAL_TIM_PWM_ConfigChannel>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	bf14      	ite	ne
 800347e:	2301      	movne	r3, #1
 8003480:	2300      	moveq	r3, #0
 8003482:	b2db      	uxtb	r3, r3
 8003484:	2b00      	cmp	r3, #0
 8003486:	d004      	beq.n	8003492 <_ZL12MX_TIM4_Initv+0xf6>
	{
		_Error_Handler(__FILE__, __LINE__);
 8003488:	f240 1101 	movw	r1, #257	; 0x101
 800348c:	4824      	ldr	r0, [pc, #144]	; (8003520 <_ZL12MX_TIM4_Initv+0x184>)
 800348e:	f000 f94f 	bl	8003730 <_Error_Handler>
	}

	sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8003492:	2304      	movs	r3, #4
 8003494:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003496:	1d3b      	adds	r3, r7, #4
 8003498:	2204      	movs	r2, #4
 800349a:	4619      	mov	r1, r3
 800349c:	481e      	ldr	r0, [pc, #120]	; (8003518 <_ZL12MX_TIM4_Initv+0x17c>)
 800349e:	f7ff f92f 	bl	8002700 <HAL_TIM_PWM_ConfigChannel>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	bf14      	ite	ne
 80034a8:	2301      	movne	r3, #1
 80034aa:	2300      	moveq	r3, #0
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d004      	beq.n	80034bc <_ZL12MX_TIM4_Initv+0x120>
	{
		_Error_Handler(__FILE__, __LINE__);
 80034b2:	f240 1107 	movw	r1, #263	; 0x107
 80034b6:	481a      	ldr	r0, [pc, #104]	; (8003520 <_ZL12MX_TIM4_Initv+0x184>)
 80034b8:	f000 f93a 	bl	8003730 <_Error_Handler>
	}

	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80034bc:	1d3b      	adds	r3, r7, #4
 80034be:	2208      	movs	r2, #8
 80034c0:	4619      	mov	r1, r3
 80034c2:	4815      	ldr	r0, [pc, #84]	; (8003518 <_ZL12MX_TIM4_Initv+0x17c>)
 80034c4:	f7ff f91c 	bl	8002700 <HAL_TIM_PWM_ConfigChannel>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	bf14      	ite	ne
 80034ce:	2301      	movne	r3, #1
 80034d0:	2300      	moveq	r3, #0
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d004      	beq.n	80034e2 <_ZL12MX_TIM4_Initv+0x146>
	{
		_Error_Handler(__FILE__, __LINE__);
 80034d8:	f44f 7186 	mov.w	r1, #268	; 0x10c
 80034dc:	4810      	ldr	r0, [pc, #64]	; (8003520 <_ZL12MX_TIM4_Initv+0x184>)
 80034de:	f000 f927 	bl	8003730 <_Error_Handler>
	}

	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80034e2:	1d3b      	adds	r3, r7, #4
 80034e4:	220c      	movs	r2, #12
 80034e6:	4619      	mov	r1, r3
 80034e8:	480b      	ldr	r0, [pc, #44]	; (8003518 <_ZL12MX_TIM4_Initv+0x17c>)
 80034ea:	f7ff f909 	bl	8002700 <HAL_TIM_PWM_ConfigChannel>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	bf14      	ite	ne
 80034f4:	2301      	movne	r3, #1
 80034f6:	2300      	moveq	r3, #0
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d004      	beq.n	8003508 <_ZL12MX_TIM4_Initv+0x16c>
	{
		_Error_Handler(__FILE__, __LINE__);
 80034fe:	f240 1111 	movw	r1, #273	; 0x111
 8003502:	4807      	ldr	r0, [pc, #28]	; (8003520 <_ZL12MX_TIM4_Initv+0x184>)
 8003504:	f000 f914 	bl	8003730 <_Error_Handler>
	}

	HAL_TIM_MspPostInit(&htim4);
 8003508:	4803      	ldr	r0, [pc, #12]	; (8003518 <_ZL12MX_TIM4_Initv+0x17c>)
 800350a:	f000 f97b 	bl	8003804 <HAL_TIM_MspPostInit>

}
 800350e:	bf00      	nop
 8003510:	3738      	adds	r7, #56	; 0x38
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	20000094 	.word	0x20000094
 800351c:	40000800 	.word	0x40000800
 8003520:	08004870 	.word	0x08004870

08003524 <_ZL19MX_USART2_UART_Initv>:

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	af00      	add	r7, sp, #0

	huart2.Instance = USART2;
 8003528:	4b15      	ldr	r3, [pc, #84]	; (8003580 <_ZL19MX_USART2_UART_Initv+0x5c>)
 800352a:	4a16      	ldr	r2, [pc, #88]	; (8003584 <_ZL19MX_USART2_UART_Initv+0x60>)
 800352c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800352e:	4b14      	ldr	r3, [pc, #80]	; (8003580 <_ZL19MX_USART2_UART_Initv+0x5c>)
 8003530:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003534:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003536:	4b12      	ldr	r3, [pc, #72]	; (8003580 <_ZL19MX_USART2_UART_Initv+0x5c>)
 8003538:	2200      	movs	r2, #0
 800353a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800353c:	4b10      	ldr	r3, [pc, #64]	; (8003580 <_ZL19MX_USART2_UART_Initv+0x5c>)
 800353e:	2200      	movs	r2, #0
 8003540:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8003542:	4b0f      	ldr	r3, [pc, #60]	; (8003580 <_ZL19MX_USART2_UART_Initv+0x5c>)
 8003544:	2200      	movs	r2, #0
 8003546:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003548:	4b0d      	ldr	r3, [pc, #52]	; (8003580 <_ZL19MX_USART2_UART_Initv+0x5c>)
 800354a:	220c      	movs	r2, #12
 800354c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800354e:	4b0c      	ldr	r3, [pc, #48]	; (8003580 <_ZL19MX_USART2_UART_Initv+0x5c>)
 8003550:	2200      	movs	r2, #0
 8003552:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003554:	4b0a      	ldr	r3, [pc, #40]	; (8003580 <_ZL19MX_USART2_UART_Initv+0x5c>)
 8003556:	2200      	movs	r2, #0
 8003558:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 800355a:	4809      	ldr	r0, [pc, #36]	; (8003580 <_ZL19MX_USART2_UART_Initv+0x5c>)
 800355c:	f7ff fa22 	bl	80029a4 <HAL_UART_Init>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	bf14      	ite	ne
 8003566:	2301      	movne	r3, #1
 8003568:	2300      	moveq	r3, #0
 800356a:	b2db      	uxtb	r3, r3
 800356c:	2b00      	cmp	r3, #0
 800356e:	d004      	beq.n	800357a <_ZL19MX_USART2_UART_Initv+0x56>
	{
		_Error_Handler(__FILE__, __LINE__);
 8003570:	f44f 7193 	mov.w	r1, #294	; 0x126
 8003574:	4804      	ldr	r0, [pc, #16]	; (8003588 <_ZL19MX_USART2_UART_Initv+0x64>)
 8003576:	f000 f8db 	bl	8003730 <_Error_Handler>
	}

}
 800357a:	bf00      	nop
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	200000d4 	.word	0x200000d4
 8003584:	40004400 	.word	0x40004400
 8003588:	08004870 	.word	0x08004870

0800358c <_ZL19MX_USART3_UART_Initv>:

/* USART3 init function */
static void MX_USART3_UART_Init(void)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	af00      	add	r7, sp, #0

	huart3.Instance = USART3;
 8003590:	4b15      	ldr	r3, [pc, #84]	; (80035e8 <_ZL19MX_USART3_UART_Initv+0x5c>)
 8003592:	4a16      	ldr	r2, [pc, #88]	; (80035ec <_ZL19MX_USART3_UART_Initv+0x60>)
 8003594:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8003596:	4b14      	ldr	r3, [pc, #80]	; (80035e8 <_ZL19MX_USART3_UART_Initv+0x5c>)
 8003598:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800359c:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800359e:	4b12      	ldr	r3, [pc, #72]	; (80035e8 <_ZL19MX_USART3_UART_Initv+0x5c>)
 80035a0:	2200      	movs	r2, #0
 80035a2:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80035a4:	4b10      	ldr	r3, [pc, #64]	; (80035e8 <_ZL19MX_USART3_UART_Initv+0x5c>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80035aa:	4b0f      	ldr	r3, [pc, #60]	; (80035e8 <_ZL19MX_USART3_UART_Initv+0x5c>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80035b0:	4b0d      	ldr	r3, [pc, #52]	; (80035e8 <_ZL19MX_USART3_UART_Initv+0x5c>)
 80035b2:	220c      	movs	r2, #12
 80035b4:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035b6:	4b0c      	ldr	r3, [pc, #48]	; (80035e8 <_ZL19MX_USART3_UART_Initv+0x5c>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80035bc:	4b0a      	ldr	r3, [pc, #40]	; (80035e8 <_ZL19MX_USART3_UART_Initv+0x5c>)
 80035be:	2200      	movs	r2, #0
 80035c0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80035c2:	4809      	ldr	r0, [pc, #36]	; (80035e8 <_ZL19MX_USART3_UART_Initv+0x5c>)
 80035c4:	f7ff f9ee 	bl	80029a4 <HAL_UART_Init>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	bf14      	ite	ne
 80035ce:	2301      	movne	r3, #1
 80035d0:	2300      	moveq	r3, #0
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d004      	beq.n	80035e2 <_ZL19MX_USART3_UART_Initv+0x56>
	{
		_Error_Handler(__FILE__, __LINE__);
 80035d8:	f240 1139 	movw	r1, #313	; 0x139
 80035dc:	4804      	ldr	r0, [pc, #16]	; (80035f0 <_ZL19MX_USART3_UART_Initv+0x64>)
 80035de:	f000 f8a7 	bl	8003730 <_Error_Handler>
	}

}
 80035e2:	bf00      	nop
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	20000114 	.word	0x20000114
 80035ec:	40004800 	.word	0x40004800
 80035f0:	08004870 	.word	0x08004870

080035f4 <_ZL11MX_DMA_Initv>:

/** 
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) 
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b082      	sub	sp, #8
 80035f8:	af00      	add	r7, sp, #0
	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80035fa:	4a18      	ldr	r2, [pc, #96]	; (800365c <_ZL11MX_DMA_Initv+0x68>)
 80035fc:	4b17      	ldr	r3, [pc, #92]	; (800365c <_ZL11MX_DMA_Initv+0x68>)
 80035fe:	695b      	ldr	r3, [r3, #20]
 8003600:	f043 0301 	orr.w	r3, r3, #1
 8003604:	6153      	str	r3, [r2, #20]
 8003606:	4b15      	ldr	r3, [pc, #84]	; (800365c <_ZL11MX_DMA_Initv+0x68>)
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	607b      	str	r3, [r7, #4]
 8003610:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003612:	2200      	movs	r2, #0
 8003614:	2100      	movs	r1, #0
 8003616:	200c      	movs	r0, #12
 8003618:	f7fe f96e 	bl	80018f8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800361c:	200c      	movs	r0, #12
 800361e:	f7fe f99f 	bl	8001960 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8003622:	2200      	movs	r2, #0
 8003624:	2100      	movs	r1, #0
 8003626:	200d      	movs	r0, #13
 8003628:	f7fe f966 	bl	80018f8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800362c:	200d      	movs	r0, #13
 800362e:	f7fe f997 	bl	8001960 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8003632:	2200      	movs	r2, #0
 8003634:	2100      	movs	r1, #0
 8003636:	2010      	movs	r0, #16
 8003638:	f7fe f95e 	bl	80018f8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800363c:	2010      	movs	r0, #16
 800363e:	f7fe f98f 	bl	8001960 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8003642:	2200      	movs	r2, #0
 8003644:	2100      	movs	r1, #0
 8003646:	2011      	movs	r0, #17
 8003648:	f7fe f956 	bl	80018f8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800364c:	2011      	movs	r0, #17
 800364e:	f7fe f987 	bl	8001960 <HAL_NVIC_EnableIRQ>

}
 8003652:	bf00      	nop
 8003654:	3708      	adds	r7, #8
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	40021000 	.word	0x40021000

08003660 <_ZL12MX_GPIO_Initv>:
 * Output
 * EVENT_OUT
 * EXTI
 */
static void MX_GPIO_Init(void)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b088      	sub	sp, #32
 8003664:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8003666:	4a2e      	ldr	r2, [pc, #184]	; (8003720 <_ZL12MX_GPIO_Initv+0xc0>)
 8003668:	4b2d      	ldr	r3, [pc, #180]	; (8003720 <_ZL12MX_GPIO_Initv+0xc0>)
 800366a:	699b      	ldr	r3, [r3, #24]
 800366c:	f043 0310 	orr.w	r3, r3, #16
 8003670:	6193      	str	r3, [r2, #24]
 8003672:	4b2b      	ldr	r3, [pc, #172]	; (8003720 <_ZL12MX_GPIO_Initv+0xc0>)
 8003674:	699b      	ldr	r3, [r3, #24]
 8003676:	f003 0310 	and.w	r3, r3, #16
 800367a:	60fb      	str	r3, [r7, #12]
 800367c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800367e:	4a28      	ldr	r2, [pc, #160]	; (8003720 <_ZL12MX_GPIO_Initv+0xc0>)
 8003680:	4b27      	ldr	r3, [pc, #156]	; (8003720 <_ZL12MX_GPIO_Initv+0xc0>)
 8003682:	699b      	ldr	r3, [r3, #24]
 8003684:	f043 0320 	orr.w	r3, r3, #32
 8003688:	6193      	str	r3, [r2, #24]
 800368a:	4b25      	ldr	r3, [pc, #148]	; (8003720 <_ZL12MX_GPIO_Initv+0xc0>)
 800368c:	699b      	ldr	r3, [r3, #24]
 800368e:	f003 0320 	and.w	r3, r3, #32
 8003692:	60bb      	str	r3, [r7, #8]
 8003694:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003696:	4a22      	ldr	r2, [pc, #136]	; (8003720 <_ZL12MX_GPIO_Initv+0xc0>)
 8003698:	4b21      	ldr	r3, [pc, #132]	; (8003720 <_ZL12MX_GPIO_Initv+0xc0>)
 800369a:	699b      	ldr	r3, [r3, #24]
 800369c:	f043 0304 	orr.w	r3, r3, #4
 80036a0:	6193      	str	r3, [r2, #24]
 80036a2:	4b1f      	ldr	r3, [pc, #124]	; (8003720 <_ZL12MX_GPIO_Initv+0xc0>)
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	f003 0304 	and.w	r3, r3, #4
 80036aa:	607b      	str	r3, [r7, #4]
 80036ac:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80036ae:	4a1c      	ldr	r2, [pc, #112]	; (8003720 <_ZL12MX_GPIO_Initv+0xc0>)
 80036b0:	4b1b      	ldr	r3, [pc, #108]	; (8003720 <_ZL12MX_GPIO_Initv+0xc0>)
 80036b2:	699b      	ldr	r3, [r3, #24]
 80036b4:	f043 0308 	orr.w	r3, r3, #8
 80036b8:	6193      	str	r3, [r2, #24]
 80036ba:	4b19      	ldr	r3, [pc, #100]	; (8003720 <_ZL12MX_GPIO_Initv+0xc0>)
 80036bc:	699b      	ldr	r3, [r3, #24]
 80036be:	f003 0308 	and.w	r3, r3, #8
 80036c2:	603b      	str	r3, [r7, #0]
 80036c4:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80036c6:	2200      	movs	r2, #0
 80036c8:	2120      	movs	r1, #32
 80036ca:	4816      	ldr	r0, [pc, #88]	; (8003724 <_ZL12MX_GPIO_Initv+0xc4>)
 80036cc:	f7fe fbaa 	bl	8001e24 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80036d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80036d4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80036d6:	4b14      	ldr	r3, [pc, #80]	; (8003728 <_ZL12MX_GPIO_Initv+0xc8>)
 80036d8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036da:	2300      	movs	r3, #0
 80036dc:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80036de:	f107 0310 	add.w	r3, r7, #16
 80036e2:	4619      	mov	r1, r3
 80036e4:	4811      	ldr	r0, [pc, #68]	; (800372c <_ZL12MX_GPIO_Initv+0xcc>)
 80036e6:	f7fe fabd 	bl	8001c64 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 80036ea:	2320      	movs	r3, #32
 80036ec:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036ee:	2301      	movs	r3, #1
 80036f0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f2:	2300      	movs	r3, #0
 80036f4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036f6:	2302      	movs	r3, #2
 80036f8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80036fa:	f107 0310 	add.w	r3, r7, #16
 80036fe:	4619      	mov	r1, r3
 8003700:	4808      	ldr	r0, [pc, #32]	; (8003724 <_ZL12MX_GPIO_Initv+0xc4>)
 8003702:	f7fe faaf 	bl	8001c64 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003706:	2200      	movs	r2, #0
 8003708:	2100      	movs	r1, #0
 800370a:	2028      	movs	r0, #40	; 0x28
 800370c:	f7fe f8f4 	bl	80018f8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003710:	2028      	movs	r0, #40	; 0x28
 8003712:	f7fe f925 	bl	8001960 <HAL_NVIC_EnableIRQ>

}
 8003716:	bf00      	nop
 8003718:	3720      	adds	r7, #32
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	40021000 	.word	0x40021000
 8003724:	40010800 	.word	0x40010800
 8003728:	10110000 	.word	0x10110000
 800372c:	40011000 	.word	0x40011000

08003730 <_Error_Handler>:
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
 8003738:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while(1)
 800373a:	e7fe      	b.n	800373a <_Error_Handler+0xa>

0800373c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800373c:	4b25      	ldr	r3, [pc, #148]	; (80037d4 <HAL_MspInit+0x98>)
{
 800373e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003740:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003742:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003744:	f042 0201 	orr.w	r2, r2, #1
 8003748:	619a      	str	r2, [r3, #24]
 800374a:	699a      	ldr	r2, [r3, #24]
 800374c:	f002 0201 	and.w	r2, r2, #1
 8003750:	9200      	str	r2, [sp, #0]
 8003752:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003754:	69da      	ldr	r2, [r3, #28]
 8003756:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800375a:	61da      	str	r2, [r3, #28]
 800375c:	69db      	ldr	r3, [r3, #28]
 800375e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003762:	9301      	str	r3, [sp, #4]
 8003764:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003766:	f7fe f8b5 	bl	80018d4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800376a:	2200      	movs	r2, #0
 800376c:	f06f 000b 	mvn.w	r0, #11
 8003770:	4611      	mov	r1, r2
 8003772:	f7fe f8c1 	bl	80018f8 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003776:	2200      	movs	r2, #0
 8003778:	f06f 000a 	mvn.w	r0, #10
 800377c:	4611      	mov	r1, r2
 800377e:	f7fe f8bb 	bl	80018f8 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003782:	2200      	movs	r2, #0
 8003784:	f06f 0009 	mvn.w	r0, #9
 8003788:	4611      	mov	r1, r2
 800378a:	f7fe f8b5 	bl	80018f8 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800378e:	2200      	movs	r2, #0
 8003790:	f06f 0004 	mvn.w	r0, #4
 8003794:	4611      	mov	r1, r2
 8003796:	f7fe f8af 	bl	80018f8 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800379a:	2200      	movs	r2, #0
 800379c:	f06f 0003 	mvn.w	r0, #3
 80037a0:	4611      	mov	r1, r2
 80037a2:	f7fe f8a9 	bl	80018f8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80037a6:	2200      	movs	r2, #0
 80037a8:	f06f 0001 	mvn.w	r0, #1
 80037ac:	4611      	mov	r1, r2
 80037ae:	f7fe f8a3 	bl	80018f8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80037b2:	2200      	movs	r2, #0
 80037b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80037b8:	4611      	mov	r1, r2
 80037ba:	f7fe f89d 	bl	80018f8 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80037be:	4a06      	ldr	r2, [pc, #24]	; (80037d8 <HAL_MspInit+0x9c>)
 80037c0:	6853      	ldr	r3, [r2, #4]
 80037c2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80037c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80037ca:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037cc:	b003      	add	sp, #12
 80037ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80037d2:	bf00      	nop
 80037d4:	40021000 	.word	0x40021000
 80037d8:	40010000 	.word	0x40010000

080037dc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM4)
 80037dc:	6802      	ldr	r2, [r0, #0]
 80037de:	4b08      	ldr	r3, [pc, #32]	; (8003800 <HAL_TIM_Base_MspInit+0x24>)
{
 80037e0:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM4)
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d10a      	bne.n	80037fc <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80037e6:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80037ea:	69da      	ldr	r2, [r3, #28]
 80037ec:	f042 0204 	orr.w	r2, r2, #4
 80037f0:	61da      	str	r2, [r3, #28]
 80037f2:	69db      	ldr	r3, [r3, #28]
 80037f4:	f003 0304 	and.w	r3, r3, #4
 80037f8:	9301      	str	r3, [sp, #4]
 80037fa:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80037fc:	b002      	add	sp, #8
 80037fe:	4770      	bx	lr
 8003800:	40000800 	.word	0x40000800

08003804 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003804:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM4)
 8003806:	6802      	ldr	r2, [r0, #0]
 8003808:	4b08      	ldr	r3, [pc, #32]	; (800382c <HAL_TIM_MspPostInit+0x28>)
 800380a:	429a      	cmp	r2, r3
 800380c:	d10a      	bne.n	8003824 <HAL_TIM_MspPostInit+0x20>
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800380e:	2302      	movs	r3, #2
 8003810:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8003814:	e88d 000c 	stmia.w	sp, {r2, r3}
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003818:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800381a:	4669      	mov	r1, sp
 800381c:	4804      	ldr	r0, [pc, #16]	; (8003830 <HAL_TIM_MspPostInit+0x2c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800381e:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003820:	f7fe fa20 	bl	8001c64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003824:	b005      	add	sp, #20
 8003826:	f85d fb04 	ldr.w	pc, [sp], #4
 800382a:	bf00      	nop
 800382c:	40000800 	.word	0x40000800
 8003830:	40010c00 	.word	0x40010c00

08003834 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003834:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8003836:	6803      	ldr	r3, [r0, #0]
 8003838:	4a57      	ldr	r2, [pc, #348]	; (8003998 <HAL_UART_MspInit+0x164>)
{
 800383a:	b086      	sub	sp, #24
  if(huart->Instance==USART2)
 800383c:	4293      	cmp	r3, r2
{
 800383e:	4605      	mov	r5, r0
  if(huart->Instance==USART2)
 8003840:	d14a      	bne.n	80038d8 <HAL_UART_MspInit+0xa4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003842:	4b56      	ldr	r3, [pc, #344]	; (800399c <HAL_UART_MspInit+0x168>)
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003844:	4856      	ldr	r0, [pc, #344]	; (80039a0 <HAL_UART_MspInit+0x16c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003846:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003848:	a902      	add	r1, sp, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 800384a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800384e:	61da      	str	r2, [r3, #28]
 8003850:	69db      	ldr	r3, [r3, #28]

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8003852:	4c54      	ldr	r4, [pc, #336]	; (80039a4 <HAL_UART_MspInit+0x170>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003854:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003858:	9300      	str	r3, [sp, #0]
 800385a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800385c:	230c      	movs	r3, #12
 800385e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003860:	2302      	movs	r3, #2
 8003862:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003864:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003866:	f7fe f9fd 	bl	8001c64 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800386a:	4b4f      	ldr	r3, [pc, #316]	; (80039a8 <HAL_UART_MspInit+0x174>)
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800386c:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800386e:	6023      	str	r3, [r4, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003870:	2300      	movs	r3, #0
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003872:	4620      	mov	r0, r4
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003874:	6063      	str	r3, [r4, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003876:	60a3      	str	r3, [r4, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003878:	60e2      	str	r2, [r4, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800387a:	6123      	str	r3, [r4, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800387c:	6163      	str	r3, [r4, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800387e:	61a3      	str	r3, [r4, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003880:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003882:	f7fe f8a1 	bl	80019c8 <HAL_DMA_Init>
 8003886:	b118      	cbz	r0, 8003890 <HAL_UART_MspInit+0x5c>
    {
      _Error_Handler(__FILE__, __LINE__);
 8003888:	21bd      	movs	r1, #189	; 0xbd
 800388a:	4848      	ldr	r0, [pc, #288]	; (80039ac <HAL_UART_MspInit+0x178>)
 800388c:	f7ff ff50 	bl	8003730 <_Error_Handler>

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003890:	f04f 0c10 	mov.w	ip, #16
 8003894:	4b46      	ldr	r3, [pc, #280]	; (80039b0 <HAL_UART_MspInit+0x17c>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003896:	636c      	str	r4, [r5, #52]	; 0x34
 8003898:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 800389a:	4c46      	ldr	r4, [pc, #280]	; (80039b4 <HAL_UART_MspInit+0x180>)
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800389c:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800389e:	e884 1008 	stmia.w	r4, {r3, ip}
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80038a2:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80038a4:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80038a6:	60a3      	str	r3, [r4, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80038a8:	60e2      	str	r2, [r4, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80038aa:	6123      	str	r3, [r4, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80038ac:	6163      	str	r3, [r4, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80038ae:	61a3      	str	r3, [r4, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80038b0:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80038b2:	f7fe f889 	bl	80019c8 <HAL_DMA_Init>
 80038b6:	b118      	cbz	r0, 80038c0 <HAL_UART_MspInit+0x8c>
    {
      _Error_Handler(__FILE__, __LINE__);
 80038b8:	21cd      	movs	r1, #205	; 0xcd
 80038ba:	483c      	ldr	r0, [pc, #240]	; (80039ac <HAL_UART_MspInit+0x178>)
 80038bc:	f7ff ff38 	bl	8003730 <_Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80038c0:	2200      	movs	r2, #0
 80038c2:	2026      	movs	r0, #38	; 0x26
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80038c4:	632c      	str	r4, [r5, #48]	; 0x30
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80038c6:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80038c8:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80038ca:	f7fe f815 	bl	80018f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80038ce:	2026      	movs	r0, #38	; 0x26

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80038d0:	f7fe f846 	bl	8001960 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80038d4:	b006      	add	sp, #24
 80038d6:	bd70      	pop	{r4, r5, r6, pc}
  else if(huart->Instance==USART3)
 80038d8:	4a37      	ldr	r2, [pc, #220]	; (80039b8 <HAL_UART_MspInit+0x184>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d1fa      	bne.n	80038d4 <HAL_UART_MspInit+0xa0>
    __HAL_RCC_USART3_CLK_ENABLE();
 80038de:	4b2f      	ldr	r3, [pc, #188]	; (800399c <HAL_UART_MspInit+0x168>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038e0:	a902      	add	r1, sp, #8
    __HAL_RCC_USART3_CLK_ENABLE();
 80038e2:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038e4:	4835      	ldr	r0, [pc, #212]	; (80039bc <HAL_UART_MspInit+0x188>)
    __HAL_RCC_USART3_CLK_ENABLE();
 80038e6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80038ea:	61da      	str	r2, [r3, #28]
 80038ec:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038ee:	2600      	movs	r6, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 80038f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038f4:	9301      	str	r3, [sp, #4]
 80038f6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80038f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038fc:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038fe:	2302      	movs	r3, #2
 8003900:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003902:	2303      	movs	r3, #3
 8003904:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003906:	f7fe f9ad 	bl	8001c64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800390a:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800390e:	482b      	ldr	r0, [pc, #172]	; (80039bc <HAL_UART_MspInit+0x188>)
 8003910:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003912:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003914:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003916:	9604      	str	r6, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003918:	f7fe f9a4 	bl	8001c64 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 800391c:	4a28      	ldr	r2, [pc, #160]	; (80039c0 <HAL_UART_MspInit+0x18c>)
    hdma_usart3_rx.Instance = DMA1_Channel3;
 800391e:	4c29      	ldr	r4, [pc, #164]	; (80039c4 <HAL_UART_MspInit+0x190>)
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8003920:	6853      	ldr	r3, [r2, #4]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003922:	4620      	mov	r0, r4
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8003924:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003928:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800392c:	f043 0310 	orr.w	r3, r3, #16
 8003930:	6053      	str	r3, [r2, #4]
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8003932:	4b25      	ldr	r3, [pc, #148]	; (80039c8 <HAL_UART_MspInit+0x194>)
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003934:	60a6      	str	r6, [r4, #8]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003936:	e884 0048 	stmia.w	r4, {r3, r6}
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800393a:	2380      	movs	r3, #128	; 0x80
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800393c:	6126      	str	r6, [r4, #16]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800393e:	60e3      	str	r3, [r4, #12]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003940:	6166      	str	r6, [r4, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8003942:	61a6      	str	r6, [r4, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003944:	61e6      	str	r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003946:	f7fe f83f 	bl	80019c8 <HAL_DMA_Init>
 800394a:	b118      	cbz	r0, 8003954 <HAL_UART_MspInit+0x120>
      _Error_Handler(__FILE__, __LINE__);
 800394c:	21fd      	movs	r1, #253	; 0xfd
 800394e:	4817      	ldr	r0, [pc, #92]	; (80039ac <HAL_UART_MspInit+0x178>)
 8003950:	f7ff feee 	bl	8003730 <_Error_Handler>
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003954:	f04f 0c10 	mov.w	ip, #16
 8003958:	4b1c      	ldr	r3, [pc, #112]	; (80039cc <HAL_UART_MspInit+0x198>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 800395a:	636c      	str	r4, [r5, #52]	; 0x34
 800395c:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 800395e:	4c1c      	ldr	r4, [pc, #112]	; (80039d0 <HAL_UART_MspInit+0x19c>)
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003960:	2280      	movs	r2, #128	; 0x80
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003962:	e884 1008 	stmia.w	r4, {r3, ip}
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003966:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003968:	4620      	mov	r0, r4
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800396a:	60a3      	str	r3, [r4, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800396c:	60e2      	str	r2, [r4, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800396e:	6123      	str	r3, [r4, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003970:	6163      	str	r3, [r4, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003972:	61a3      	str	r3, [r4, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003974:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003976:	f7fe f827 	bl	80019c8 <HAL_DMA_Init>
 800397a:	b120      	cbz	r0, 8003986 <HAL_UART_MspInit+0x152>
      _Error_Handler(__FILE__, __LINE__);
 800397c:	f240 110d 	movw	r1, #269	; 0x10d
 8003980:	480a      	ldr	r0, [pc, #40]	; (80039ac <HAL_UART_MspInit+0x178>)
 8003982:	f7ff fed5 	bl	8003730 <_Error_Handler>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003986:	2200      	movs	r2, #0
 8003988:	2027      	movs	r0, #39	; 0x27
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800398a:	632c      	str	r4, [r5, #48]	; 0x30
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800398c:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800398e:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003990:	f7fd ffb2 	bl	80018f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003994:	2027      	movs	r0, #39	; 0x27
 8003996:	e79b      	b.n	80038d0 <HAL_UART_MspInit+0x9c>
 8003998:	40004400 	.word	0x40004400
 800399c:	40021000 	.word	0x40021000
 80039a0:	40010800 	.word	0x40010800
 80039a4:	20000154 	.word	0x20000154
 80039a8:	4002006c 	.word	0x4002006c
 80039ac:	08004880 	.word	0x08004880
 80039b0:	40020080 	.word	0x40020080
 80039b4:	20000198 	.word	0x20000198
 80039b8:	40004800 	.word	0x40004800
 80039bc:	40011000 	.word	0x40011000
 80039c0:	40010000 	.word	0x40010000
 80039c4:	200001dc 	.word	0x200001dc
 80039c8:	40020030 	.word	0x40020030
 80039cc:	4002001c 	.word	0x4002001c
 80039d0:	20000220 	.word	0x20000220

080039d4 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80039d4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80039d6:	f7fd ff6b 	bl	80018b0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80039da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80039de:	f7fd bfee 	b.w	80019be <HAL_SYSTICK_IRQHandler>
	...

080039e4 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80039e4:	4801      	ldr	r0, [pc, #4]	; (80039ec <DMA1_Channel2_IRQHandler+0x8>)
 80039e6:	f7fe b8a9 	b.w	8001b3c <HAL_DMA_IRQHandler>
 80039ea:	bf00      	nop
 80039ec:	20000220 	.word	0x20000220

080039f0 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80039f0:	4801      	ldr	r0, [pc, #4]	; (80039f8 <DMA1_Channel3_IRQHandler+0x8>)
 80039f2:	f7fe b8a3 	b.w	8001b3c <HAL_DMA_IRQHandler>
 80039f6:	bf00      	nop
 80039f8:	200001dc 	.word	0x200001dc

080039fc <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80039fc:	4801      	ldr	r0, [pc, #4]	; (8003a04 <DMA1_Channel6_IRQHandler+0x8>)
 80039fe:	f7fe b89d 	b.w	8001b3c <HAL_DMA_IRQHandler>
 8003a02:	bf00      	nop
 8003a04:	20000154 	.word	0x20000154

08003a08 <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003a08:	4801      	ldr	r0, [pc, #4]	; (8003a10 <DMA1_Channel7_IRQHandler+0x8>)
 8003a0a:	f7fe b897 	b.w	8001b3c <HAL_DMA_IRQHandler>
 8003a0e:	bf00      	nop
 8003a10:	20000198 	.word	0x20000198

08003a14 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003a14:	4801      	ldr	r0, [pc, #4]	; (8003a1c <USART2_IRQHandler+0x8>)
 8003a16:	f7ff b91b 	b.w	8002c50 <HAL_UART_IRQHandler>
 8003a1a:	bf00      	nop
 8003a1c:	200000d4 	.word	0x200000d4

08003a20 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003a20:	4801      	ldr	r0, [pc, #4]	; (8003a28 <USART3_IRQHandler+0x8>)
 8003a22:	f7ff b915 	b.w	8002c50 <HAL_UART_IRQHandler>
 8003a26:	bf00      	nop
 8003a28:	20000114 	.word	0x20000114

08003a2c <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003a2c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003a30:	f7fe ba02 	b.w	8001e38 <HAL_GPIO_EXTI_IRQHandler>

08003a34 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003a34:	4b0f      	ldr	r3, [pc, #60]	; (8003a74 <SystemInit+0x40>)
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	f042 0201 	orr.w	r2, r2, #1
 8003a3c:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003a3e:	6859      	ldr	r1, [r3, #4]
 8003a40:	4a0d      	ldr	r2, [pc, #52]	; (8003a78 <SystemInit+0x44>)
 8003a42:	400a      	ands	r2, r1
 8003a44:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003a4c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003a50:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003a58:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003a5a:	685a      	ldr	r2, [r3, #4]
 8003a5c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003a60:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003a62:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003a66:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003a68:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003a6c:	4b03      	ldr	r3, [pc, #12]	; (8003a7c <SystemInit+0x48>)
 8003a6e:	609a      	str	r2, [r3, #8]
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	40021000 	.word	0x40021000
 8003a78:	f8ff0000 	.word	0xf8ff0000
 8003a7c:	e000ed00 	.word	0xe000ed00

08003a80 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003a80:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003a82:	e003      	b.n	8003a8c <LoopCopyDataInit>

08003a84 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003a84:	4b0b      	ldr	r3, [pc, #44]	; (8003ab4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003a86:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003a88:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003a8a:	3104      	adds	r1, #4

08003a8c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003a8c:	480a      	ldr	r0, [pc, #40]	; (8003ab8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003a8e:	4b0b      	ldr	r3, [pc, #44]	; (8003abc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003a90:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003a92:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003a94:	d3f6      	bcc.n	8003a84 <CopyDataInit>
  ldr r2, =_sbss
 8003a96:	4a0a      	ldr	r2, [pc, #40]	; (8003ac0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003a98:	e002      	b.n	8003aa0 <LoopFillZerobss>

08003a9a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003a9a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003a9c:	f842 3b04 	str.w	r3, [r2], #4

08003aa0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003aa0:	4b08      	ldr	r3, [pc, #32]	; (8003ac4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003aa2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003aa4:	d3f9      	bcc.n	8003a9a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003aa6:	f7ff ffc5 	bl	8003a34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003aaa:	f000 fd39 	bl	8004520 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003aae:	f7ff fbc3 	bl	8003238 <main>
  bx lr
 8003ab2:	4770      	bx	lr
  ldr r3, =_sidata
 8003ab4:	08004c58 	.word	0x08004c58
  ldr r0, =_sdata
 8003ab8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003abc:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 8003ac0:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8003ac4:	20000290 	.word	0x20000290

08003ac8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003ac8:	e7fe      	b.n	8003ac8 <ADC1_2_IRQHandler>

08003aca <_ZdlPv>:
 8003aca:	f000 bd55 	b.w	8004578 <free>

08003ace <_Znwj>:
 8003ace:	b510      	push	{r4, lr}
 8003ad0:	2800      	cmp	r0, #0
 8003ad2:	bf14      	ite	ne
 8003ad4:	4604      	movne	r4, r0
 8003ad6:	2401      	moveq	r4, #1
 8003ad8:	4620      	mov	r0, r4
 8003ada:	f000 fd45 	bl	8004568 <malloc>
 8003ade:	b930      	cbnz	r0, 8003aee <_Znwj+0x20>
 8003ae0:	f000 fb50 	bl	8004184 <_ZSt15get_new_handlerv>
 8003ae4:	b908      	cbnz	r0, 8003aea <_Znwj+0x1c>
 8003ae6:	f000 fd13 	bl	8004510 <abort>
 8003aea:	4780      	blx	r0
 8003aec:	e7f4      	b.n	8003ad8 <_Znwj+0xa>
 8003aee:	bd10      	pop	{r4, pc}

08003af0 <__cxa_end_cleanup>:
 8003af0:	b41e      	push	{r1, r2, r3, r4}
 8003af2:	f000 f89c 	bl	8003c2e <__gnu_end_cleanup>
 8003af6:	bc1e      	pop	{r1, r2, r3, r4}
 8003af8:	f7fd fc9a 	bl	8001430 <_Unwind_Resume>

08003afc <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 8003afc:	7803      	ldrb	r3, [r0, #0]
 8003afe:	2b47      	cmp	r3, #71	; 0x47
 8003b00:	d117      	bne.n	8003b32 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003b02:	7843      	ldrb	r3, [r0, #1]
 8003b04:	2b4e      	cmp	r3, #78	; 0x4e
 8003b06:	d114      	bne.n	8003b32 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003b08:	7883      	ldrb	r3, [r0, #2]
 8003b0a:	2b55      	cmp	r3, #85	; 0x55
 8003b0c:	d111      	bne.n	8003b32 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003b0e:	78c3      	ldrb	r3, [r0, #3]
 8003b10:	2b43      	cmp	r3, #67	; 0x43
 8003b12:	d10e      	bne.n	8003b32 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003b14:	7903      	ldrb	r3, [r0, #4]
 8003b16:	2b43      	cmp	r3, #67	; 0x43
 8003b18:	d10b      	bne.n	8003b32 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003b1a:	7943      	ldrb	r3, [r0, #5]
 8003b1c:	2b2b      	cmp	r3, #43	; 0x2b
 8003b1e:	d108      	bne.n	8003b32 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003b20:	7983      	ldrb	r3, [r0, #6]
 8003b22:	2b2b      	cmp	r3, #43	; 0x2b
 8003b24:	d105      	bne.n	8003b32 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8003b26:	79c0      	ldrb	r0, [r0, #7]
 8003b28:	2801      	cmp	r0, #1
 8003b2a:	bf8c      	ite	hi
 8003b2c:	2000      	movhi	r0, #0
 8003b2e:	2001      	movls	r0, #1
 8003b30:	4770      	bx	lr
 8003b32:	2000      	movs	r0, #0
 8003b34:	4770      	bx	lr
	...

08003b38 <__cxa_type_match>:
 8003b38:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003b3c:	461e      	mov	r6, r3
 8003b3e:	7803      	ldrb	r3, [r0, #0]
 8003b40:	460d      	mov	r5, r1
 8003b42:	2b47      	cmp	r3, #71	; 0x47
 8003b44:	4602      	mov	r2, r0
 8003b46:	79c1      	ldrb	r1, [r0, #7]
 8003b48:	d147      	bne.n	8003bda <__cxa_type_match+0xa2>
 8003b4a:	7843      	ldrb	r3, [r0, #1]
 8003b4c:	2b4e      	cmp	r3, #78	; 0x4e
 8003b4e:	d144      	bne.n	8003bda <__cxa_type_match+0xa2>
 8003b50:	7883      	ldrb	r3, [r0, #2]
 8003b52:	2b55      	cmp	r3, #85	; 0x55
 8003b54:	d141      	bne.n	8003bda <__cxa_type_match+0xa2>
 8003b56:	78c3      	ldrb	r3, [r0, #3]
 8003b58:	2b43      	cmp	r3, #67	; 0x43
 8003b5a:	d13e      	bne.n	8003bda <__cxa_type_match+0xa2>
 8003b5c:	7903      	ldrb	r3, [r0, #4]
 8003b5e:	2b46      	cmp	r3, #70	; 0x46
 8003b60:	d13b      	bne.n	8003bda <__cxa_type_match+0xa2>
 8003b62:	7943      	ldrb	r3, [r0, #5]
 8003b64:	2b4f      	cmp	r3, #79	; 0x4f
 8003b66:	d138      	bne.n	8003bda <__cxa_type_match+0xa2>
 8003b68:	7983      	ldrb	r3, [r0, #6]
 8003b6a:	2b52      	cmp	r3, #82	; 0x52
 8003b6c:	d135      	bne.n	8003bda <__cxa_type_match+0xa2>
 8003b6e:	2900      	cmp	r1, #0
 8003b70:	d133      	bne.n	8003bda <__cxa_type_match+0xa2>
 8003b72:	2301      	movs	r3, #1
 8003b74:	4608      	mov	r0, r1
 8003b76:	2400      	movs	r4, #0
 8003b78:	9401      	str	r4, [sp, #4]
 8003b7a:	bb33      	cbnz	r3, 8003bca <__cxa_type_match+0x92>
 8003b7c:	bb38      	cbnz	r0, 8003bce <__cxa_type_match+0x96>
 8003b7e:	2901      	cmp	r1, #1
 8003b80:	bf0a      	itet	eq
 8003b82:	f852 3c20 	ldreq.w	r3, [r2, #-32]
 8003b86:	f1a2 0320 	subne.w	r3, r2, #32
 8003b8a:	3b78      	subeq	r3, #120	; 0x78
 8003b8c:	2901      	cmp	r1, #1
 8003b8e:	bf0c      	ite	eq
 8003b90:	f852 2c20 	ldreq.w	r2, [r2, #-32]
 8003b94:	3258      	addne	r2, #88	; 0x58
 8003b96:	681c      	ldr	r4, [r3, #0]
 8003b98:	9201      	str	r2, [sp, #4]
 8003b9a:	6823      	ldr	r3, [r4, #0]
 8003b9c:	4620      	mov	r0, r4
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	4798      	blx	r3
 8003ba2:	b1b0      	cbz	r0, 8003bd2 <__cxa_type_match+0x9a>
 8003ba4:	2702      	movs	r7, #2
 8003ba6:	9b01      	ldr	r3, [sp, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	9301      	str	r3, [sp, #4]
 8003bac:	682b      	ldr	r3, [r5, #0]
 8003bae:	aa01      	add	r2, sp, #4
 8003bb0:	f8d3 8010 	ldr.w	r8, [r3, #16]
 8003bb4:	4621      	mov	r1, r4
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	4628      	mov	r0, r5
 8003bba:	47c0      	blx	r8
 8003bbc:	b158      	cbz	r0, 8003bd6 <__cxa_type_match+0x9e>
 8003bbe:	9b01      	ldr	r3, [sp, #4]
 8003bc0:	6033      	str	r3, [r6, #0]
 8003bc2:	4638      	mov	r0, r7
 8003bc4:	b002      	add	sp, #8
 8003bc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003bca:	4c08      	ldr	r4, [pc, #32]	; (8003bec <__cxa_type_match+0xb4>)
 8003bcc:	e7e5      	b.n	8003b9a <__cxa_type_match+0x62>
 8003bce:	4c08      	ldr	r4, [pc, #32]	; (8003bf0 <__cxa_type_match+0xb8>)
 8003bd0:	e7e3      	b.n	8003b9a <__cxa_type_match+0x62>
 8003bd2:	2701      	movs	r7, #1
 8003bd4:	e7ea      	b.n	8003bac <__cxa_type_match+0x74>
 8003bd6:	4607      	mov	r7, r0
 8003bd8:	e7f3      	b.n	8003bc2 <__cxa_type_match+0x8a>
 8003bda:	4610      	mov	r0, r2
 8003bdc:	f7ff ff8e 	bl	8003afc <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8003be0:	f080 0001 	eor.w	r0, r0, #1
 8003be4:	b2c0      	uxtb	r0, r0
 8003be6:	2300      	movs	r3, #0
 8003be8:	e7c5      	b.n	8003b76 <__cxa_type_match+0x3e>
 8003bea:	bf00      	nop
 8003bec:	08004928 	.word	0x08004928
 8003bf0:	08004930 	.word	0x08004930

08003bf4 <__cxa_begin_cleanup>:
 8003bf4:	b510      	push	{r4, lr}
 8003bf6:	4604      	mov	r4, r0
 8003bf8:	f000 fc84 	bl	8004504 <__cxa_get_globals>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	4620      	mov	r0, r4
 8003c00:	f1a4 0120 	sub.w	r1, r4, #32
 8003c04:	f7ff ff7a 	bl	8003afc <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8003c08:	b160      	cbz	r0, 8003c24 <__cxa_begin_cleanup+0x30>
 8003c0a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8003c0e:	3301      	adds	r3, #1
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	f844 3c04 	str.w	r3, [r4, #-4]
 8003c16:	d103      	bne.n	8003c20 <__cxa_begin_cleanup+0x2c>
 8003c18:	6893      	ldr	r3, [r2, #8]
 8003c1a:	f844 3c08 	str.w	r3, [r4, #-8]
 8003c1e:	6091      	str	r1, [r2, #8]
 8003c20:	2001      	movs	r0, #1
 8003c22:	bd10      	pop	{r4, pc}
 8003c24:	6893      	ldr	r3, [r2, #8]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d0f9      	beq.n	8003c1e <__cxa_begin_cleanup+0x2a>
 8003c2a:	f000 fc53 	bl	80044d4 <_ZSt9terminatev>

08003c2e <__gnu_end_cleanup>:
 8003c2e:	b510      	push	{r4, lr}
 8003c30:	f000 fc68 	bl	8004504 <__cxa_get_globals>
 8003c34:	6882      	ldr	r2, [r0, #8]
 8003c36:	4601      	mov	r1, r0
 8003c38:	b90a      	cbnz	r2, 8003c3e <__gnu_end_cleanup+0x10>
 8003c3a:	f000 fc4b 	bl	80044d4 <_ZSt9terminatev>
 8003c3e:	f102 0420 	add.w	r4, r2, #32
 8003c42:	4620      	mov	r0, r4
 8003c44:	f7ff ff5a 	bl	8003afc <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8003c48:	b140      	cbz	r0, 8003c5c <__gnu_end_cleanup+0x2e>
 8003c4a:	69d3      	ldr	r3, [r2, #28]
 8003c4c:	3b01      	subs	r3, #1
 8003c4e:	61d3      	str	r3, [r2, #28]
 8003c50:	b913      	cbnz	r3, 8003c58 <__gnu_end_cleanup+0x2a>
 8003c52:	6990      	ldr	r0, [r2, #24]
 8003c54:	6088      	str	r0, [r1, #8]
 8003c56:	6193      	str	r3, [r2, #24]
 8003c58:	4620      	mov	r0, r4
 8003c5a:	bd10      	pop	{r4, pc}
 8003c5c:	6088      	str	r0, [r1, #8]
 8003c5e:	e7fb      	b.n	8003c58 <__gnu_end_cleanup+0x2a>

08003c60 <_ZL12read_uleb128PKhPm>:
 8003c60:	2300      	movs	r3, #0
 8003c62:	b570      	push	{r4, r5, r6, lr}
 8003c64:	eba0 06c0 	sub.w	r6, r0, r0, lsl #3
 8003c68:	ebc0 02c0 	rsb	r2, r0, r0, lsl #3
 8003c6c:	f810 5b01 	ldrb.w	r5, [r0], #1
 8003c70:	1994      	adds	r4, r2, r6
 8003c72:	f005 027f 	and.w	r2, r5, #127	; 0x7f
 8003c76:	40a2      	lsls	r2, r4
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	062a      	lsls	r2, r5, #24
 8003c7c:	d4f4      	bmi.n	8003c68 <_ZL12read_uleb128PKhPm+0x8>
 8003c7e:	600b      	str	r3, [r1, #0]
 8003c80:	bd70      	pop	{r4, r5, r6, pc}

08003c82 <_ZL12read_sleb128PKhPl>:
 8003c82:	2300      	movs	r3, #0
 8003c84:	461a      	mov	r2, r3
 8003c86:	b530      	push	{r4, r5, lr}
 8003c88:	f810 4b01 	ldrb.w	r4, [r0], #1
 8003c8c:	f004 057f 	and.w	r5, r4, #127	; 0x7f
 8003c90:	4095      	lsls	r5, r2
 8003c92:	432b      	orrs	r3, r5
 8003c94:	0625      	lsls	r5, r4, #24
 8003c96:	f102 0207 	add.w	r2, r2, #7
 8003c9a:	d4f5      	bmi.n	8003c88 <_ZL12read_sleb128PKhPl+0x6>
 8003c9c:	2a1f      	cmp	r2, #31
 8003c9e:	d806      	bhi.n	8003cae <_ZL12read_sleb128PKhPl+0x2c>
 8003ca0:	0664      	lsls	r4, r4, #25
 8003ca2:	bf42      	ittt	mi
 8003ca4:	f04f 34ff 	movmi.w	r4, #4294967295	; 0xffffffff
 8003ca8:	fa04 f202 	lslmi.w	r2, r4, r2
 8003cac:	4313      	orrmi	r3, r2
 8003cae:	600b      	str	r3, [r1, #0]
 8003cb0:	bd30      	pop	{r4, r5, pc}

08003cb2 <_ZL28read_encoded_value_with_basehjPKhPj>:
 8003cb2:	2850      	cmp	r0, #80	; 0x50
 8003cb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003cb6:	4605      	mov	r5, r0
 8003cb8:	460e      	mov	r6, r1
 8003cba:	4614      	mov	r4, r2
 8003cbc:	461f      	mov	r7, r3
 8003cbe:	d107      	bne.n	8003cd0 <_ZL28read_encoded_value_with_basehjPKhPj+0x1e>
 8003cc0:	1cd0      	adds	r0, r2, #3
 8003cc2:	f020 0003 	bic.w	r0, r0, #3
 8003cc6:	f850 3b04 	ldr.w	r3, [r0], #4
 8003cca:	603b      	str	r3, [r7, #0]
 8003ccc:	b003      	add	sp, #12
 8003cce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cd0:	f000 030f 	and.w	r3, r0, #15
 8003cd4:	2b0c      	cmp	r3, #12
 8003cd6:	d82e      	bhi.n	8003d36 <_ZL28read_encoded_value_with_basehjPKhPj+0x84>
 8003cd8:	e8df f003 	tbb	[pc, r3]
 8003cdc:	251d0725 	.word	0x251d0725
 8003ce0:	2d2d2d29 	.word	0x2d2d2d29
 8003ce4:	2521182d 	.word	0x2521182d
 8003ce8:	29          	.byte	0x29
 8003ce9:	00          	.byte	0x00
 8003cea:	a901      	add	r1, sp, #4
 8003cec:	4620      	mov	r0, r4
 8003cee:	f7ff ffb7 	bl	8003c60 <_ZL12read_uleb128PKhPm>
 8003cf2:	9b01      	ldr	r3, [sp, #4]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d0e8      	beq.n	8003cca <_ZL28read_encoded_value_with_basehjPKhPj+0x18>
 8003cf8:	f005 0270 	and.w	r2, r5, #112	; 0x70
 8003cfc:	2a10      	cmp	r2, #16
 8003cfe:	bf08      	it	eq
 8003d00:	4626      	moveq	r6, r4
 8003d02:	062a      	lsls	r2, r5, #24
 8003d04:	4433      	add	r3, r6
 8003d06:	bf48      	it	mi
 8003d08:	681b      	ldrmi	r3, [r3, #0]
 8003d0a:	e7de      	b.n	8003cca <_ZL28read_encoded_value_with_basehjPKhPj+0x18>
 8003d0c:	a901      	add	r1, sp, #4
 8003d0e:	4620      	mov	r0, r4
 8003d10:	f7ff ffb7 	bl	8003c82 <_ZL12read_sleb128PKhPl>
 8003d14:	e7ed      	b.n	8003cf2 <_ZL28read_encoded_value_with_basehjPKhPj+0x40>
 8003d16:	4620      	mov	r0, r4
 8003d18:	f830 3b02 	ldrh.w	r3, [r0], #2
 8003d1c:	e7ea      	b.n	8003cf4 <_ZL28read_encoded_value_with_basehjPKhPj+0x42>
 8003d1e:	4620      	mov	r0, r4
 8003d20:	f930 3b02 	ldrsh.w	r3, [r0], #2
 8003d24:	e7e6      	b.n	8003cf4 <_ZL28read_encoded_value_with_basehjPKhPj+0x42>
 8003d26:	4620      	mov	r0, r4
 8003d28:	f850 3b04 	ldr.w	r3, [r0], #4
 8003d2c:	e7e2      	b.n	8003cf4 <_ZL28read_encoded_value_with_basehjPKhPj+0x42>
 8003d2e:	4620      	mov	r0, r4
 8003d30:	f850 3b08 	ldr.w	r3, [r0], #8
 8003d34:	e7de      	b.n	8003cf4 <_ZL28read_encoded_value_with_basehjPKhPj+0x42>
 8003d36:	f000 fbeb 	bl	8004510 <abort>

08003d3a <_ZL21base_of_encoded_valuehP15_Unwind_Context>:
 8003d3a:	b508      	push	{r3, lr}
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2bff      	cmp	r3, #255	; 0xff
 8003d40:	4608      	mov	r0, r1
 8003d42:	d007      	beq.n	8003d54 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x1a>
 8003d44:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003d48:	2b20      	cmp	r3, #32
 8003d4a:	d00d      	beq.n	8003d68 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2e>
 8003d4c:	d804      	bhi.n	8003d58 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x1e>
 8003d4e:	b10b      	cbz	r3, 8003d54 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x1a>
 8003d50:	2b10      	cmp	r3, #16
 8003d52:	d107      	bne.n	8003d64 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2a>
 8003d54:	2000      	movs	r0, #0
 8003d56:	bd08      	pop	{r3, pc}
 8003d58:	2b40      	cmp	r3, #64	; 0x40
 8003d5a:	d00d      	beq.n	8003d78 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x3e>
 8003d5c:	2b50      	cmp	r3, #80	; 0x50
 8003d5e:	d0f9      	beq.n	8003d54 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x1a>
 8003d60:	2b30      	cmp	r3, #48	; 0x30
 8003d62:	d005      	beq.n	8003d70 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x36>
 8003d64:	f000 fbd4 	bl	8004510 <abort>
 8003d68:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003d6c:	f7fd bd62 	b.w	8001834 <_Unwind_GetTextRelBase>
 8003d70:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003d74:	f7fd bd62 	b.w	800183c <_Unwind_GetDataRelBase>
 8003d78:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003d7c:	f7fd bd4a 	b.w	8001814 <_Unwind_GetRegionStart>

08003d80 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>:
 8003d80:	b570      	push	{r4, r5, r6, lr}
 8003d82:	460c      	mov	r4, r1
 8003d84:	4601      	mov	r1, r0
 8003d86:	4620      	mov	r0, r4
 8003d88:	4615      	mov	r5, r2
 8003d8a:	461e      	mov	r6, r3
 8003d8c:	f7ff ffd5 	bl	8003d3a <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 8003d90:	4633      	mov	r3, r6
 8003d92:	462a      	mov	r2, r5
 8003d94:	4601      	mov	r1, r0
 8003d96:	4620      	mov	r0, r4
 8003d98:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003d9c:	f7ff bf89 	b.w	8003cb2 <_ZL28read_encoded_value_with_basehjPKhPj>

08003da0 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>:
 8003da0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003da2:	460e      	mov	r6, r1
 8003da4:	4614      	mov	r4, r2
 8003da6:	4605      	mov	r5, r0
 8003da8:	b318      	cbz	r0, 8003df2 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x52>
 8003daa:	f7fd fd33 	bl	8001814 <_Unwind_GetRegionStart>
 8003dae:	6020      	str	r0, [r4, #0]
 8003db0:	7831      	ldrb	r1, [r6, #0]
 8003db2:	1c72      	adds	r2, r6, #1
 8003db4:	29ff      	cmp	r1, #255	; 0xff
 8003db6:	d01d      	beq.n	8003df4 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x54>
 8003db8:	1d23      	adds	r3, r4, #4
 8003dba:	4628      	mov	r0, r5
 8003dbc:	f7ff ffe0 	bl	8003d80 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	7813      	ldrb	r3, [r2, #0]
 8003dc4:	1c50      	adds	r0, r2, #1
 8003dc6:	2bff      	cmp	r3, #255	; 0xff
 8003dc8:	7523      	strb	r3, [r4, #20]
 8003dca:	d015      	beq.n	8003df8 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x58>
 8003dcc:	2310      	movs	r3, #16
 8003dce:	a901      	add	r1, sp, #4
 8003dd0:	7523      	strb	r3, [r4, #20]
 8003dd2:	f7ff ff45 	bl	8003c60 <_ZL12read_uleb128PKhPm>
 8003dd6:	9b01      	ldr	r3, [sp, #4]
 8003dd8:	4403      	add	r3, r0
 8003dda:	60e3      	str	r3, [r4, #12]
 8003ddc:	7803      	ldrb	r3, [r0, #0]
 8003dde:	a901      	add	r1, sp, #4
 8003de0:	7563      	strb	r3, [r4, #21]
 8003de2:	3001      	adds	r0, #1
 8003de4:	f7ff ff3c 	bl	8003c60 <_ZL12read_uleb128PKhPm>
 8003de8:	9b01      	ldr	r3, [sp, #4]
 8003dea:	4403      	add	r3, r0
 8003dec:	6123      	str	r3, [r4, #16]
 8003dee:	b002      	add	sp, #8
 8003df0:	bd70      	pop	{r4, r5, r6, pc}
 8003df2:	e7dc      	b.n	8003dae <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0xe>
 8003df4:	6060      	str	r0, [r4, #4]
 8003df6:	e7e4      	b.n	8003dc2 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x22>
 8003df8:	2300      	movs	r3, #0
 8003dfa:	e7ee      	b.n	8003dda <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x3a>

08003dfc <_Unwind_GetGR>:
 8003dfc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003dfe:	ab03      	add	r3, sp, #12
 8003e00:	9300      	str	r3, [sp, #0]
 8003e02:	2300      	movs	r3, #0
 8003e04:	460a      	mov	r2, r1
 8003e06:	4619      	mov	r1, r3
 8003e08:	f7fc ff68 	bl	8000cdc <_Unwind_VRS_Get>
 8003e0c:	9803      	ldr	r0, [sp, #12]
 8003e0e:	b005      	add	sp, #20
 8003e10:	f85d fb04 	ldr.w	pc, [sp], #4

08003e14 <__gxx_personality_v0>:
 8003e14:	2300      	movs	r3, #0
 8003e16:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e1a:	b091      	sub	sp, #68	; 0x44
 8003e1c:	9304      	str	r3, [sp, #16]
 8003e1e:	f000 0303 	and.w	r3, r0, #3
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	4607      	mov	r7, r0
 8003e26:	460c      	mov	r4, r1
 8003e28:	4616      	mov	r6, r2
 8003e2a:	d011      	beq.n	8003e50 <__gxx_personality_v0+0x3c>
 8003e2c:	d303      	bcc.n	8003e36 <__gxx_personality_v0+0x22>
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d003      	beq.n	8003e3a <__gxx_personality_v0+0x26>
 8003e32:	f000 fb6d 	bl	8004510 <abort>
 8003e36:	0702      	lsls	r2, r0, #28
 8003e38:	d51a      	bpl.n	8003e70 <__gxx_personality_v0+0x5c>
 8003e3a:	4631      	mov	r1, r6
 8003e3c:	4620      	mov	r0, r4
 8003e3e:	f7fd fcd3 	bl	80017e8 <__gnu_unwind_frame>
 8003e42:	b118      	cbz	r0, 8003e4c <__gxx_personality_v0+0x38>
 8003e44:	2009      	movs	r0, #9
 8003e46:	b011      	add	sp, #68	; 0x44
 8003e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e4c:	2008      	movs	r0, #8
 8003e4e:	e7fa      	b.n	8003e46 <__gxx_personality_v0+0x32>
 8003e50:	f000 0508 	and.w	r5, r0, #8
 8003e54:	f005 08ff 	and.w	r8, r5, #255	; 0xff
 8003e58:	bb85      	cbnz	r5, 8003ebc <__gxx_personality_v0+0xa8>
 8003e5a:	f8d1 9020 	ldr.w	r9, [r1, #32]
 8003e5e:	4610      	mov	r0, r2
 8003e60:	210d      	movs	r1, #13
 8003e62:	f7ff ffcb 	bl	8003dfc <_Unwind_GetGR>
 8003e66:	4581      	cmp	r9, r0
 8003e68:	f040 8140 	bne.w	80040ec <__gxx_personality_v0+0x2d8>
 8003e6c:	2506      	movs	r5, #6
 8003e6e:	e000      	b.n	8003e72 <__gxx_personality_v0+0x5e>
 8003e70:	2501      	movs	r5, #1
 8003e72:	ab10      	add	r3, sp, #64	; 0x40
 8003e74:	f843 4d2c 	str.w	r4, [r3, #-44]!
 8003e78:	9300      	str	r3, [sp, #0]
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	f007 0708 	and.w	r7, r7, #8
 8003e80:	433d      	orrs	r5, r7
 8003e82:	220c      	movs	r2, #12
 8003e84:	4619      	mov	r1, r3
 8003e86:	4630      	mov	r0, r6
 8003e88:	f7fc ff4e 	bl	8000d28 <_Unwind_VRS_Set>
 8003e8c:	2d06      	cmp	r5, #6
 8003e8e:	f040 8139 	bne.w	8004104 <__gxx_personality_v0+0x2f0>
 8003e92:	f8d4 8030 	ldr.w	r8, [r4, #48]	; 0x30
 8003e96:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8003e98:	f1b8 0f00 	cmp.w	r8, #0
 8003e9c:	bf0c      	ite	eq
 8003e9e:	f04f 0a01 	moveq.w	sl, #1
 8003ea2:	f04f 0a03 	movne.w	sl, #3
 8003ea6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003ea8:	f015 0508 	ands.w	r5, r5, #8
 8003eac:	f000 80ce 	beq.w	800404c <__gxx_personality_v0+0x238>
 8003eb0:	f1ba 0f01 	cmp.w	sl, #1
 8003eb4:	f040 80c6 	bne.w	8004044 <__gxx_personality_v0+0x230>
 8003eb8:	f000 fb0c 	bl	80044d4 <_ZSt9terminatev>
 8003ebc:	2502      	movs	r5, #2
 8003ebe:	e7d8      	b.n	8003e72 <__gxx_personality_v0+0x5e>
 8003ec0:	9a07      	ldr	r2, [sp, #28]
 8003ec2:	4413      	add	r3, r2
 8003ec4:	429f      	cmp	r7, r3
 8003ec6:	f080 8137 	bcs.w	8004138 <__gxx_personality_v0+0x324>
 8003eca:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003ece:	f1b8 0f00 	cmp.w	r8, #0
 8003ed2:	d001      	beq.n	8003ed8 <__gxx_personality_v0+0xc4>
 8003ed4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003ed6:	4498      	add	r8, r3
 8003ed8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8003eda:	b117      	cbz	r7, 8003ee2 <__gxx_personality_v0+0xce>
 8003edc:	1e78      	subs	r0, r7, #1
 8003ede:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8003ee0:	4407      	add	r7, r0
 8003ee2:	f1b8 0f00 	cmp.w	r8, #0
 8003ee6:	d0a8      	beq.n	8003e3a <__gxx_personality_v0+0x26>
 8003ee8:	2f00      	cmp	r7, #0
 8003eea:	f000 80a1 	beq.w	8004030 <__gxx_personality_v0+0x21c>
 8003eee:	f015 0308 	ands.w	r3, r5, #8
 8003ef2:	9302      	str	r3, [sp, #8]
 8003ef4:	d036      	beq.n	8003f64 <__gxx_personality_v0+0x150>
 8003ef6:	2347      	movs	r3, #71	; 0x47
 8003ef8:	7023      	strb	r3, [r4, #0]
 8003efa:	234e      	movs	r3, #78	; 0x4e
 8003efc:	7063      	strb	r3, [r4, #1]
 8003efe:	2355      	movs	r3, #85	; 0x55
 8003f00:	70a3      	strb	r3, [r4, #2]
 8003f02:	2343      	movs	r3, #67	; 0x43
 8003f04:	70e3      	strb	r3, [r4, #3]
 8003f06:	2346      	movs	r3, #70	; 0x46
 8003f08:	7123      	strb	r3, [r4, #4]
 8003f0a:	234f      	movs	r3, #79	; 0x4f
 8003f0c:	7163      	strb	r3, [r4, #5]
 8003f0e:	2352      	movs	r3, #82	; 0x52
 8003f10:	71a3      	strb	r3, [r4, #6]
 8003f12:	2300      	movs	r3, #0
 8003f14:	71e3      	strb	r3, [r4, #7]
 8003f16:	f04f 0a00 	mov.w	sl, #0
 8003f1a:	f06f 0b03 	mvn.w	fp, #3
 8003f1e:	a907      	add	r1, sp, #28
 8003f20:	4638      	mov	r0, r7
 8003f22:	f7ff feae 	bl	8003c82 <_ZL12read_sleb128PKhPl>
 8003f26:	a908      	add	r1, sp, #32
 8003f28:	9003      	str	r0, [sp, #12]
 8003f2a:	f7ff feaa 	bl	8003c82 <_ZL12read_sleb128PKhPl>
 8003f2e:	9a07      	ldr	r2, [sp, #28]
 8003f30:	2a00      	cmp	r2, #0
 8003f32:	d076      	beq.n	8004022 <__gxx_personality_v0+0x20e>
 8003f34:	dd3d      	ble.n	8003fb2 <__gxx_personality_v0+0x19e>
 8003f36:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 8003f3a:	28ff      	cmp	r0, #255	; 0xff
 8003f3c:	d035      	beq.n	8003faa <__gxx_personality_v0+0x196>
 8003f3e:	f000 0307 	and.w	r3, r0, #7
 8003f42:	2b04      	cmp	r3, #4
 8003f44:	f63f af75 	bhi.w	8003e32 <__gxx_personality_v0+0x1e>
 8003f48:	a101      	add	r1, pc, #4	; (adr r1, 8003f50 <__gxx_personality_v0+0x13c>)
 8003f4a:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f4e:	bf00      	nop
 8003f50:	08003faf 	.word	0x08003faf
 8003f54:	08003e33 	.word	0x08003e33
 8003f58:	08003f77 	.word	0x08003f77
 8003f5c:	08003faf 	.word	0x08003faf
 8003f60:	08003fa7 	.word	0x08003fa7
 8003f64:	79e3      	ldrb	r3, [r4, #7]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	bf0c      	ite	eq
 8003f6a:	f854 3c20 	ldreq.w	r3, [r4, #-32]
 8003f6e:	f104 0358 	addne.w	r3, r4, #88	; 0x58
 8003f72:	9304      	str	r3, [sp, #16]
 8003f74:	e7cf      	b.n	8003f16 <__gxx_personality_v0+0x102>
 8003f76:	2702      	movs	r7, #2
 8003f78:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003f7a:	ab09      	add	r3, sp, #36	; 0x24
 8003f7c:	fb07 1212 	mls	r2, r7, r2, r1
 8003f80:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003f82:	f7ff fe96 	bl	8003cb2 <_ZL28read_encoded_value_with_basehjPKhPj>
 8003f86:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003f88:	b369      	cbz	r1, 8003fe6 <__gxx_personality_v0+0x1d2>
 8003f8a:	b12c      	cbz	r4, 8003f98 <__gxx_personality_v0+0x184>
 8003f8c:	ab04      	add	r3, sp, #16
 8003f8e:	2200      	movs	r2, #0
 8003f90:	4620      	mov	r0, r4
 8003f92:	f7ff fdd1 	bl	8003b38 <__cxa_type_match>
 8003f96:	bb30      	cbnz	r0, 8003fe6 <__gxx_personality_v0+0x1d2>
 8003f98:	9f08      	ldr	r7, [sp, #32]
 8003f9a:	2f00      	cmp	r7, #0
 8003f9c:	d044      	beq.n	8004028 <__gxx_personality_v0+0x214>
 8003f9e:	9b03      	ldr	r3, [sp, #12]
 8003fa0:	443b      	add	r3, r7
 8003fa2:	461f      	mov	r7, r3
 8003fa4:	e7bb      	b.n	8003f1e <__gxx_personality_v0+0x10a>
 8003fa6:	2708      	movs	r7, #8
 8003fa8:	e7e6      	b.n	8003f78 <__gxx_personality_v0+0x164>
 8003faa:	2700      	movs	r7, #0
 8003fac:	e7e4      	b.n	8003f78 <__gxx_personality_v0+0x164>
 8003fae:	2704      	movs	r7, #4
 8003fb0:	e7e2      	b.n	8003f78 <__gxx_personality_v0+0x164>
 8003fb2:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8003fb4:	3201      	adds	r2, #1
 8003fb6:	b36c      	cbz	r4, 8004014 <__gxx_personality_v0+0x200>
 8003fb8:	9b02      	ldr	r3, [sp, #8]
 8003fba:	bb5b      	cbnz	r3, 8004014 <__gxx_personality_v0+0x200>
 8003fbc:	fb0b 7202 	mla	r2, fp, r2, r7
 8003fc0:	9b04      	ldr	r3, [sp, #16]
 8003fc2:	1f17      	subs	r7, r2, #4
 8003fc4:	9306      	str	r3, [sp, #24]
 8003fc6:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8003fca:	b141      	cbz	r1, 8003fde <__gxx_personality_v0+0x1ca>
 8003fcc:	ab06      	add	r3, sp, #24
 8003fce:	2200      	movs	r2, #0
 8003fd0:	4439      	add	r1, r7
 8003fd2:	4620      	mov	r0, r4
 8003fd4:	f7ff fdb0 	bl	8003b38 <__cxa_type_match>
 8003fd8:	2800      	cmp	r0, #0
 8003fda:	d0f4      	beq.n	8003fc6 <__gxx_personality_v0+0x1b2>
 8003fdc:	2101      	movs	r1, #1
 8003fde:	f081 0101 	eor.w	r1, r1, #1
 8003fe2:	2900      	cmp	r1, #0
 8003fe4:	d0d8      	beq.n	8003f98 <__gxx_personality_v0+0x184>
 8003fe6:	f04f 0a03 	mov.w	sl, #3
 8003fea:	9f07      	ldr	r7, [sp, #28]
 8003fec:	07eb      	lsls	r3, r5, #31
 8003fee:	d527      	bpl.n	8004040 <__gxx_personality_v0+0x22c>
 8003ff0:	f1ba 0f02 	cmp.w	sl, #2
 8003ff4:	f43f af21 	beq.w	8003e3a <__gxx_personality_v0+0x26>
 8003ff8:	210d      	movs	r1, #13
 8003ffa:	4630      	mov	r0, r6
 8003ffc:	9d04      	ldr	r5, [sp, #16]
 8003ffe:	f7ff fefd 	bl	8003dfc <_Unwind_GetGR>
 8004002:	6265      	str	r5, [r4, #36]	; 0x24
 8004004:	6220      	str	r0, [r4, #32]
 8004006:	62a7      	str	r7, [r4, #40]	; 0x28
 8004008:	f8c4 902c 	str.w	r9, [r4, #44]	; 0x2c
 800400c:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
 8004010:	2006      	movs	r0, #6
 8004012:	e718      	b.n	8003e46 <__gxx_personality_v0+0x32>
 8004014:	fb0b f202 	mul.w	r2, fp, r2
 8004018:	58b9      	ldr	r1, [r7, r2]
 800401a:	fab1 f181 	clz	r1, r1
 800401e:	0949      	lsrs	r1, r1, #5
 8004020:	e7df      	b.n	8003fe2 <__gxx_personality_v0+0x1ce>
 8004022:	f04f 0a01 	mov.w	sl, #1
 8004026:	e7b7      	b.n	8003f98 <__gxx_personality_v0+0x184>
 8004028:	f1ba 0f00 	cmp.w	sl, #0
 800402c:	f43f af05 	beq.w	8003e3a <__gxx_personality_v0+0x26>
 8004030:	f04f 0a02 	mov.w	sl, #2
 8004034:	e7da      	b.n	8003fec <__gxx_personality_v0+0x1d8>
 8004036:	2700      	movs	r7, #0
 8004038:	f04f 0a01 	mov.w	sl, #1
 800403c:	46b8      	mov	r8, r7
 800403e:	e7d5      	b.n	8003fec <__gxx_personality_v0+0x1d8>
 8004040:	4649      	mov	r1, r9
 8004042:	e731      	b.n	8003ea8 <__gxx_personality_v0+0x94>
 8004044:	2f00      	cmp	r7, #0
 8004046:	da23      	bge.n	8004090 <__gxx_personality_v0+0x27c>
 8004048:	f000 fa56 	bl	80044f8 <_ZSt10unexpectedv>
 800404c:	f1ba 0f01 	cmp.w	sl, #1
 8004050:	d102      	bne.n	8004058 <__gxx_personality_v0+0x244>
 8004052:	4620      	mov	r0, r4
 8004054:	f000 f9c8 	bl	80043e8 <__cxa_call_terminate>
 8004058:	2f00      	cmp	r7, #0
 800405a:	da19      	bge.n	8004090 <__gxx_personality_v0+0x27c>
 800405c:	aa0a      	add	r2, sp, #40	; 0x28
 800405e:	4630      	mov	r0, r6
 8004060:	f7ff fe9e 	bl	8003da0 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 8004064:	4631      	mov	r1, r6
 8004066:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 800406a:	f7ff fe66 	bl	8003d3a <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800406e:	f06f 0303 	mvn.w	r3, #3
 8004072:	fb07 3203 	mla	r2, r7, r3, r3
 8004076:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004078:	900c      	str	r0, [sp, #48]	; 0x30
 800407a:	4413      	add	r3, r2
 800407c:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
 8004080:	b10a      	cbz	r2, 8004086 <__gxx_personality_v0+0x272>
 8004082:	3501      	adds	r5, #1
 8004084:	e7fa      	b.n	800407c <__gxx_personality_v0+0x268>
 8004086:	2204      	movs	r2, #4
 8004088:	62a5      	str	r5, [r4, #40]	; 0x28
 800408a:	62e0      	str	r0, [r4, #44]	; 0x2c
 800408c:	6322      	str	r2, [r4, #48]	; 0x30
 800408e:	6363      	str	r3, [r4, #52]	; 0x34
 8004090:	ab10      	add	r3, sp, #64	; 0x40
 8004092:	f843 4d1c 	str.w	r4, [r3, #-28]!
 8004096:	9300      	str	r3, [sp, #0]
 8004098:	2300      	movs	r3, #0
 800409a:	4630      	mov	r0, r6
 800409c:	461a      	mov	r2, r3
 800409e:	4619      	mov	r1, r3
 80040a0:	f7fc fe42 	bl	8000d28 <_Unwind_VRS_Set>
 80040a4:	ab10      	add	r3, sp, #64	; 0x40
 80040a6:	f843 7d20 	str.w	r7, [r3, #-32]!
 80040aa:	9300      	str	r3, [sp, #0]
 80040ac:	2300      	movs	r3, #0
 80040ae:	2201      	movs	r2, #1
 80040b0:	4619      	mov	r1, r3
 80040b2:	4630      	mov	r0, r6
 80040b4:	f7fc fe38 	bl	8000d28 <_Unwind_VRS_Set>
 80040b8:	210f      	movs	r1, #15
 80040ba:	4630      	mov	r0, r6
 80040bc:	f7ff fe9e 	bl	8003dfc <_Unwind_GetGR>
 80040c0:	f000 0001 	and.w	r0, r0, #1
 80040c4:	ab10      	add	r3, sp, #64	; 0x40
 80040c6:	ea40 0008 	orr.w	r0, r0, r8
 80040ca:	f843 0d24 	str.w	r0, [r3, #-36]!
 80040ce:	9300      	str	r3, [sp, #0]
 80040d0:	2300      	movs	r3, #0
 80040d2:	220f      	movs	r2, #15
 80040d4:	4619      	mov	r1, r3
 80040d6:	4630      	mov	r0, r6
 80040d8:	f7fc fe26 	bl	8000d28 <_Unwind_VRS_Set>
 80040dc:	f1ba 0f02 	cmp.w	sl, #2
 80040e0:	d102      	bne.n	80040e8 <__gxx_personality_v0+0x2d4>
 80040e2:	4620      	mov	r0, r4
 80040e4:	f7ff fd86 	bl	8003bf4 <__cxa_begin_cleanup>
 80040e8:	2007      	movs	r0, #7
 80040ea:	e6ac      	b.n	8003e46 <__gxx_personality_v0+0x32>
 80040ec:	aa10      	add	r2, sp, #64	; 0x40
 80040ee:	f842 4d2c 	str.w	r4, [r2, #-44]!
 80040f2:	9200      	str	r2, [sp, #0]
 80040f4:	4643      	mov	r3, r8
 80040f6:	220c      	movs	r2, #12
 80040f8:	4641      	mov	r1, r8
 80040fa:	4630      	mov	r0, r6
 80040fc:	f045 0502 	orr.w	r5, r5, #2
 8004100:	f7fc fe12 	bl	8000d28 <_Unwind_VRS_Set>
 8004104:	4630      	mov	r0, r6
 8004106:	f7fd fb8b 	bl	8001820 <_Unwind_GetLanguageSpecificData>
 800410a:	4681      	mov	r9, r0
 800410c:	2800      	cmp	r0, #0
 800410e:	f43f ae94 	beq.w	8003e3a <__gxx_personality_v0+0x26>
 8004112:	aa0a      	add	r2, sp, #40	; 0x28
 8004114:	4601      	mov	r1, r0
 8004116:	4630      	mov	r0, r6
 8004118:	f7ff fe42 	bl	8003da0 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 800411c:	4631      	mov	r1, r6
 800411e:	4680      	mov	r8, r0
 8004120:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 8004124:	f7ff fe09 	bl	8003d3a <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 8004128:	210f      	movs	r1, #15
 800412a:	900c      	str	r0, [sp, #48]	; 0x30
 800412c:	4630      	mov	r0, r6
 800412e:	f7ff fe65 	bl	8003dfc <_Unwind_GetGR>
 8004132:	f020 0001 	bic.w	r0, r0, #1
 8004136:	1e47      	subs	r7, r0, #1
 8004138:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800413a:	4598      	cmp	r8, r3
 800413c:	f4bf af7b 	bcs.w	8004036 <__gxx_personality_v0+0x222>
 8004140:	4642      	mov	r2, r8
 8004142:	ab06      	add	r3, sp, #24
 8004144:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 8004148:	2000      	movs	r0, #0
 800414a:	f7ff fe19 	bl	8003d80 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 800414e:	ab07      	add	r3, sp, #28
 8004150:	4602      	mov	r2, r0
 8004152:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 8004156:	2000      	movs	r0, #0
 8004158:	f7ff fe12 	bl	8003d80 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 800415c:	ab08      	add	r3, sp, #32
 800415e:	4602      	mov	r2, r0
 8004160:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 8004164:	2000      	movs	r0, #0
 8004166:	f7ff fe0b 	bl	8003d80 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 800416a:	a909      	add	r1, sp, #36	; 0x24
 800416c:	f7ff fd78 	bl	8003c60 <_ZL12read_uleb128PKhPm>
 8004170:	9a06      	ldr	r2, [sp, #24]
 8004172:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004174:	4680      	mov	r8, r0
 8004176:	4413      	add	r3, r2
 8004178:	429f      	cmp	r7, r3
 800417a:	f4bf aea1 	bcs.w	8003ec0 <__gxx_personality_v0+0xac>
 800417e:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 8004182:	e7d9      	b.n	8004138 <__gxx_personality_v0+0x324>

08004184 <_ZSt15get_new_handlerv>:
 8004184:	4b02      	ldr	r3, [pc, #8]	; (8004190 <_ZSt15get_new_handlerv+0xc>)
 8004186:	6818      	ldr	r0, [r3, #0]
 8004188:	f3bf 8f5b 	dmb	ish
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	2000026c 	.word	0x2000026c

08004194 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 8004194:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8004196:	2310      	movs	r3, #16
 8004198:	2400      	movs	r4, #0
 800419a:	9302      	str	r3, [sp, #8]
 800419c:	6803      	ldr	r3, [r0, #0]
 800419e:	4615      	mov	r5, r2
 80041a0:	699e      	ldr	r6, [r3, #24]
 80041a2:	9400      	str	r4, [sp, #0]
 80041a4:	466b      	mov	r3, sp
 80041a6:	f88d 4004 	strb.w	r4, [sp, #4]
 80041aa:	9403      	str	r4, [sp, #12]
 80041ac:	6812      	ldr	r2, [r2, #0]
 80041ae:	47b0      	blx	r6
 80041b0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80041b4:	f003 0306 	and.w	r3, r3, #6
 80041b8:	2b06      	cmp	r3, #6
 80041ba:	bf09      	itett	eq
 80041bc:	2001      	moveq	r0, #1
 80041be:	4620      	movne	r0, r4
 80041c0:	9b00      	ldreq	r3, [sp, #0]
 80041c2:	602b      	streq	r3, [r5, #0]
 80041c4:	b004      	add	sp, #16
 80041c6:	bd70      	pop	{r4, r5, r6, pc}

080041c8 <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 80041c8:	9800      	ldr	r0, [sp, #0]
 80041ca:	4290      	cmp	r0, r2
 80041cc:	bf0c      	ite	eq
 80041ce:	2006      	moveq	r0, #6
 80041d0:	2001      	movne	r0, #1
 80041d2:	4770      	bx	lr

080041d4 <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 80041d4:	b510      	push	{r4, lr}
 80041d6:	4604      	mov	r4, r0
 80041d8:	4b02      	ldr	r3, [pc, #8]	; (80041e4 <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 80041da:	6003      	str	r3, [r0, #0]
 80041dc:	f000 f84b 	bl	8004276 <_ZNSt9type_infoD1Ev>
 80041e0:	4620      	mov	r0, r4
 80041e2:	bd10      	pop	{r4, pc}
 80041e4:	080048ec 	.word	0x080048ec

080041e8 <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 80041e8:	b510      	push	{r4, lr}
 80041ea:	4604      	mov	r4, r0
 80041ec:	f7ff fff2 	bl	80041d4 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 80041f0:	4620      	mov	r0, r4
 80041f2:	2108      	movs	r1, #8
 80041f4:	f000 f98a 	bl	800450c <_ZdlPvj>
 80041f8:	4620      	mov	r0, r4
 80041fa:	bd10      	pop	{r4, pc}

080041fc <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 80041fc:	b538      	push	{r3, r4, r5, lr}
 80041fe:	4615      	mov	r5, r2
 8004200:	461c      	mov	r4, r3
 8004202:	f000 f83b 	bl	800427c <_ZNKSt9type_infoeqERKS_>
 8004206:	b120      	cbz	r0, 8004212 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 8004208:	2308      	movs	r3, #8
 800420a:	60e3      	str	r3, [r4, #12]
 800420c:	2306      	movs	r3, #6
 800420e:	6025      	str	r5, [r4, #0]
 8004210:	7123      	strb	r3, [r4, #4]
 8004212:	bd38      	pop	{r3, r4, r5, pc}

08004214 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 8004214:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004218:	4605      	mov	r5, r0
 800421a:	460c      	mov	r4, r1
 800421c:	4616      	mov	r6, r2
 800421e:	461f      	mov	r7, r3
 8004220:	f000 f82c 	bl	800427c <_ZNKSt9type_infoeqERKS_>
 8004224:	b948      	cbnz	r0, 800423a <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8004226:	2f03      	cmp	r7, #3
 8004228:	d807      	bhi.n	800423a <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 800422a:	6823      	ldr	r3, [r4, #0]
 800422c:	4632      	mov	r2, r6
 800422e:	4629      	mov	r1, r5
 8004230:	4620      	mov	r0, r4
 8004232:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004236:	695b      	ldr	r3, [r3, #20]
 8004238:	4718      	bx	r3
 800423a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800423e <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 800423e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004242:	9e06      	ldr	r6, [sp, #24]
 8004244:	4698      	mov	r8, r3
 8004246:	9b08      	ldr	r3, [sp, #32]
 8004248:	4607      	mov	r7, r0
 800424a:	429e      	cmp	r6, r3
 800424c:	4615      	mov	r5, r2
 800424e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8004250:	d103      	bne.n	800425a <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x1c>
 8004252:	9907      	ldr	r1, [sp, #28]
 8004254:	f000 f812 	bl	800427c <_ZNKSt9type_infoeqERKS_>
 8004258:	b958      	cbnz	r0, 8004272 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x34>
 800425a:	4641      	mov	r1, r8
 800425c:	4638      	mov	r0, r7
 800425e:	f000 f80d 	bl	800427c <_ZNKSt9type_infoeqERKS_>
 8004262:	b118      	cbz	r0, 800426c <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2e>
 8004264:	2301      	movs	r3, #1
 8004266:	6026      	str	r6, [r4, #0]
 8004268:	7125      	strb	r5, [r4, #4]
 800426a:	71a3      	strb	r3, [r4, #6]
 800426c:	2000      	movs	r0, #0
 800426e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004272:	7165      	strb	r5, [r4, #5]
 8004274:	e7fa      	b.n	800426c <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2e>

08004276 <_ZNSt9type_infoD1Ev>:
 8004276:	4770      	bx	lr

08004278 <_ZNKSt9type_info14__is_pointer_pEv>:
 8004278:	2000      	movs	r0, #0
 800427a:	4770      	bx	lr

0800427c <_ZNKSt9type_infoeqERKS_>:
 800427c:	4281      	cmp	r1, r0
 800427e:	b508      	push	{r3, lr}
 8004280:	d00e      	beq.n	80042a0 <_ZNKSt9type_infoeqERKS_+0x24>
 8004282:	6840      	ldr	r0, [r0, #4]
 8004284:	7803      	ldrb	r3, [r0, #0]
 8004286:	2b2a      	cmp	r3, #42	; 0x2a
 8004288:	d00c      	beq.n	80042a4 <_ZNKSt9type_infoeqERKS_+0x28>
 800428a:	6849      	ldr	r1, [r1, #4]
 800428c:	780b      	ldrb	r3, [r1, #0]
 800428e:	2b2a      	cmp	r3, #42	; 0x2a
 8004290:	bf08      	it	eq
 8004292:	3101      	addeq	r1, #1
 8004294:	f7fb ff5c 	bl	8000150 <strcmp>
 8004298:	fab0 f080 	clz	r0, r0
 800429c:	0940      	lsrs	r0, r0, #5
 800429e:	bd08      	pop	{r3, pc}
 80042a0:	2001      	movs	r0, #1
 80042a2:	bd08      	pop	{r3, pc}
 80042a4:	2000      	movs	r0, #0
 80042a6:	bd08      	pop	{r3, pc}

080042a8 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 80042a8:	b510      	push	{r4, lr}
 80042aa:	4604      	mov	r4, r0
 80042ac:	4b02      	ldr	r3, [pc, #8]	; (80042b8 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 80042ae:	6003      	str	r3, [r0, #0]
 80042b0:	f7ff ff90 	bl	80041d4 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 80042b4:	4620      	mov	r0, r4
 80042b6:	bd10      	pop	{r4, pc}
 80042b8:	080049b8 	.word	0x080049b8

080042bc <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 80042bc:	b510      	push	{r4, lr}
 80042be:	4604      	mov	r4, r0
 80042c0:	f7ff fff2 	bl	80042a8 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>
 80042c4:	4620      	mov	r0, r4
 80042c6:	210c      	movs	r1, #12
 80042c8:	f000 f920 	bl	800450c <_ZdlPvj>
 80042cc:	4620      	mov	r0, r4
 80042ce:	bd10      	pop	{r4, pc}

080042d0 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 80042d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042d4:	9e06      	ldr	r6, [sp, #24]
 80042d6:	4680      	mov	r8, r0
 80042d8:	4296      	cmp	r6, r2
 80042da:	460f      	mov	r7, r1
 80042dc:	4614      	mov	r4, r2
 80042de:	461d      	mov	r5, r3
 80042e0:	d103      	bne.n	80042ea <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x1a>
 80042e2:	4619      	mov	r1, r3
 80042e4:	f7ff ffca 	bl	800427c <_ZNKSt9type_infoeqERKS_>
 80042e8:	b958      	cbnz	r0, 8004302 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x32>
 80042ea:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80042ee:	4622      	mov	r2, r4
 80042f0:	6803      	ldr	r3, [r0, #0]
 80042f2:	9606      	str	r6, [sp, #24]
 80042f4:	6a1e      	ldr	r6, [r3, #32]
 80042f6:	4639      	mov	r1, r7
 80042f8:	462b      	mov	r3, r5
 80042fa:	46b4      	mov	ip, r6
 80042fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004300:	4760      	bx	ip
 8004302:	2006      	movs	r0, #6
 8004304:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004308 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 8004308:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800430c:	460e      	mov	r6, r1
 800430e:	4619      	mov	r1, r3
 8004310:	4683      	mov	fp, r0
 8004312:	4617      	mov	r7, r2
 8004314:	4699      	mov	r9, r3
 8004316:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004318:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 800431c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8004320:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004322:	f7ff ffab 	bl	800427c <_ZNKSt9type_infoeqERKS_>
 8004326:	b190      	cbz	r0, 800434e <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x46>
 8004328:	2e00      	cmp	r6, #0
 800432a:	602c      	str	r4, [r5, #0]
 800432c:	712f      	strb	r7, [r5, #4]
 800432e:	db09      	blt.n	8004344 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x3c>
 8004330:	4434      	add	r4, r6
 8004332:	45a0      	cmp	r8, r4
 8004334:	bf0c      	ite	eq
 8004336:	2406      	moveq	r4, #6
 8004338:	2401      	movne	r4, #1
 800433a:	71ac      	strb	r4, [r5, #6]
 800433c:	2000      	movs	r0, #0
 800433e:	b001      	add	sp, #4
 8004340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004344:	3602      	adds	r6, #2
 8004346:	d1f9      	bne.n	800433c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>
 8004348:	2301      	movs	r3, #1
 800434a:	71ab      	strb	r3, [r5, #6]
 800434c:	e7f6      	b.n	800433c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>
 800434e:	4544      	cmp	r4, r8
 8004350:	d104      	bne.n	800435c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 8004352:	4651      	mov	r1, sl
 8004354:	4658      	mov	r0, fp
 8004356:	f7ff ff91 	bl	800427c <_ZNKSt9type_infoeqERKS_>
 800435a:	b988      	cbnz	r0, 8004380 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x78>
 800435c:	f8db 0008 	ldr.w	r0, [fp, #8]
 8004360:	463a      	mov	r2, r7
 8004362:	6803      	ldr	r3, [r0, #0]
 8004364:	950d      	str	r5, [sp, #52]	; 0x34
 8004366:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800436a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 800436e:	940a      	str	r4, [sp, #40]	; 0x28
 8004370:	69dc      	ldr	r4, [r3, #28]
 8004372:	4631      	mov	r1, r6
 8004374:	464b      	mov	r3, r9
 8004376:	46a4      	mov	ip, r4
 8004378:	b001      	add	sp, #4
 800437a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800437e:	4760      	bx	ip
 8004380:	716f      	strb	r7, [r5, #5]
 8004382:	e7db      	b.n	800433c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>

08004384 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 8004384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004388:	4604      	mov	r4, r0
 800438a:	460d      	mov	r5, r1
 800438c:	4616      	mov	r6, r2
 800438e:	461f      	mov	r7, r3
 8004390:	f7ff ff34 	bl	80041fc <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 8004394:	b948      	cbnz	r0, 80043aa <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x26>
 8004396:	68a0      	ldr	r0, [r4, #8]
 8004398:	4632      	mov	r2, r6
 800439a:	6803      	ldr	r3, [r0, #0]
 800439c:	4629      	mov	r1, r5
 800439e:	699c      	ldr	r4, [r3, #24]
 80043a0:	463b      	mov	r3, r7
 80043a2:	46a4      	mov	ip, r4
 80043a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80043a8:	4760      	bx	ip
 80043aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080043ae <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 80043ae:	7803      	ldrb	r3, [r0, #0]
 80043b0:	2b47      	cmp	r3, #71	; 0x47
 80043b2:	d117      	bne.n	80043e4 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80043b4:	7843      	ldrb	r3, [r0, #1]
 80043b6:	2b4e      	cmp	r3, #78	; 0x4e
 80043b8:	d114      	bne.n	80043e4 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80043ba:	7883      	ldrb	r3, [r0, #2]
 80043bc:	2b55      	cmp	r3, #85	; 0x55
 80043be:	d111      	bne.n	80043e4 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80043c0:	78c3      	ldrb	r3, [r0, #3]
 80043c2:	2b43      	cmp	r3, #67	; 0x43
 80043c4:	d10e      	bne.n	80043e4 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80043c6:	7903      	ldrb	r3, [r0, #4]
 80043c8:	2b43      	cmp	r3, #67	; 0x43
 80043ca:	d10b      	bne.n	80043e4 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80043cc:	7943      	ldrb	r3, [r0, #5]
 80043ce:	2b2b      	cmp	r3, #43	; 0x2b
 80043d0:	d108      	bne.n	80043e4 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80043d2:	7983      	ldrb	r3, [r0, #6]
 80043d4:	2b2b      	cmp	r3, #43	; 0x2b
 80043d6:	d105      	bne.n	80043e4 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 80043d8:	79c0      	ldrb	r0, [r0, #7]
 80043da:	2801      	cmp	r0, #1
 80043dc:	bf8c      	ite	hi
 80043de:	2000      	movhi	r0, #0
 80043e0:	2001      	movls	r0, #1
 80043e2:	4770      	bx	lr
 80043e4:	2000      	movs	r0, #0
 80043e6:	4770      	bx	lr

080043e8 <__cxa_call_terminate>:
 80043e8:	b510      	push	{r4, lr}
 80043ea:	4604      	mov	r4, r0
 80043ec:	b148      	cbz	r0, 8004402 <__cxa_call_terminate+0x1a>
 80043ee:	f000 f83b 	bl	8004468 <__cxa_begin_catch>
 80043f2:	4620      	mov	r0, r4
 80043f4:	f7ff ffdb 	bl	80043ae <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 80043f8:	b118      	cbz	r0, 8004402 <__cxa_call_terminate+0x1a>
 80043fa:	f854 0c14 	ldr.w	r0, [r4, #-20]
 80043fe:	f000 f85d 	bl	80044bc <_ZN10__cxxabiv111__terminateEPFvvE>
 8004402:	f000 f867 	bl	80044d4 <_ZSt9terminatev>

08004406 <__cxa_call_unexpected>:
 8004406:	b538      	push	{r3, r4, r5, lr}
 8004408:	4602      	mov	r2, r0
 800440a:	f7ff ffd0 	bl	80043ae <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 800440e:	b140      	cbz	r0, 8004422 <__cxa_call_unexpected+0x1c>
 8004410:	2500      	movs	r5, #0
 8004412:	f852 4c18 	ldr.w	r4, [r2, #-24]
 8004416:	4610      	mov	r0, r2
 8004418:	f000 f826 	bl	8004468 <__cxa_begin_catch>
 800441c:	b125      	cbz	r5, 8004428 <__cxa_call_unexpected+0x22>
 800441e:	f000 f86b 	bl	80044f8 <_ZSt10unexpectedv>
 8004422:	4604      	mov	r4, r0
 8004424:	2501      	movs	r5, #1
 8004426:	e7f6      	b.n	8004416 <__cxa_call_unexpected+0x10>
 8004428:	4620      	mov	r0, r4
 800442a:	f000 f858 	bl	80044de <_ZN10__cxxabiv112__unexpectedEPFvvE>

0800442e <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 800442e:	7803      	ldrb	r3, [r0, #0]
 8004430:	2b47      	cmp	r3, #71	; 0x47
 8004432:	d117      	bne.n	8004464 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004434:	7843      	ldrb	r3, [r0, #1]
 8004436:	2b4e      	cmp	r3, #78	; 0x4e
 8004438:	d114      	bne.n	8004464 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800443a:	7883      	ldrb	r3, [r0, #2]
 800443c:	2b55      	cmp	r3, #85	; 0x55
 800443e:	d111      	bne.n	8004464 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004440:	78c3      	ldrb	r3, [r0, #3]
 8004442:	2b43      	cmp	r3, #67	; 0x43
 8004444:	d10e      	bne.n	8004464 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004446:	7903      	ldrb	r3, [r0, #4]
 8004448:	2b43      	cmp	r3, #67	; 0x43
 800444a:	d10b      	bne.n	8004464 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800444c:	7943      	ldrb	r3, [r0, #5]
 800444e:	2b2b      	cmp	r3, #43	; 0x2b
 8004450:	d108      	bne.n	8004464 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004452:	7983      	ldrb	r3, [r0, #6]
 8004454:	2b2b      	cmp	r3, #43	; 0x2b
 8004456:	d105      	bne.n	8004464 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004458:	79c0      	ldrb	r0, [r0, #7]
 800445a:	2801      	cmp	r0, #1
 800445c:	bf8c      	ite	hi
 800445e:	2000      	movhi	r0, #0
 8004460:	2001      	movls	r0, #1
 8004462:	4770      	bx	lr
 8004464:	2000      	movs	r0, #0
 8004466:	4770      	bx	lr

08004468 <__cxa_begin_catch>:
 8004468:	b538      	push	{r3, r4, r5, lr}
 800446a:	4605      	mov	r5, r0
 800446c:	f000 f84a 	bl	8004504 <__cxa_get_globals>
 8004470:	4601      	mov	r1, r0
 8004472:	6802      	ldr	r2, [r0, #0]
 8004474:	4628      	mov	r0, r5
 8004476:	f1a5 0420 	sub.w	r4, r5, #32
 800447a:	f7ff ffd8 	bl	800442e <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 800447e:	b930      	cbnz	r0, 800448e <__cxa_begin_catch+0x26>
 8004480:	b10a      	cbz	r2, 8004486 <__cxa_begin_catch+0x1e>
 8004482:	f000 f827 	bl	80044d4 <_ZSt9terminatev>
 8004486:	600c      	str	r4, [r1, #0]
 8004488:	4614      	mov	r4, r2
 800448a:	4620      	mov	r0, r4
 800448c:	bd38      	pop	{r3, r4, r5, pc}
 800448e:	f855 3c0c 	ldr.w	r3, [r5, #-12]
 8004492:	4628      	mov	r0, r5
 8004494:	2b00      	cmp	r3, #0
 8004496:	bfb4      	ite	lt
 8004498:	f1c3 0301 	rsblt	r3, r3, #1
 800449c:	3301      	addge	r3, #1
 800449e:	f845 3c0c 	str.w	r3, [r5, #-12]
 80044a2:	684b      	ldr	r3, [r1, #4]
 80044a4:	42a2      	cmp	r2, r4
 80044a6:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80044aa:	604b      	str	r3, [r1, #4]
 80044ac:	bf1c      	itt	ne
 80044ae:	f845 2c10 	strne.w	r2, [r5, #-16]
 80044b2:	600c      	strne	r4, [r1, #0]
 80044b4:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 80044b6:	f7fc fc09 	bl	8000ccc <_Unwind_Complete>
 80044ba:	e7e6      	b.n	800448a <__cxa_begin_catch+0x22>

080044bc <_ZN10__cxxabiv111__terminateEPFvvE>:
 80044bc:	b508      	push	{r3, lr}
 80044be:	4780      	blx	r0
 80044c0:	f000 f826 	bl	8004510 <abort>

080044c4 <_ZSt13get_terminatev>:
 80044c4:	4b02      	ldr	r3, [pc, #8]	; (80044d0 <_ZSt13get_terminatev+0xc>)
 80044c6:	6818      	ldr	r0, [r3, #0]
 80044c8:	f3bf 8f5b 	dmb	ish
 80044cc:	4770      	bx	lr
 80044ce:	bf00      	nop
 80044d0:	2000000c 	.word	0x2000000c

080044d4 <_ZSt9terminatev>:
 80044d4:	b508      	push	{r3, lr}
 80044d6:	f7ff fff5 	bl	80044c4 <_ZSt13get_terminatev>
 80044da:	f7ff ffef 	bl	80044bc <_ZN10__cxxabiv111__terminateEPFvvE>

080044de <_ZN10__cxxabiv112__unexpectedEPFvvE>:
 80044de:	b508      	push	{r3, lr}
 80044e0:	4780      	blx	r0
 80044e2:	f7ff fff7 	bl	80044d4 <_ZSt9terminatev>
	...

080044e8 <_ZSt14get_unexpectedv>:
 80044e8:	4b02      	ldr	r3, [pc, #8]	; (80044f4 <_ZSt14get_unexpectedv+0xc>)
 80044ea:	6818      	ldr	r0, [r3, #0]
 80044ec:	f3bf 8f5b 	dmb	ish
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	20000010 	.word	0x20000010

080044f8 <_ZSt10unexpectedv>:
 80044f8:	b508      	push	{r3, lr}
 80044fa:	f7ff fff5 	bl	80044e8 <_ZSt14get_unexpectedv>
 80044fe:	f7ff ffee 	bl	80044de <_ZN10__cxxabiv112__unexpectedEPFvvE>
	...

08004504 <__cxa_get_globals>:
 8004504:	4800      	ldr	r0, [pc, #0]	; (8004508 <__cxa_get_globals+0x4>)
 8004506:	4770      	bx	lr
 8004508:	20000270 	.word	0x20000270

0800450c <_ZdlPvj>:
 800450c:	f7ff badd 	b.w	8003aca <_ZdlPv>

08004510 <abort>:
 8004510:	b508      	push	{r3, lr}
 8004512:	2006      	movs	r0, #6
 8004514:	f000 f91a 	bl	800474c <raise>
 8004518:	2001      	movs	r0, #1
 800451a:	f000 f95f 	bl	80047dc <_exit>
	...

08004520 <__libc_init_array>:
 8004520:	b570      	push	{r4, r5, r6, lr}
 8004522:	2500      	movs	r5, #0
 8004524:	4e0c      	ldr	r6, [pc, #48]	; (8004558 <__libc_init_array+0x38>)
 8004526:	4c0d      	ldr	r4, [pc, #52]	; (800455c <__libc_init_array+0x3c>)
 8004528:	1ba4      	subs	r4, r4, r6
 800452a:	10a4      	asrs	r4, r4, #2
 800452c:	42a5      	cmp	r5, r4
 800452e:	d109      	bne.n	8004544 <__libc_init_array+0x24>
 8004530:	f000 f956 	bl	80047e0 <_init>
 8004534:	2500      	movs	r5, #0
 8004536:	4e0a      	ldr	r6, [pc, #40]	; (8004560 <__libc_init_array+0x40>)
 8004538:	4c0a      	ldr	r4, [pc, #40]	; (8004564 <__libc_init_array+0x44>)
 800453a:	1ba4      	subs	r4, r4, r6
 800453c:	10a4      	asrs	r4, r4, #2
 800453e:	42a5      	cmp	r5, r4
 8004540:	d105      	bne.n	800454e <__libc_init_array+0x2e>
 8004542:	bd70      	pop	{r4, r5, r6, pc}
 8004544:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004548:	4798      	blx	r3
 800454a:	3501      	adds	r5, #1
 800454c:	e7ee      	b.n	800452c <__libc_init_array+0xc>
 800454e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004552:	4798      	blx	r3
 8004554:	3501      	adds	r5, #1
 8004556:	e7f2      	b.n	800453e <__libc_init_array+0x1e>
 8004558:	08004c50 	.word	0x08004c50
 800455c:	08004c50 	.word	0x08004c50
 8004560:	08004c50 	.word	0x08004c50
 8004564:	08004c54 	.word	0x08004c54

08004568 <malloc>:
 8004568:	4b02      	ldr	r3, [pc, #8]	; (8004574 <malloc+0xc>)
 800456a:	4601      	mov	r1, r0
 800456c:	6818      	ldr	r0, [r3, #0]
 800456e:	f000 b857 	b.w	8004620 <_malloc_r>
 8004572:	bf00      	nop
 8004574:	20000014 	.word	0x20000014

08004578 <free>:
 8004578:	4b02      	ldr	r3, [pc, #8]	; (8004584 <free+0xc>)
 800457a:	4601      	mov	r1, r0
 800457c:	6818      	ldr	r0, [r3, #0]
 800457e:	f000 b803 	b.w	8004588 <_free_r>
 8004582:	bf00      	nop
 8004584:	20000014 	.word	0x20000014

08004588 <_free_r>:
 8004588:	b538      	push	{r3, r4, r5, lr}
 800458a:	4605      	mov	r5, r0
 800458c:	2900      	cmp	r1, #0
 800458e:	d043      	beq.n	8004618 <_free_r+0x90>
 8004590:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004594:	1f0c      	subs	r4, r1, #4
 8004596:	2b00      	cmp	r3, #0
 8004598:	bfb8      	it	lt
 800459a:	18e4      	addlt	r4, r4, r3
 800459c:	f000 f8f2 	bl	8004784 <__malloc_lock>
 80045a0:	4a1e      	ldr	r2, [pc, #120]	; (800461c <_free_r+0x94>)
 80045a2:	6813      	ldr	r3, [r2, #0]
 80045a4:	4610      	mov	r0, r2
 80045a6:	b933      	cbnz	r3, 80045b6 <_free_r+0x2e>
 80045a8:	6063      	str	r3, [r4, #4]
 80045aa:	6014      	str	r4, [r2, #0]
 80045ac:	4628      	mov	r0, r5
 80045ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80045b2:	f000 b8e8 	b.w	8004786 <__malloc_unlock>
 80045b6:	42a3      	cmp	r3, r4
 80045b8:	d90b      	bls.n	80045d2 <_free_r+0x4a>
 80045ba:	6821      	ldr	r1, [r4, #0]
 80045bc:	1862      	adds	r2, r4, r1
 80045be:	4293      	cmp	r3, r2
 80045c0:	bf01      	itttt	eq
 80045c2:	681a      	ldreq	r2, [r3, #0]
 80045c4:	685b      	ldreq	r3, [r3, #4]
 80045c6:	1852      	addeq	r2, r2, r1
 80045c8:	6022      	streq	r2, [r4, #0]
 80045ca:	6063      	str	r3, [r4, #4]
 80045cc:	6004      	str	r4, [r0, #0]
 80045ce:	e7ed      	b.n	80045ac <_free_r+0x24>
 80045d0:	4613      	mov	r3, r2
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	b10a      	cbz	r2, 80045da <_free_r+0x52>
 80045d6:	42a2      	cmp	r2, r4
 80045d8:	d9fa      	bls.n	80045d0 <_free_r+0x48>
 80045da:	6819      	ldr	r1, [r3, #0]
 80045dc:	1858      	adds	r0, r3, r1
 80045de:	42a0      	cmp	r0, r4
 80045e0:	d10b      	bne.n	80045fa <_free_r+0x72>
 80045e2:	6820      	ldr	r0, [r4, #0]
 80045e4:	4401      	add	r1, r0
 80045e6:	1858      	adds	r0, r3, r1
 80045e8:	4282      	cmp	r2, r0
 80045ea:	6019      	str	r1, [r3, #0]
 80045ec:	d1de      	bne.n	80045ac <_free_r+0x24>
 80045ee:	6810      	ldr	r0, [r2, #0]
 80045f0:	6852      	ldr	r2, [r2, #4]
 80045f2:	4401      	add	r1, r0
 80045f4:	6019      	str	r1, [r3, #0]
 80045f6:	605a      	str	r2, [r3, #4]
 80045f8:	e7d8      	b.n	80045ac <_free_r+0x24>
 80045fa:	d902      	bls.n	8004602 <_free_r+0x7a>
 80045fc:	230c      	movs	r3, #12
 80045fe:	602b      	str	r3, [r5, #0]
 8004600:	e7d4      	b.n	80045ac <_free_r+0x24>
 8004602:	6820      	ldr	r0, [r4, #0]
 8004604:	1821      	adds	r1, r4, r0
 8004606:	428a      	cmp	r2, r1
 8004608:	bf01      	itttt	eq
 800460a:	6811      	ldreq	r1, [r2, #0]
 800460c:	6852      	ldreq	r2, [r2, #4]
 800460e:	1809      	addeq	r1, r1, r0
 8004610:	6021      	streq	r1, [r4, #0]
 8004612:	6062      	str	r2, [r4, #4]
 8004614:	605c      	str	r4, [r3, #4]
 8004616:	e7c9      	b.n	80045ac <_free_r+0x24>
 8004618:	bd38      	pop	{r3, r4, r5, pc}
 800461a:	bf00      	nop
 800461c:	2000027c 	.word	0x2000027c

08004620 <_malloc_r>:
 8004620:	b570      	push	{r4, r5, r6, lr}
 8004622:	1ccd      	adds	r5, r1, #3
 8004624:	f025 0503 	bic.w	r5, r5, #3
 8004628:	3508      	adds	r5, #8
 800462a:	2d0c      	cmp	r5, #12
 800462c:	bf38      	it	cc
 800462e:	250c      	movcc	r5, #12
 8004630:	2d00      	cmp	r5, #0
 8004632:	4606      	mov	r6, r0
 8004634:	db01      	blt.n	800463a <_malloc_r+0x1a>
 8004636:	42a9      	cmp	r1, r5
 8004638:	d903      	bls.n	8004642 <_malloc_r+0x22>
 800463a:	230c      	movs	r3, #12
 800463c:	6033      	str	r3, [r6, #0]
 800463e:	2000      	movs	r0, #0
 8004640:	bd70      	pop	{r4, r5, r6, pc}
 8004642:	f000 f89f 	bl	8004784 <__malloc_lock>
 8004646:	4a23      	ldr	r2, [pc, #140]	; (80046d4 <_malloc_r+0xb4>)
 8004648:	6814      	ldr	r4, [r2, #0]
 800464a:	4621      	mov	r1, r4
 800464c:	b991      	cbnz	r1, 8004674 <_malloc_r+0x54>
 800464e:	4c22      	ldr	r4, [pc, #136]	; (80046d8 <_malloc_r+0xb8>)
 8004650:	6823      	ldr	r3, [r4, #0]
 8004652:	b91b      	cbnz	r3, 800465c <_malloc_r+0x3c>
 8004654:	4630      	mov	r0, r6
 8004656:	f000 f841 	bl	80046dc <_sbrk_r>
 800465a:	6020      	str	r0, [r4, #0]
 800465c:	4629      	mov	r1, r5
 800465e:	4630      	mov	r0, r6
 8004660:	f000 f83c 	bl	80046dc <_sbrk_r>
 8004664:	1c43      	adds	r3, r0, #1
 8004666:	d126      	bne.n	80046b6 <_malloc_r+0x96>
 8004668:	230c      	movs	r3, #12
 800466a:	4630      	mov	r0, r6
 800466c:	6033      	str	r3, [r6, #0]
 800466e:	f000 f88a 	bl	8004786 <__malloc_unlock>
 8004672:	e7e4      	b.n	800463e <_malloc_r+0x1e>
 8004674:	680b      	ldr	r3, [r1, #0]
 8004676:	1b5b      	subs	r3, r3, r5
 8004678:	d41a      	bmi.n	80046b0 <_malloc_r+0x90>
 800467a:	2b0b      	cmp	r3, #11
 800467c:	d90f      	bls.n	800469e <_malloc_r+0x7e>
 800467e:	600b      	str	r3, [r1, #0]
 8004680:	18cc      	adds	r4, r1, r3
 8004682:	50cd      	str	r5, [r1, r3]
 8004684:	4630      	mov	r0, r6
 8004686:	f000 f87e 	bl	8004786 <__malloc_unlock>
 800468a:	f104 000b 	add.w	r0, r4, #11
 800468e:	1d23      	adds	r3, r4, #4
 8004690:	f020 0007 	bic.w	r0, r0, #7
 8004694:	1ac3      	subs	r3, r0, r3
 8004696:	d01b      	beq.n	80046d0 <_malloc_r+0xb0>
 8004698:	425a      	negs	r2, r3
 800469a:	50e2      	str	r2, [r4, r3]
 800469c:	bd70      	pop	{r4, r5, r6, pc}
 800469e:	428c      	cmp	r4, r1
 80046a0:	bf0b      	itete	eq
 80046a2:	6863      	ldreq	r3, [r4, #4]
 80046a4:	684b      	ldrne	r3, [r1, #4]
 80046a6:	6013      	streq	r3, [r2, #0]
 80046a8:	6063      	strne	r3, [r4, #4]
 80046aa:	bf18      	it	ne
 80046ac:	460c      	movne	r4, r1
 80046ae:	e7e9      	b.n	8004684 <_malloc_r+0x64>
 80046b0:	460c      	mov	r4, r1
 80046b2:	6849      	ldr	r1, [r1, #4]
 80046b4:	e7ca      	b.n	800464c <_malloc_r+0x2c>
 80046b6:	1cc4      	adds	r4, r0, #3
 80046b8:	f024 0403 	bic.w	r4, r4, #3
 80046bc:	42a0      	cmp	r0, r4
 80046be:	d005      	beq.n	80046cc <_malloc_r+0xac>
 80046c0:	1a21      	subs	r1, r4, r0
 80046c2:	4630      	mov	r0, r6
 80046c4:	f000 f80a 	bl	80046dc <_sbrk_r>
 80046c8:	3001      	adds	r0, #1
 80046ca:	d0cd      	beq.n	8004668 <_malloc_r+0x48>
 80046cc:	6025      	str	r5, [r4, #0]
 80046ce:	e7d9      	b.n	8004684 <_malloc_r+0x64>
 80046d0:	bd70      	pop	{r4, r5, r6, pc}
 80046d2:	bf00      	nop
 80046d4:	2000027c 	.word	0x2000027c
 80046d8:	20000280 	.word	0x20000280

080046dc <_sbrk_r>:
 80046dc:	b538      	push	{r3, r4, r5, lr}
 80046de:	2300      	movs	r3, #0
 80046e0:	4c05      	ldr	r4, [pc, #20]	; (80046f8 <_sbrk_r+0x1c>)
 80046e2:	4605      	mov	r5, r0
 80046e4:	4608      	mov	r0, r1
 80046e6:	6023      	str	r3, [r4, #0]
 80046e8:	f000 f86a 	bl	80047c0 <_sbrk>
 80046ec:	1c43      	adds	r3, r0, #1
 80046ee:	d102      	bne.n	80046f6 <_sbrk_r+0x1a>
 80046f0:	6823      	ldr	r3, [r4, #0]
 80046f2:	b103      	cbz	r3, 80046f6 <_sbrk_r+0x1a>
 80046f4:	602b      	str	r3, [r5, #0]
 80046f6:	bd38      	pop	{r3, r4, r5, pc}
 80046f8:	2000028c 	.word	0x2000028c

080046fc <_raise_r>:
 80046fc:	291f      	cmp	r1, #31
 80046fe:	b538      	push	{r3, r4, r5, lr}
 8004700:	4604      	mov	r4, r0
 8004702:	460d      	mov	r5, r1
 8004704:	d904      	bls.n	8004710 <_raise_r+0x14>
 8004706:	2316      	movs	r3, #22
 8004708:	6003      	str	r3, [r0, #0]
 800470a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800470e:	bd38      	pop	{r3, r4, r5, pc}
 8004710:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004712:	b112      	cbz	r2, 800471a <_raise_r+0x1e>
 8004714:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004718:	b94b      	cbnz	r3, 800472e <_raise_r+0x32>
 800471a:	4620      	mov	r0, r4
 800471c:	f000 f830 	bl	8004780 <_getpid_r>
 8004720:	462a      	mov	r2, r5
 8004722:	4601      	mov	r1, r0
 8004724:	4620      	mov	r0, r4
 8004726:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800472a:	f000 b817 	b.w	800475c <_kill_r>
 800472e:	2b01      	cmp	r3, #1
 8004730:	d00a      	beq.n	8004748 <_raise_r+0x4c>
 8004732:	1c59      	adds	r1, r3, #1
 8004734:	d103      	bne.n	800473e <_raise_r+0x42>
 8004736:	2316      	movs	r3, #22
 8004738:	6003      	str	r3, [r0, #0]
 800473a:	2001      	movs	r0, #1
 800473c:	bd38      	pop	{r3, r4, r5, pc}
 800473e:	2400      	movs	r4, #0
 8004740:	4628      	mov	r0, r5
 8004742:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004746:	4798      	blx	r3
 8004748:	2000      	movs	r0, #0
 800474a:	bd38      	pop	{r3, r4, r5, pc}

0800474c <raise>:
 800474c:	4b02      	ldr	r3, [pc, #8]	; (8004758 <raise+0xc>)
 800474e:	4601      	mov	r1, r0
 8004750:	6818      	ldr	r0, [r3, #0]
 8004752:	f7ff bfd3 	b.w	80046fc <_raise_r>
 8004756:	bf00      	nop
 8004758:	20000014 	.word	0x20000014

0800475c <_kill_r>:
 800475c:	b538      	push	{r3, r4, r5, lr}
 800475e:	2300      	movs	r3, #0
 8004760:	4c06      	ldr	r4, [pc, #24]	; (800477c <_kill_r+0x20>)
 8004762:	4605      	mov	r5, r0
 8004764:	4608      	mov	r0, r1
 8004766:	4611      	mov	r1, r2
 8004768:	6023      	str	r3, [r4, #0]
 800476a:	f000 f821 	bl	80047b0 <_kill>
 800476e:	1c43      	adds	r3, r0, #1
 8004770:	d102      	bne.n	8004778 <_kill_r+0x1c>
 8004772:	6823      	ldr	r3, [r4, #0]
 8004774:	b103      	cbz	r3, 8004778 <_kill_r+0x1c>
 8004776:	602b      	str	r3, [r5, #0]
 8004778:	bd38      	pop	{r3, r4, r5, pc}
 800477a:	bf00      	nop
 800477c:	2000028c 	.word	0x2000028c

08004780 <_getpid_r>:
 8004780:	f000 b80e 	b.w	80047a0 <_getpid>

08004784 <__malloc_lock>:
 8004784:	4770      	bx	lr

08004786 <__malloc_unlock>:
 8004786:	4770      	bx	lr

08004788 <memcpy>:
 8004788:	b510      	push	{r4, lr}
 800478a:	1e43      	subs	r3, r0, #1
 800478c:	440a      	add	r2, r1
 800478e:	4291      	cmp	r1, r2
 8004790:	d100      	bne.n	8004794 <memcpy+0xc>
 8004792:	bd10      	pop	{r4, pc}
 8004794:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004798:	f803 4f01 	strb.w	r4, [r3, #1]!
 800479c:	e7f7      	b.n	800478e <memcpy+0x6>
	...

080047a0 <_getpid>:
 80047a0:	2258      	movs	r2, #88	; 0x58
 80047a2:	4b02      	ldr	r3, [pc, #8]	; (80047ac <_getpid+0xc>)
 80047a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80047a8:	601a      	str	r2, [r3, #0]
 80047aa:	4770      	bx	lr
 80047ac:	2000028c 	.word	0x2000028c

080047b0 <_kill>:
 80047b0:	2258      	movs	r2, #88	; 0x58
 80047b2:	4b02      	ldr	r3, [pc, #8]	; (80047bc <_kill+0xc>)
 80047b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80047b8:	601a      	str	r2, [r3, #0]
 80047ba:	4770      	bx	lr
 80047bc:	2000028c 	.word	0x2000028c

080047c0 <_sbrk>:
 80047c0:	4b04      	ldr	r3, [pc, #16]	; (80047d4 <_sbrk+0x14>)
 80047c2:	4602      	mov	r2, r0
 80047c4:	6819      	ldr	r1, [r3, #0]
 80047c6:	b909      	cbnz	r1, 80047cc <_sbrk+0xc>
 80047c8:	4903      	ldr	r1, [pc, #12]	; (80047d8 <_sbrk+0x18>)
 80047ca:	6019      	str	r1, [r3, #0]
 80047cc:	6818      	ldr	r0, [r3, #0]
 80047ce:	4402      	add	r2, r0
 80047d0:	601a      	str	r2, [r3, #0]
 80047d2:	4770      	bx	lr
 80047d4:	20000284 	.word	0x20000284
 80047d8:	20000290 	.word	0x20000290

080047dc <_exit>:
 80047dc:	e7fe      	b.n	80047dc <_exit>
	...

080047e0 <_init>:
 80047e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047e2:	bf00      	nop
 80047e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047e6:	bc08      	pop	{r3}
 80047e8:	469e      	mov	lr, r3
 80047ea:	4770      	bx	lr

080047ec <_fini>:
 80047ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ee:	bf00      	nop
 80047f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047f2:	bc08      	pop	{r3}
 80047f4:	469e      	mov	lr, r3
 80047f6:	4770      	bx	lr
