 
set ::env(PROJECT_NAME) sha256_hash_core
set ::env(DESIGN_TOP) gv_sha256
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/Cores/sha256_hash_core/trunk/syn/sha256
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/sha256_hash_core/trunk/syn/sha256/gv_sha256.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
