# ğŸ”§ RISC-V MiniCPU Engine

A lightweight educational **RISC-V processor simulator** that includes an assembler, instruction parser, caching, and a pipelined CPU model. This project converts high-level assembly-like input into binary, simulates its execution, and mimics core behaviors of a simplified CPU architecture.

---

## ğŸ“Œ Features

- ğŸ§  Custom instruction parsing and preprocessing
- âš™ï¸ Assembler that converts RISC-V-like instructions to binary
- ğŸ§® Execution engine that mimics CPU behavior (registers, memory, branching, etc.)
- ğŸ§° Simple caching mechanism (optional module)
- ğŸ”„ Supports control flow (`beq`, `blt`), arithmetic (`add`, `sub`, `div`, `mod`, `mul`), and memory operations (`lw`, `sw`)
- ğŸš€ Modular pipelining design for instruction processing

---

## ğŸ“ Project Structure

```plaintext
.
â”œâ”€â”€ main.cpp              # Entry point; handles input and control flow
â”œâ”€â”€ cpu.cpp               # CPU class implementation (registers, instruction execution)
â”œâ”€â”€ addressing.h          # Assembler/parser to convert to binary instruction format
â”œâ”€â”€ sample_inputs.txt     # Sample inputs for testing
â”œâ”€â”€ README.md             # You're here

## ğŸš€ Getting Started
### ğŸ“¥ Prerequisites
C++17 compiler (GCC or Clang recommended)

Linux/macOS/Windows (terminal-based)

g++ installed
