# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do CPU_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/digsystems-labs {C:/altera/13.0sp1/digsystems-labs/Adder2bit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder2bit
# 
# Top level modules:
# 	Adder2bit
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/digsystems-labs {C:/altera/13.0sp1/digsystems-labs/Adder2bit_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder2bit_tb
# 
# Top level modules:
# 	Adder2bit_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  Adder2bit_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps Adder2bit_tb 
# Loading work.Adder2bit_tb
# Loading work.Adder2bit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
# ** Note: $finish    : C:/altera/13.0sp1/digsystems-labs/Adder2bit_tb.v(20)
#    Time: 500 ps  Iteration: 0  Instance: /Adder2bit_tb
# 1
# Break in Module Adder2bit_tb at C:/altera/13.0sp1/digsystems-labs/Adder2bit_tb.v line 20
# Simulation Breakpoint: 1
# Break in Module Adder2bit_tb at C:/altera/13.0sp1/digsystems-labs/Adder2bit_tb.v line 20
# MACRO ./CPU_run_msim_rtl_verilog.do PAUSED at line 17
