Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne06.ecn.purdue.edu, pid 6278
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/ferret/dbl_bfly_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec ferret -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/ferret --router_map_file configs/topologies/paper_solutions/dbl_bfly_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/dbl_bfly_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/dbl_bfly_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d20376a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d2040710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d2048710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d2052710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d205a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1fe5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1fed710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1ff6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1fff710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d2008710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d2012710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d201a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1fa4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1fac710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1fb6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1fbe710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1fc8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1fd1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1fd9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1f63710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1f6b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1f75710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1f7d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1f88710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1f90710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1f9a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1f23710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1f2c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1f35710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1f3e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1f48710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1f50710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1f5a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1ee2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1eeb710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1ef4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1efd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1f07710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1f10710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1f19710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1ea1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1eac710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1eb4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1ebd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1ec6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1ed0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1ed9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1e62710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1e6b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1e74710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1e7c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1e87710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1e8f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1e99710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1e22710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1e2b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1e34710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1e3d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1e46710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1e4e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1e58710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1e60710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1dea710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f86d1df2710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1dfb400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1dfbe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1e068d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1e0e358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1e0eda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1e17828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1e202b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1e20cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1da9780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1db1208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1db1c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1dba6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1dc3160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1dc3ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1dcc630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1dd60b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1dd6b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1ddf588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1ddffd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d68a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d704e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d70f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d799b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d82438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d82e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d8c908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d94390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d94dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d9e860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d272e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d27d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d307b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d39240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d39c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d42710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d4b198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d4bbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d53668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d5d0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d5db38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1ce65c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1cf0048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1cf0a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1cf9518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1cf9f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d019e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d0a470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d0aeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d13940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d1c3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1d1ce10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1ca5898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1cad320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1cadd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1cb77f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1cc0278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1cc0cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1cc8748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d2d7e0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d2d7eba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1cd8630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1c620b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1c62b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f86d1c6a588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f86d1c6aeb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f86d1c72128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f86d1c72358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f86d1c72588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f86d1c727b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f86d1c729e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f86d1c72c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f86d1c72e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f86d1c7f0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f86d1c7f2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f86d1c7f518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f86d1c7f748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f86d1c7f978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f86d1c7fba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f86d1c7fdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f86d1c8a048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f86d1c31f28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f86d1c3a588>]
others(0)=[]
ingesting configs/topologies/nr_list/dbl_bfly_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/dbl_bfly_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/dbl_bfly_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51928923307500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 51977989734500 because a thread reached the max instruction count
