{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478602465941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478602465942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  8 11:54:25 2016 " "Processing started: Tue Nov  8 11:54:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478602465942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602465942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602465942 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478602466116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behave " "Found design unit 1: reg-behave" {  } { { "reg.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479017 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-main " "Found design unit 1: reg_file-main" {  } { { "reg_file.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_file.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479018 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_3-behave " "Found design unit 1: reg_3-behave" {  } { { "reg_3.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479019 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_3 " "Found entity 1: reg_3" {  } { { "reg_3.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_16-behave " "Found design unit 1: nand_16-behave" {  } { { "nand_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/nand_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479019 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_16 " "Found entity 1: nand_16" {  } { { "nand_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/nand_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_1_1-behave " "Found design unit 1: mux3_1_1-behave" {  } { { "mux3_1_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux3_1_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479020 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_1_1 " "Found entity 1: mux3_1_1" {  } { { "mux3_1_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux3_1_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_ex_16_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_ex_16_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_ex_16_9-behave " "Found design unit 1: zero_ex_16_9-behave" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/zero_ex_16_9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479020 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_ex_16_9 " "Found entity 1: zero_ex_16_9" {  } { { "zero_ex_16_9.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/zero_ex_16_9.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-fulladder " "Found design unit 1: fulladder-fulladder" {  } { { "fulladder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/fulladder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479021 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/fulladder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "alu.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479021 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_reg-behave " "Found design unit 1: ir_reg-behave" {  } { { "ir_reg.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/ir_reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479022 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir_reg " "Found entity 1: ir_reg" {  } { { "ir_reg.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/ir_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-behave " "Found design unit 1: data_path-behave" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479022 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-halfadder " "Found design unit 1: halfadder-halfadder" {  } { { "halfadder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/halfadder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479023 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/halfadder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ex_9_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ex_9_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ex_9_16-behave " "Found design unit 1: sign_ex_9_16-behave" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_9_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479023 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ex_9_16 " "Found entity 1: sign_ex_9_16" {  } { { "sign_ex_9_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_9_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PriorityEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PriorityEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityEncoder-behave " "Found design unit 1: PriorityEncoder-behave" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479024 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityEncoder " "Found entity 1: PriorityEncoder" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1_2-behave " "Found design unit 1: mux2_1_2-behave" {  } { { "mux2_1_2.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux2_1_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479024 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_2 " "Found entity 1: mux2_1_2" {  } { { "mux2_1_2.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux2_1_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1-behave " "Found design unit 1: reg_1-behave" {  } { { "reg_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479025 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1 " "Found entity 1: reg_1" {  } { { "reg_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-behave " "Found design unit 1: TopLevel-behave" {  } { { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479025 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8-behave " "Found design unit 1: reg_8-behave" {  } { { "reg_8.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479026 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "reg_8.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/reg_8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ex_6_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ex_6_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ex_6_16-behave " "Found design unit 1: sign_ex_6_16-behave" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479026 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ex_6_16 " "Found entity 1: sign_ex_6_16" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_path-logic " "Found design unit 1: control_path-logic" {  } { { "control_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/control_path.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479027 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_path " "Found entity 1: control_path" {  } { { "control_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/control_path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-behave " "Found design unit 1: mux2_1-behave" {  } { { "mux2_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux2_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479027 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux2_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_1-behave " "Found design unit 1: mux3_1-behave" {  } { { "mux3_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux3_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479028 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Found entity 1: mux3_1" {  } { { "mux3_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux3_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components_project.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Components_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Components_project " "Found design unit 1: Components_project" {  } { { "Components_project.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/Components_project.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-design " "Found design unit 1: memory-design" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479029 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1_1-behave " "Found design unit 1: mux2_1_1-behave" {  } { { "mux2_1_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux2_1_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479030 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_1 " "Found entity 1: mux2_1_1" {  } { { "mux2_1_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux2_1_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit16adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16adder-bit16adder " "Found design unit 1: bit16adder-bit16adder" {  } { { "bit16adder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/bit16adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479030 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16adder " "Found entity 1: bit16adder" {  } { { "bit16adder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/bit16adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1-behave " "Found design unit 1: mux4_1-behave" {  } { { "mux4_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux4_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479031 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/mux4_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_toplevel-Behave " "Found design unit 1: testbench_toplevel-Behave" {  } { { "testbench_toplevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/testbench_toplevel.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479031 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_toplevel " "Found entity 1: testbench_toplevel" {  } { { "testbench_toplevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/testbench_toplevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equality.vhd 2 1 " "Found 2 design units, including 1 entities, in source file equality.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equality-behave " "Found design unit 1: equality-behave" {  } { { "equality.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/equality.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479032 ""} { "Info" "ISGN_ENTITY_NAME" "1 equality " "Found entity 1: equality" {  } { { "equality.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/equality.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479032 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478602479115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:DUT1 " "Elaborating entity \"data_path\" for hierarchy \"data_path:DUT1\"" {  } { { "TopLevel.vhd" "DUT1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 data_path:DUT1\|mux3_1:muxmdr_d3 " "Elaborating entity \"mux3_1\" for hierarchy \"data_path:DUT1\|mux3_1:muxmdr_d3\"" {  } { { "data_path.vhd" "muxmdr_d3" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1_1 data_path:DUT1\|mux3_1_1:muxir_a1 " "Elaborating entity \"mux3_1_1\" for hierarchy \"data_path:DUT1\|mux3_1_1:muxir_a1\"" {  } { { "data_path.vhd" "muxir_a1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 data_path:DUT1\|mux4_1:muxb_alu_b " "Elaborating entity \"mux4_1\" for hierarchy \"data_path:DUT1\|mux4_1:muxb_alu_b\"" {  } { { "data_path.vhd" "muxb_alu_b" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 data_path:DUT1\|mux2_1:muxmem_dw " "Elaborating entity \"mux2_1\" for hierarchy \"data_path:DUT1\|mux2_1:muxmem_dw\"" {  } { { "data_path.vhd" "muxmem_dw" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_1 data_path:DUT1\|mux2_1_1:muxir_a3 " "Elaborating entity \"mux2_1_1\" for hierarchy \"data_path:DUT1\|mux2_1_1:muxir_a3\"" {  } { { "data_path.vhd" "muxir_a3" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_2 data_path:DUT1\|mux2_1_2:muxpe " "Elaborating entity \"mux2_1_2\" for hierarchy \"data_path:DUT1\|mux2_1_2:muxpe\"" {  } { { "data_path.vhd" "muxpe" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU data_path:DUT1\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"data_path:DUT1\|ALU:alu1\"" {  } { { "data_path.vhd" "alu1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16adder data_path:DUT1\|ALU:alu1\|bit16adder:i1 " "Elaborating entity \"bit16adder\" for hierarchy \"data_path:DUT1\|ALU:alu1\|bit16adder:i1\"" {  } { { "alu.vhd" "i1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/alu.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder data_path:DUT1\|ALU:alu1\|bit16adder:i1\|halfadder:G1 " "Elaborating entity \"halfadder\" for hierarchy \"data_path:DUT1\|ALU:alu1\|bit16adder:i1\|halfadder:G1\"" {  } { { "bit16adder.vhd" "G1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/bit16adder.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder data_path:DUT1\|ALU:alu1\|bit16adder:i1\|fulladder:G2 " "Elaborating entity \"fulladder\" for hierarchy \"data_path:DUT1\|ALU:alu1\|bit16adder:i1\|fulladder:G2\"" {  } { { "bit16adder.vhd" "G2" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/bit16adder.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_16 data_path:DUT1\|ALU:alu1\|nand_16:i2 " "Elaborating entity \"nand_16\" for hierarchy \"data_path:DUT1\|ALU:alu1\|nand_16:i2\"" {  } { { "alu.vhd" "i2" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/alu.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equality data_path:DUT1\|ALU:alu1\|equality:i3 " "Elaborating entity \"equality\" for hierarchy \"data_path:DUT1\|ALU:alu1\|equality:i3\"" {  } { { "alu.vhd" "i3" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/alu.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479174 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z equality.vhd(17) " "VHDL Process Statement warning at equality.vhd(17): inferring latch(es) for signal or variable \"z\", which holds its previous value in one or more paths through the process" {  } { { "equality.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/equality.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602479174 "|TopLevel|data_path:DUT1|ALU:alu1|equality:i3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z equality.vhd(17) " "Inferred latch for \"z\" at equality.vhd(17)" {  } { { "equality.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/equality.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479174 "|TopLevel|data_path:DUT1|ALU:alu1|equality:i3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder data_path:DUT1\|PriorityEncoder:PE " "Elaborating entity \"PriorityEncoder\" for hierarchy \"data_path:DUT1\|PriorityEncoder:PE\"" {  } { { "data_path.vhd" "PE" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479175 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "N PriorityEncoder.vhd(16) " "VHDL Process Statement warning at PriorityEncoder.vhd(16): inferring latch(es) for signal or variable \"N\", which holds its previous value in one or more paths through the process" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602479176 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y PriorityEncoder.vhd(16) " "VHDL Process Statement warning at PriorityEncoder.vhd(16): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602479176 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s PriorityEncoder.vhd(16) " "VHDL Process Statement warning at PriorityEncoder.vhd(16): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602479176 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] PriorityEncoder.vhd(16) " "Inferred latch for \"s\[0\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479176 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] PriorityEncoder.vhd(16) " "Inferred latch for \"s\[1\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479176 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] PriorityEncoder.vhd(16) " "Inferred latch for \"s\[2\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479176 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[0\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479176 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[1\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479176 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[2\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479176 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[3\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479176 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[4\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479176 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[5\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479176 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[6\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479176 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] PriorityEncoder.vhd(16) " "Inferred latch for \"y\[7\]\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479176 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N PriorityEncoder.vhd(16) " "Inferred latch for \"N\" at PriorityEncoder.vhd(16)" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479176 "|TopLevel|data_path:DUT1|PriorityEncoder:PE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_3 data_path:DUT1\|reg_3:reg_peo " "Elaborating entity \"reg_3\" for hierarchy \"data_path:DUT1\|reg_3:reg_peo\"" {  } { { "data_path.vhd" "reg_peo" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1 data_path:DUT1\|reg_1:reg_carry " "Elaborating entity \"reg_1\" for hierarchy \"data_path:DUT1\|reg_1:reg_carry\"" {  } { { "data_path.vhd" "reg_carry" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 data_path:DUT1\|reg_8:reg8_pein " "Elaborating entity \"reg_8\" for hierarchy \"data_path:DUT1\|reg_8:reg8_pein\"" {  } { { "data_path.vhd" "reg8_pein" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg data_path:DUT1\|reg:rega " "Elaborating entity \"reg\" for hierarchy \"data_path:DUT1\|reg:rega\"" {  } { { "data_path.vhd" "rega" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_reg data_path:DUT1\|ir_reg:ir_reg_1 " "Elaborating entity \"ir_reg\" for hierarchy \"data_path:DUT1\|ir_reg:ir_reg_1\"" {  } { { "data_path.vhd" "ir_reg_1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file data_path:DUT1\|reg_file:reg_file_1 " "Elaborating entity \"reg_file\" for hierarchy \"data_path:DUT1\|reg_file:reg_file_1\"" {  } { { "data_path.vhd" "reg_file_1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory data_path:DUT1\|memory:memory_1 " "Elaborating entity \"memory\" for hierarchy \"data_path:DUT1\|memory:memory_1\"" {  } { { "data_path.vhd" "memory_1" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_ex_16_9 data_path:DUT1\|zero_ex_16_9:zeroext " "Elaborating entity \"zero_ex_16_9\" for hierarchy \"data_path:DUT1\|zero_ex_16_9:zeroext\"" {  } { { "data_path.vhd" "zeroext" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ex_9_16 data_path:DUT1\|sign_ex_9_16:signext9 " "Elaborating entity \"sign_ex_9_16\" for hierarchy \"data_path:DUT1\|sign_ex_9_16:signext9\"" {  } { { "data_path.vhd" "signext9" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ex_6_16 data_path:DUT1\|sign_ex_6_16:signext6 " "Elaborating entity \"sign_ex_6_16\" for hierarchy \"data_path:DUT1\|sign_ex_6_16:signext6\"" {  } { { "data_path.vhd" "signext6" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479196 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out sign_ex_6_16.vhd(15) " "VHDL Process Statement warning at sign_ex_6_16.vhd(15): inferring latch(es) for signal or variable \"alu_out\", which holds its previous value in one or more paths through the process" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602479197 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[0\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479197 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[1\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479197 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[2\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479197 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[3\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479197 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[4\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479197 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[5\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479197 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[6\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479197 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[7\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479197 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[8\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479197 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[9\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479197 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[10\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479198 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[11\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479198 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[12\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479198 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[13\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479198 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[14\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479198 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] sign_ex_6_16.vhd(15) " "Inferred latch for \"alu_out\[15\]\" at sign_ex_6_16.vhd(15)" {  } { { "sign_ex_6_16.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/sign_ex_6_16.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479198 "|TopLevel|data_path:DUT1|sign_ex_6_16:signext6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_path control_path:DUT2 " "Elaborating entity \"control_path\" for hierarchy \"control_path:DUT2\"" {  } { { "TopLevel.vhd" "DUT2" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479199 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_Z_flag control_path.vhd(72) " "VHDL Process Statement warning at control_path.vhd(72): inferring latch(es) for signal or variable \"enable_Z_flag\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/control_path.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602479200 "|TopLevel|control_path:DUT2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_carry_flag control_path.vhd(72) " "VHDL Process Statement warning at control_path.vhd(72): inferring latch(es) for signal or variable \"enable_carry_flag\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/control_path.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602479201 "|TopLevel|control_path:DUT2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_pe control_path.vhd(72) " "VHDL Process Statement warning at control_path.vhd(72): inferring latch(es) for signal or variable \"enable_pe\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/control_path.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1478602479201 "|TopLevel|control_path:DUT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_pe control_path.vhd(72) " "Inferred latch for \"enable_pe\" at control_path.vhd(72)" {  } { { "control_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/control_path.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479201 "|TopLevel|control_path:DUT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_carry_flag control_path.vhd(72) " "Inferred latch for \"enable_carry_flag\" at control_path.vhd(72)" {  } { { "control_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/control_path.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479201 "|TopLevel|control_path:DUT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_Z_flag control_path.vhd(72) " "Inferred latch for \"enable_Z_flag\" at control_path.vhd(72)" {  } { { "control_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/control_path.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479201 "|TopLevel|control_path:DUT2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|s\[1\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|s\[1\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602479442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|s\[2\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|s\[2\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602479442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|y\[1\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|y\[1\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602479442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|y\[2\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|y\[2\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602479442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|y\[3\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|y\[3\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602479442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|y\[4\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|y\[4\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602479442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|y\[5\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|y\[5\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602479442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|y\[6\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|y\[6\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602479442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|y\[7\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|y\[7\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602479442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|N " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|N\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602479442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:DUT1\|PriorityEncoder:PE\|s\[0\] " "LATCH primitive \"data_path:DUT1\|PriorityEncoder:PE\|s\[0\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/PriorityEncoder.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478602479443 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_path:DUT1\|memory:memory_1\|memory_block_rtl_0 " "Inferred dual-clock RAM node \"data_path:DUT1\|memory:memory_1\|memory_block_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1478602479625 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_path:DUT1\|memory:memory_1\|memory_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_path:DUT1\|memory:memory_1\|memory_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1478602479806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1478602479806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1478602479806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1478602479806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1478602479806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1478602479806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1478602479806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1478602479806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1478602479806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1478602479806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1478602479806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1478602479806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1478602479806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1478602479806 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/TopLevel.ram0_memory_e411fb78.hdl.mif " "Parameter INIT_FILE set to db/TopLevel.ram0_memory_e411fb78.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1478602479806 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1478602479806 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1478602479806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0 " "Elaborated megafunction instantiation \"data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602479854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0 " "Instantiated megafunction \"data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478602479854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478602479854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478602479854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478602479854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478602479854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478602479854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478602479854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478602479854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478602479854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478602479854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478602479854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478602479854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478602479854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478602479854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/TopLevel.ram0_memory_e411fb78.hdl.mif " "Parameter \"INIT_FILE\" = \"db/TopLevel.ram0_memory_e411fb78.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1478602479854 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1478602479854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ii1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ii1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ii1 " "Found entity 1: altsyncram_1ii1" {  } { { "db/altsyncram_1ii1.tdf" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/altsyncram_1ii1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478602479898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602479898 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1ii1.tdf" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/altsyncram_1ii1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "/opt/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 90 0 0 } } { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602480020 "|TopLevel|data_path:DUT1|memory:memory_1|altsyncram:memory_block_rtl_0|altsyncram_1ii1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1ii1.tdf" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/altsyncram_1ii1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "/opt/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 90 0 0 } } { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602480020 "|TopLevel|data_path:DUT1|memory:memory_1|altsyncram:memory_block_rtl_0|altsyncram_1ii1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1ii1.tdf" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/altsyncram_1ii1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "/opt/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 90 0 0 } } { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602480020 "|TopLevel|data_path:DUT1|memory:memory_1|altsyncram:memory_block_rtl_0|altsyncram_1ii1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1ii1.tdf" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/altsyncram_1ii1.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "/opt/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 90 0 0 } } { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602480020 "|TopLevel|data_path:DUT1|memory:memory_1|altsyncram:memory_block_rtl_0|altsyncram_1ii1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1ii1.tdf" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/altsyncram_1ii1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "/opt/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 90 0 0 } } { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602480020 "|TopLevel|data_path:DUT1|memory:memory_1|altsyncram:memory_block_rtl_0|altsyncram_1ii1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1ii1.tdf" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/altsyncram_1ii1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/opt/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 90 0 0 } } { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602480020 "|TopLevel|data_path:DUT1|memory:memory_1|altsyncram:memory_block_rtl_0|altsyncram_1ii1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1ii1.tdf" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/altsyncram_1ii1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "/opt/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 90 0 0 } } { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602480020 "|TopLevel|data_path:DUT1|memory:memory_1|altsyncram:memory_block_rtl_0|altsyncram_1ii1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1ii1.tdf" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/altsyncram_1ii1.tdf" 264 2 0 } } { "altsyncram.tdf" "" { Text "/opt/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 90 0 0 } } { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602480020 "|TopLevel|data_path:DUT1|memory:memory_1|altsyncram:memory_block_rtl_0|altsyncram_1ii1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a8 " "Synthesized away node \"data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1ii1.tdf" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/altsyncram_1ii1.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/opt/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 90 0 0 } } { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602480020 "|TopLevel|data_path:DUT1|memory:memory_1|altsyncram:memory_block_rtl_0|altsyncram_1ii1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1ii1.tdf" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/altsyncram_1ii1.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "/opt/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 90 0 0 } } { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602480020 "|TopLevel|data_path:DUT1|memory:memory_1|altsyncram:memory_block_rtl_0|altsyncram_1ii1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1ii1.tdf" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/altsyncram_1ii1.tdf" 360 2 0 } } { "altsyncram.tdf" "" { Text "/opt/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 90 0 0 } } { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602480020 "|TopLevel|data_path:DUT1|memory:memory_1|altsyncram:memory_block_rtl_0|altsyncram_1ii1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1ii1.tdf" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/altsyncram_1ii1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "/opt/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 90 0 0 } } { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602480020 "|TopLevel|data_path:DUT1|memory:memory_1|altsyncram:memory_block_rtl_0|altsyncram_1ii1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1ii1.tdf" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/altsyncram_1ii1.tdf" 424 2 0 } } { "altsyncram.tdf" "" { Text "/opt/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 90 0 0 } } { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602480020 "|TopLevel|data_path:DUT1|memory:memory_1|altsyncram:memory_block_rtl_0|altsyncram_1ii1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1ii1.tdf" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/altsyncram_1ii1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "/opt/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 90 0 0 } } { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602480020 "|TopLevel|data_path:DUT1|memory:memory_1|altsyncram:memory_block_rtl_0|altsyncram_1ii1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1ii1.tdf" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/altsyncram_1ii1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "/opt/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 90 0 0 } } { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602480020 "|TopLevel|data_path:DUT1|memory:memory_1|altsyncram:memory_block_rtl_0|altsyncram_1ii1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_path:DUT1\|memory:memory_1\|altsyncram:memory_block_rtl_0\|altsyncram_1ii1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1ii1.tdf" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/db/altsyncram_1ii1.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "/opt/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_path.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/data_path.vhd" 90 0 0 } } { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602480020 "|TopLevel|data_path:DUT1|memory:memory_1|altsyncram:memory_block_rtl_0|altsyncram_1ii1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1478602480020 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1478602480020 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1478602480046 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "292 " "292 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1478602480104 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1478602480236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478602480236 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602480286 "|TopLevel|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "TopLevel.vhd" "" { Text "/home/rafi/Dropbox/project_1/vhdl codes/TopLevel/TopLevel.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1478602480286 "|TopLevel|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1478602480286 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1478602480287 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1478602480287 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1478602480287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1278 " "Peak virtual memory: 1278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478602480307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  8 11:54:40 2016 " "Processing ended: Tue Nov  8 11:54:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478602480307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478602480307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478602480307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478602480307 ""}
