
TERM_PRJCT_.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000745c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  080075fc  080075fc  000175fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007730  08007730  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08007730  08007730  00017730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007738  08007738  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007738  08007738  00017738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800773c  0800773c  0001773c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08007740  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  20000074  080077b4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b0  080077b4  000202b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015b71  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cf9  00000000  00000000  00035c15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f0  00000000  00000000  00038910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001010  00000000  00000000  00039a00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b1b9  00000000  00000000  0003aa10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015499  00000000  00000000  00055bc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000954be  00000000  00000000  0006b062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00100520  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005380  00000000  00000000  00100570  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080075e4 	.word	0x080075e4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080075e4 	.word	0x080075e4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <_ZN12motor_driverC1EP17TIM_HandleTypeDefmm>:
{

}

// Implementation of initializing constructor
motor_driver::motor_driver(TIM_HandleTypeDef* _htim,
 8000584:	b580      	push	{r7, lr}
 8000586:	b084      	sub	sp, #16
 8000588:	af00      	add	r7, sp, #0
 800058a:	60f8      	str	r0, [r7, #12]
 800058c:	60b9      	str	r1, [r7, #8]
 800058e:	607a      	str	r2, [r7, #4]
 8000590:	603b      	str	r3, [r7, #0]
		uint32_t _ch_a,
		uint32_t _ch_b)
    		:htim(_htim),
			 ch_a(_ch_a),
			 ch_b(_ch_b)
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	687a      	ldr	r2, [r7, #4]
 8000596:	605a      	str	r2, [r3, #4]
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	683a      	ldr	r2, [r7, #0]
 800059c:	609a      	str	r2, [r3, #8]
 800059e:	68fb      	ldr	r3, [r7, #12]
 80005a0:	68ba      	ldr	r2, [r7, #8]
 80005a2:	60da      	str	r2, [r3, #12]
{
	htim = _htim;
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	68ba      	ldr	r2, [r7, #8]
 80005a8:	60da      	str	r2, [r3, #12]
	ch_a = _ch_a;
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	687a      	ldr	r2, [r7, #4]
 80005ae:	605a      	str	r2, [r3, #4]
	ch_b = _ch_b;
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	683a      	ldr	r2, [r7, #0]
 80005b4:	609a      	str	r2, [r3, #8]
	Duty_Cycle = 0;
 80005b6:	68fb      	ldr	r3, [r7, #12]
 80005b8:	2200      	movs	r2, #0
 80005ba:	801a      	strh	r2, [r3, #0]
	HAL_TIM_PWM_Start(htim,ch_a);
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	68da      	ldr	r2, [r3, #12]
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	685b      	ldr	r3, [r3, #4]
 80005c4:	4619      	mov	r1, r3
 80005c6:	4610      	mov	r0, r2
 80005c8:	f003 ffe6 	bl	8004598 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim,ch_b);
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	68da      	ldr	r2, [r3, #12]
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	689b      	ldr	r3, [r3, #8]
 80005d4:	4619      	mov	r1, r3
 80005d6:	4610      	mov	r0, r2
 80005d8:	f003 ffde 	bl	8004598 <HAL_TIM_PWM_Start>
}
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	4618      	mov	r0, r3
 80005e0:	3710      	adds	r7, #16
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
	...

080005e8 <_ZN12motor_driver7Set_PWMEs>:


// Implementation of Set PWM Method
void motor_driver::Set_PWM(int16_t	_Duty_Cycle)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b085      	sub	sp, #20
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
 80005f0:	460b      	mov	r3, r1
 80005f2:	807b      	strh	r3, [r7, #2]
	  */

	// Saturate the input between -1000 and 1000


	if (_Duty_Cycle < -5000) {
 80005f4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80005f8:	4a72      	ldr	r2, [pc, #456]	; (80007c4 <_ZN12motor_driver7Set_PWMEs+0x1dc>)
 80005fa:	4293      	cmp	r3, r2
 80005fc:	da03      	bge.n	8000606 <_ZN12motor_driver7Set_PWMEs+0x1e>
		_Duty_Cycle = -5000;
 80005fe:	f64e 4378 	movw	r3, #60536	; 0xec78
 8000602:	807b      	strh	r3, [r7, #2]
 8000604:	e008      	b.n	8000618 <_ZN12motor_driver7Set_PWMEs+0x30>
	} else if (_Duty_Cycle > 5000){
 8000606:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800060a:	f241 3288 	movw	r2, #5000	; 0x1388
 800060e:	4293      	cmp	r3, r2
 8000610:	dd02      	ble.n	8000618 <_ZN12motor_driver7Set_PWMEs+0x30>
		_Duty_Cycle = 5000;
 8000612:	f241 3388 	movw	r3, #5000	; 0x1388
 8000616:	807b      	strh	r3, [r7, #2]
	}


	Duty_Cycle = _Duty_Cycle;
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	887a      	ldrh	r2, [r7, #2]
 800061c:	801a      	strh	r2, [r3, #0]

	int16_t PULSE = abs(Duty_Cycle*4899/10000);	// convert the duty cycle in percentage to the pulse width of PWM signal
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000624:	461a      	mov	r2, r3
 8000626:	f241 3323 	movw	r3, #4899	; 0x1323
 800062a:	fb02 f303 	mul.w	r3, r2, r3
 800062e:	4a66      	ldr	r2, [pc, #408]	; (80007c8 <_ZN12motor_driver7Set_PWMEs+0x1e0>)
 8000630:	fb82 1203 	smull	r1, r2, r2, r3
 8000634:	1312      	asrs	r2, r2, #12
 8000636:	17db      	asrs	r3, r3, #31
 8000638:	1ad3      	subs	r3, r2, r3
 800063a:	2b00      	cmp	r3, #0
 800063c:	bfb8      	it	lt
 800063e:	425b      	neglt	r3, r3
 8000640:	81fb      	strh	r3, [r7, #14]

	// Set the output PWM channels per the sign of input duty cycle
	if (Duty_Cycle < 0){
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000648:	2b00      	cmp	r3, #0
 800064a:	da5a      	bge.n	8000702 <_ZN12motor_driver7Set_PWMEs+0x11a>
		__HAL_TIM_SET_COMPARE(htim,ch_a,4899);
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	685b      	ldr	r3, [r3, #4]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d106      	bne.n	8000662 <_ZN12motor_driver7Set_PWMEs+0x7a>
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	68db      	ldr	r3, [r3, #12]
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	f241 3223 	movw	r2, #4899	; 0x1323
 800065e:	635a      	str	r2, [r3, #52]	; 0x34
 8000660:	e01b      	b.n	800069a <_ZN12motor_driver7Set_PWMEs+0xb2>
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	685b      	ldr	r3, [r3, #4]
 8000666:	2b04      	cmp	r3, #4
 8000668:	d106      	bne.n	8000678 <_ZN12motor_driver7Set_PWMEs+0x90>
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	68db      	ldr	r3, [r3, #12]
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	f241 3223 	movw	r2, #4899	; 0x1323
 8000674:	639a      	str	r2, [r3, #56]	; 0x38
 8000676:	e010      	b.n	800069a <_ZN12motor_driver7Set_PWMEs+0xb2>
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	685b      	ldr	r3, [r3, #4]
 800067c:	2b08      	cmp	r3, #8
 800067e:	d106      	bne.n	800068e <_ZN12motor_driver7Set_PWMEs+0xa6>
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	68db      	ldr	r3, [r3, #12]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	f241 3223 	movw	r2, #4899	; 0x1323
 800068a:	63da      	str	r2, [r3, #60]	; 0x3c
 800068c:	e005      	b.n	800069a <_ZN12motor_driver7Set_PWMEs+0xb2>
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	68db      	ldr	r3, [r3, #12]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f241 3223 	movw	r2, #4899	; 0x1323
 8000698:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(htim,ch_b,(4899-(PULSE)));
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	689b      	ldr	r3, [r3, #8]
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d109      	bne.n	80006b6 <_ZN12motor_driver7Set_PWMEs+0xce>
 80006a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006a6:	f5c3 5399 	rsb	r3, r3, #4896	; 0x1320
 80006aa:	3303      	adds	r3, #3
 80006ac:	687a      	ldr	r2, [r7, #4]
 80006ae:	68d2      	ldr	r2, [r2, #12]
 80006b0:	6812      	ldr	r2, [r2, #0]
 80006b2:	6353      	str	r3, [r2, #52]	; 0x34
	}
	else {
		__HAL_TIM_SET_COMPARE(htim,ch_a,(4899-PULSE));
		__HAL_TIM_SET_COMPARE(htim,ch_b,4899);
	}
}
 80006b4:	e07f      	b.n	80007b6 <_ZN12motor_driver7Set_PWMEs+0x1ce>
		__HAL_TIM_SET_COMPARE(htim,ch_b,(4899-(PULSE)));
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	689b      	ldr	r3, [r3, #8]
 80006ba:	2b04      	cmp	r3, #4
 80006bc:	d109      	bne.n	80006d2 <_ZN12motor_driver7Set_PWMEs+0xea>
 80006be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006c2:	f5c3 5399 	rsb	r3, r3, #4896	; 0x1320
 80006c6:	3303      	adds	r3, #3
 80006c8:	687a      	ldr	r2, [r7, #4]
 80006ca:	68d2      	ldr	r2, [r2, #12]
 80006cc:	6812      	ldr	r2, [r2, #0]
 80006ce:	6393      	str	r3, [r2, #56]	; 0x38
}
 80006d0:	e071      	b.n	80007b6 <_ZN12motor_driver7Set_PWMEs+0x1ce>
		__HAL_TIM_SET_COMPARE(htim,ch_b,(4899-(PULSE)));
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	689b      	ldr	r3, [r3, #8]
 80006d6:	2b08      	cmp	r3, #8
 80006d8:	d109      	bne.n	80006ee <_ZN12motor_driver7Set_PWMEs+0x106>
 80006da:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006de:	f5c3 5399 	rsb	r3, r3, #4896	; 0x1320
 80006e2:	3303      	adds	r3, #3
 80006e4:	687a      	ldr	r2, [r7, #4]
 80006e6:	68d2      	ldr	r2, [r2, #12]
 80006e8:	6812      	ldr	r2, [r2, #0]
 80006ea:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80006ec:	e063      	b.n	80007b6 <_ZN12motor_driver7Set_PWMEs+0x1ce>
		__HAL_TIM_SET_COMPARE(htim,ch_b,(4899-(PULSE)));
 80006ee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006f2:	f5c3 5399 	rsb	r3, r3, #4896	; 0x1320
 80006f6:	3303      	adds	r3, #3
 80006f8:	687a      	ldr	r2, [r7, #4]
 80006fa:	68d2      	ldr	r2, [r2, #12]
 80006fc:	6812      	ldr	r2, [r2, #0]
 80006fe:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000700:	e059      	b.n	80007b6 <_ZN12motor_driver7Set_PWMEs+0x1ce>
		__HAL_TIM_SET_COMPARE(htim,ch_a,(4899-PULSE));
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	685b      	ldr	r3, [r3, #4]
 8000706:	2b00      	cmp	r3, #0
 8000708:	d109      	bne.n	800071e <_ZN12motor_driver7Set_PWMEs+0x136>
 800070a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800070e:	f5c3 5399 	rsb	r3, r3, #4896	; 0x1320
 8000712:	3303      	adds	r3, #3
 8000714:	687a      	ldr	r2, [r7, #4]
 8000716:	68d2      	ldr	r2, [r2, #12]
 8000718:	6812      	ldr	r2, [r2, #0]
 800071a:	6353      	str	r3, [r2, #52]	; 0x34
 800071c:	e024      	b.n	8000768 <_ZN12motor_driver7Set_PWMEs+0x180>
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	685b      	ldr	r3, [r3, #4]
 8000722:	2b04      	cmp	r3, #4
 8000724:	d109      	bne.n	800073a <_ZN12motor_driver7Set_PWMEs+0x152>
 8000726:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800072a:	f5c3 5399 	rsb	r3, r3, #4896	; 0x1320
 800072e:	3303      	adds	r3, #3
 8000730:	687a      	ldr	r2, [r7, #4]
 8000732:	68d2      	ldr	r2, [r2, #12]
 8000734:	6812      	ldr	r2, [r2, #0]
 8000736:	6393      	str	r3, [r2, #56]	; 0x38
 8000738:	e016      	b.n	8000768 <_ZN12motor_driver7Set_PWMEs+0x180>
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	685b      	ldr	r3, [r3, #4]
 800073e:	2b08      	cmp	r3, #8
 8000740:	d109      	bne.n	8000756 <_ZN12motor_driver7Set_PWMEs+0x16e>
 8000742:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000746:	f5c3 5399 	rsb	r3, r3, #4896	; 0x1320
 800074a:	3303      	adds	r3, #3
 800074c:	687a      	ldr	r2, [r7, #4]
 800074e:	68d2      	ldr	r2, [r2, #12]
 8000750:	6812      	ldr	r2, [r2, #0]
 8000752:	63d3      	str	r3, [r2, #60]	; 0x3c
 8000754:	e008      	b.n	8000768 <_ZN12motor_driver7Set_PWMEs+0x180>
 8000756:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800075a:	f5c3 5399 	rsb	r3, r3, #4896	; 0x1320
 800075e:	3303      	adds	r3, #3
 8000760:	687a      	ldr	r2, [r7, #4]
 8000762:	68d2      	ldr	r2, [r2, #12]
 8000764:	6812      	ldr	r2, [r2, #0]
 8000766:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(htim,ch_b,4899);
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	689b      	ldr	r3, [r3, #8]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d106      	bne.n	800077e <_ZN12motor_driver7Set_PWMEs+0x196>
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	68db      	ldr	r3, [r3, #12]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	f241 3223 	movw	r2, #4899	; 0x1323
 800077a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800077c:	e01b      	b.n	80007b6 <_ZN12motor_driver7Set_PWMEs+0x1ce>
		__HAL_TIM_SET_COMPARE(htim,ch_b,4899);
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	689b      	ldr	r3, [r3, #8]
 8000782:	2b04      	cmp	r3, #4
 8000784:	d106      	bne.n	8000794 <_ZN12motor_driver7Set_PWMEs+0x1ac>
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	68db      	ldr	r3, [r3, #12]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	f241 3223 	movw	r2, #4899	; 0x1323
 8000790:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000792:	e010      	b.n	80007b6 <_ZN12motor_driver7Set_PWMEs+0x1ce>
		__HAL_TIM_SET_COMPARE(htim,ch_b,4899);
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	689b      	ldr	r3, [r3, #8]
 8000798:	2b08      	cmp	r3, #8
 800079a:	d106      	bne.n	80007aa <_ZN12motor_driver7Set_PWMEs+0x1c2>
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	68db      	ldr	r3, [r3, #12]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	f241 3223 	movw	r2, #4899	; 0x1323
 80007a6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80007a8:	e005      	b.n	80007b6 <_ZN12motor_driver7Set_PWMEs+0x1ce>
		__HAL_TIM_SET_COMPARE(htim,ch_b,4899);
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	68db      	ldr	r3, [r3, #12]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	f241 3223 	movw	r2, #4899	; 0x1323
 80007b4:	641a      	str	r2, [r3, #64]	; 0x40
}
 80007b6:	bf00      	nop
 80007b8:	3714      	adds	r7, #20
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	ffffec78 	.word	0xffffec78
 80007c8:	68db8bad 	.word	0x68db8bad

080007cc <_ZN14encoder_readerC1EP17TIM_HandleTypeDef>:
{

}

// Implementation of initializing constructor
encoder_reader::encoder_reader(TIM_HandleTypeDef* _htim)
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	6039      	str	r1, [r7, #0]
    		:htim(_htim)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	683a      	ldr	r2, [r7, #0]
 80007da:	60da      	str	r2, [r3, #12]

{
	htim = _htim;
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	683a      	ldr	r2, [r7, #0]
 80007e0:	60da      	str	r2, [r3, #12]
	HAL_TIM_Encoder_Start(htim,TIM_CHANNEL_ALL);
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	68db      	ldr	r3, [r3, #12]
 80007e6:	213c      	movs	r1, #60	; 0x3c
 80007e8:	4618      	mov	r0, r3
 80007ea:	f004 f82b 	bl	8004844 <HAL_TIM_Encoder_Start>

	// Initialize delta and count to zero
	COUNT = 0;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
	DELTA = 0;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	2200      	movs	r2, #0
 80007f8:	609a      	str	r2, [r3, #8]
	prev_value 	= 	__HAL_TIM_GET_COUNTER(htim); // Initialize the previous value to current timer count
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	68db      	ldr	r3, [r3, #12]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	605a      	str	r2, [r3, #4]
}
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	4618      	mov	r0, r3
 800080a:	3708      	adds	r7, #8
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}

08000810 <_ZN14encoder_reader10zero_countEv>:

// Implementation of method to zero the current encoder position
void encoder_reader::zero_count(void)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
	COUNT = 0;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
	prev_value 	= 	__HAL_TIM_GET_COUNTER(htim);
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	68db      	ldr	r3, [r3, #12]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	605a      	str	r2, [r3, #4]
}
 800082a:	bf00      	nop
 800082c:	370c      	adds	r7, #12
 800082e:	46bd      	mov	sp, r7
 8000830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000834:	4770      	bx	lr

08000836 <_ZN14encoder_reader9get_countEv>:


// Implementation of method to get the current encoder position and store in the object
int32_t encoder_reader::get_count(void)
{
 8000836:	b480      	push	{r7}
 8000838:	b083      	sub	sp, #12
 800083a:	af00      	add	r7, sp, #0
 800083c:	6078      	str	r0, [r7, #4]
	DELTA 		= 	__HAL_TIM_GET_COUNTER(htim) - prev_value;	// calculate the change in encoder position
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	68db      	ldr	r3, [r3, #12]
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	685b      	ldr	r3, [r3, #4]
 800084a:	1ad3      	subs	r3, r2, r3
 800084c:	461a      	mov	r2, r3
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	609a      	str	r2, [r3, #8]
	prev_value 	= 	__HAL_TIM_GET_COUNTER(htim);			// store current value for next encoder read callback
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	68db      	ldr	r3, [r3, #12]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	605a      	str	r2, [r3, #4]


	if (DELTA > 32768){		// overflow condition
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	689b      	ldr	r3, [r3, #8]
 8000862:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000866:	dd06      	ble.n	8000876 <_ZN14encoder_reader9get_countEv+0x40>
		DELTA -= 65536;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	689b      	ldr	r3, [r3, #8]
 800086c:	f5a3 3280 	sub.w	r2, r3, #65536	; 0x10000
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	609a      	str	r2, [r3, #8]
 8000874:	e00a      	b.n	800088c <_ZN14encoder_reader9get_countEv+0x56>
	}

	else if (DELTA < -32768){
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	689b      	ldr	r3, [r3, #8]
 800087a:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 800087e:	da05      	bge.n	800088c <_ZN14encoder_reader9get_countEv+0x56>
		DELTA += 65536;		// under flow condition
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	689b      	ldr	r3, [r3, #8]
 8000884:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	609a      	str	r2, [r3, #8]
	}

	COUNT += DELTA;			// increment counter delta
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681a      	ldr	r2, [r3, #0]
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	689b      	ldr	r3, [r3, #8]
 8000894:	441a      	add	r2, r3
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	601a      	str	r2, [r3, #0]

	return COUNT;
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	681b      	ldr	r3, [r3, #0]
}
 800089e:	4618      	mov	r0, r3
 80008a0:	370c      	adds	r7, #12
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr

080008aa <_ZN19feedback_controllerC1Ev>:

// Implementation of the feedback controller class
feedback_controller::feedback_controller(void)
 80008aa:	b480      	push	{r7}
 80008ac:	b083      	sub	sp, #12
 80008ae:	af00      	add	r7, sp, #0
 80008b0:	6078      	str	r0, [r7, #4]
{
	// Initialize all gains, error and setpoints to zero
	KP = 0;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	2200      	movs	r2, #0
 80008b6:	801a      	strh	r2, [r3, #0]
	KI = 0;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	2200      	movs	r2, #0
 80008bc:	805a      	strh	r2, [r3, #2]
	DUTY_CYCLE = 0;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	2200      	movs	r2, #0
 80008c2:	809a      	strh	r2, [r3, #4]
	SET_POINT = 0;
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	2200      	movs	r2, #0
 80008c8:	609a      	str	r2, [r3, #8]
	CURR_CNT = 0;
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	2200      	movs	r2, #0
 80008ce:	60da      	str	r2, [r3, #12]
	INT_ERR = 0;
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	2200      	movs	r2, #0
 80008d4:	821a      	strh	r2, [r3, #16]
}
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	4618      	mov	r0, r3
 80008da:	370c      	adds	r7, #12
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr

080008e4 <_ZN19feedback_controller12set_setpointEl>:

// Implementation of method to set the setpoint of feedback controller
void feedback_controller::set_setpoint(int32_t _SET_POINT)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
 80008ec:	6039      	str	r1, [r7, #0]
	SET_POINT = _SET_POINT;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	683a      	ldr	r2, [r7, #0]
 80008f2:	609a      	str	r2, [r3, #8]
}
 80008f4:	bf00      	nop
 80008f6:	370c      	adds	r7, #12
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr

08000900 <_ZN19feedback_controller6set_KPEs>:

// Implementation of method to set the porportional gain
void feedback_controller::set_KP(int16_t _KP)
{
 8000900:	b480      	push	{r7}
 8000902:	b083      	sub	sp, #12
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
 8000908:	460b      	mov	r3, r1
 800090a:	807b      	strh	r3, [r7, #2]
	KP = _KP;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	887a      	ldrh	r2, [r7, #2]
 8000910:	801a      	strh	r2, [r3, #0]
}
 8000912:	bf00      	nop
 8000914:	370c      	adds	r7, #12
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
	...

08000920 <_ZN19feedback_controller3runEl>:
	INT_ERR = 0;	// zero the integral error when setting KI
}

// Implementation of the method to run porportional - integral control based on curent encoder position
int16_t feedback_controller::run(int32_t _CURR_CNT)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
 8000928:	6039      	str	r1, [r7, #0]
	CURR_CNT = _CURR_CNT;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	683a      	ldr	r2, [r7, #0]
 800092e:	60da      	str	r2, [r3, #12]
	INT_ERR += (SET_POINT - CURR_CNT);			// add the current error to the integrated error
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000936:	b29a      	uxth	r2, r3
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	689b      	ldr	r3, [r3, #8]
 800093c:	b299      	uxth	r1, r3
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	68db      	ldr	r3, [r3, #12]
 8000942:	b29b      	uxth	r3, r3
 8000944:	1acb      	subs	r3, r1, r3
 8000946:	b29b      	uxth	r3, r3
 8000948:	4413      	add	r3, r2
 800094a:	b29b      	uxth	r3, r3
 800094c:	b21a      	sxth	r2, r3
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	821a      	strh	r2, [r3, #16]

	DUTY_CYCLE = KP*(SET_POINT - CURR_CNT) + KI*INT_ERR/100;	// Determine duty cycle from KP and KI
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000958:	b29a      	uxth	r2, r3
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	6899      	ldr	r1, [r3, #8]
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	68db      	ldr	r3, [r3, #12]
 8000962:	1acb      	subs	r3, r1, r3
 8000964:	b29b      	uxth	r3, r3
 8000966:	fb12 f303 	smulbb	r3, r2, r3
 800096a:	b29a      	uxth	r2, r3
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000972:	4619      	mov	r1, r3
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800097a:	fb01 f303 	mul.w	r3, r1, r3
 800097e:	490a      	ldr	r1, [pc, #40]	; (80009a8 <_ZN19feedback_controller3runEl+0x88>)
 8000980:	fb81 0103 	smull	r0, r1, r1, r3
 8000984:	1149      	asrs	r1, r1, #5
 8000986:	17db      	asrs	r3, r3, #31
 8000988:	1acb      	subs	r3, r1, r3
 800098a:	b29b      	uxth	r3, r3
 800098c:	4413      	add	r3, r2
 800098e:	b29b      	uxth	r3, r3
 8000990:	b21a      	sxth	r2, r3
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	809a      	strh	r2, [r3, #4]
	return DUTY_CYCLE;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
}
 800099c:	4618      	mov	r0, r3
 800099e:	370c      	adds	r7, #12
 80009a0:	46bd      	mov	sp, r7
 80009a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a6:	4770      	bx	lr
 80009a8:	51eb851f 	.word	0x51eb851f

080009ac <_ZN12servo_driverC1EP17TIM_HandleTypeDefm>:
{

}

// Implementation of initializing constructor
servo_driver::servo_driver(TIM_HandleTypeDef* _htim,
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b084      	sub	sp, #16
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	60f8      	str	r0, [r7, #12]
 80009b4:	60b9      	str	r1, [r7, #8]
 80009b6:	607a      	str	r2, [r7, #4]
		uint32_t _channel)
    		:htim(_htim),
			 channel(_channel)
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	687a      	ldr	r2, [r7, #4]
 80009bc:	605a      	str	r2, [r3, #4]
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	68ba      	ldr	r2, [r7, #8]
 80009c2:	609a      	str	r2, [r3, #8]
{
	htim = _htim;
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	68ba      	ldr	r2, [r7, #8]
 80009c8:	609a      	str	r2, [r3, #8]
	channel = _channel;
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	687a      	ldr	r2, [r7, #4]
 80009ce:	605a      	str	r2, [r3, #4]
	ANGLE = 0;
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	2200      	movs	r2, #0
 80009d4:	801a      	strh	r2, [r3, #0]
	HAL_TIM_PWM_Start(htim,channel);
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	689a      	ldr	r2, [r3, #8]
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	685b      	ldr	r3, [r3, #4]
 80009de:	4619      	mov	r1, r3
 80009e0:	4610      	mov	r0, r2
 80009e2:	f003 fdd9 	bl	8004598 <HAL_TIM_PWM_Start>
}
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	4618      	mov	r0, r3
 80009ea:	3710      	adds	r7, #16
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}

080009f0 <_ZN10BNO055_imuC1Ev>:
#include "BNO055.h"
#include <stdio.h>
#include "main.h"
#include "stm32f4xx_hal.h"

BNO055_imu::BNO055_imu(void)
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
{

}
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	4618      	mov	r0, r3
 80009fc:	370c      	adds	r7, #12
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr

08000a06 <_ZN10BNO055_imuC1EP17I2C_HandleTypeDef>:

// Initialize the IMU
BNO055_imu::BNO055_imu(I2C_HandleTypeDef* _hi2c)
 8000a06:	b580      	push	{r7, lr}
 8000a08:	b088      	sub	sp, #32
 8000a0a:	af04      	add	r7, sp, #16
 8000a0c:	6078      	str	r0, [r7, #4]
 8000a0e:	6039      	str	r1, [r7, #0]
						:hi2c(_hi2c)
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	683a      	ldr	r2, [r7, #0]
 8000a14:	609a      	str	r2, [r3, #8]
{
	hi2c = _hi2c;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	683a      	ldr	r2, [r7, #0]
 8000a1a:	609a      	str	r2, [r3, #8]
	uint8_t imu_mode = 0b00001000; // Operating Mode Register: IMU Mode
 8000a1c:	2308      	movs	r3, #8
 8000a1e:	73fb      	strb	r3, [r7, #15]
	uint8_t pwr_mode = 0b00000000; // Set to Normal Power Mode
 8000a20:	2300      	movs	r3, #0
 8000a22:	73bb      	strb	r3, [r7, #14]
	uint8_t unit_sel = 0b00000000; // Select Desired Units
 8000a24:	2300      	movs	r3, #0
 8000a26:	737b      	strb	r3, [r7, #13]
	state = 0;
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	71da      	strb	r2, [r3, #7]
	uint8_t cur_opmode[1] = {0};
 8000a2e:	2300      	movs	r3, #0
 8000a30:	733b      	strb	r3, [r7, #12]
	while (state == 0)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	79db      	ldrb	r3, [r3, #7]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d153      	bne.n	8000ae2 <_ZN10BNO055_imuC1EP17I2C_HandleTypeDef+0xdc>
	{
		if (HAL_I2C_IsDeviceReady(hi2c, imuaddr, 1, HAL_MAX_DELAY) == HAL_OK)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	6898      	ldr	r0, [r3, #8]
 8000a3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a42:	2201      	movs	r2, #1
 8000a44:	2150      	movs	r1, #80	; 0x50
 8000a46:	f002 fc75 	bl	8003334 <HAL_I2C_IsDeviceReady>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	bf0c      	ite	eq
 8000a50:	2301      	moveq	r3, #1
 8000a52:	2300      	movne	r3, #0
 8000a54:	b2db      	uxtb	r3, r3
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d02c      	beq.n	8000ab4 <_ZN10BNO055_imuC1EP17I2C_HandleTypeDef+0xae>
		{
			HAL_I2C_Mem_Write(hi2c, imuaddr, oprmode_addr, 1, &imu_mode, 1, HAL_MAX_DELAY);
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	6898      	ldr	r0, [r3, #8]
 8000a5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a62:	9302      	str	r3, [sp, #8]
 8000a64:	2301      	movs	r3, #1
 8000a66:	9301      	str	r3, [sp, #4]
 8000a68:	f107 030f 	add.w	r3, r7, #15
 8000a6c:	9300      	str	r3, [sp, #0]
 8000a6e:	2301      	movs	r3, #1
 8000a70:	223d      	movs	r2, #61	; 0x3d
 8000a72:	2150      	movs	r1, #80	; 0x50
 8000a74:	f002 f93e 	bl	8002cf4 <HAL_I2C_Mem_Write>
			HAL_I2C_Mem_Write(hi2c, imuaddr, pwrmode_addr, 1, &pwr_mode, 1, HAL_MAX_DELAY);
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	6898      	ldr	r0, [r3, #8]
 8000a7c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a80:	9302      	str	r3, [sp, #8]
 8000a82:	2301      	movs	r3, #1
 8000a84:	9301      	str	r3, [sp, #4]
 8000a86:	f107 030e 	add.w	r3, r7, #14
 8000a8a:	9300      	str	r3, [sp, #0]
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	223e      	movs	r2, #62	; 0x3e
 8000a90:	2150      	movs	r1, #80	; 0x50
 8000a92:	f002 f92f 	bl	8002cf4 <HAL_I2C_Mem_Write>
			HAL_I2C_Mem_Write(hi2c, imuaddr, unit_sel_addr, 1, &unit_sel, 1, HAL_MAX_DELAY);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	6898      	ldr	r0, [r3, #8]
 8000a9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a9e:	9302      	str	r3, [sp, #8]
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	9301      	str	r3, [sp, #4]
 8000aa4:	f107 030d 	add.w	r3, r7, #13
 8000aa8:	9300      	str	r3, [sp, #0]
 8000aaa:	2301      	movs	r3, #1
 8000aac:	223b      	movs	r2, #59	; 0x3b
 8000aae:	2150      	movs	r1, #80	; 0x50
 8000ab0:	f002 f920 	bl	8002cf4 <HAL_I2C_Mem_Write>
		}
		HAL_I2C_Mem_Read(hi2c, imuaddr, oprmode_addr, 1, cur_opmode, 1, HAL_MAX_DELAY);
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	6898      	ldr	r0, [r3, #8]
 8000ab8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000abc:	9302      	str	r3, [sp, #8]
 8000abe:	2301      	movs	r3, #1
 8000ac0:	9301      	str	r3, [sp, #4]
 8000ac2:	f107 030c 	add.w	r3, r7, #12
 8000ac6:	9300      	str	r3, [sp, #0]
 8000ac8:	2301      	movs	r3, #1
 8000aca:	223d      	movs	r2, #61	; 0x3d
 8000acc:	2150      	movs	r1, #80	; 0x50
 8000ace:	f002 fa0b 	bl	8002ee8 <HAL_I2C_Mem_Read>
		if (cur_opmode[0] == imu_mode)
 8000ad2:	7b3a      	ldrb	r2, [r7, #12]
 8000ad4:	7bfb      	ldrb	r3, [r7, #15]
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d1ab      	bne.n	8000a32 <_ZN10BNO055_imuC1EP17I2C_HandleTypeDef+0x2c>
		{
			state = 1;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	2201      	movs	r2, #1
 8000ade:	71da      	strb	r2, [r3, #7]
	while (state == 0)
 8000ae0:	e7a7      	b.n	8000a32 <_ZN10BNO055_imuC1EP17I2C_HandleTypeDef+0x2c>
		}

	}


}
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	3710      	adds	r7, #16
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}

08000aec <_ZN13movement_taskC1E10BNO055_imu12motor_driverS1_14encoder_readerS2_19feedback_controllerS3_P20__UART_HandleTypeDef>:
#include "BNO055.h"
#include <stdio.h>
#include "main.h"
#include "stm32f4xx_hal.h"

movement_task::movement_task(BNO055_imu IMU,
 8000aec:	b5b0      	push	{r4, r5, r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	60f8      	str	r0, [r7, #12]
 8000af4:	4638      	mov	r0, r7
 8000af6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
				right_duty(0),
				left_duty(0),
				huart(_huart),
				start_ticks(0),
				curr_time(0),
				start_count(0)
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	2200      	movs	r2, #0
 8000b04:	605a      	str	r2, [r3, #4]
 8000b06:	68fb      	ldr	r3, [r7, #12]
 8000b08:	2205      	movs	r2, #5
 8000b0a:	609a      	str	r2, [r3, #8]
						(movement_task::state_fcn) &movement_task::state_4}),
 8000b0c:	2028      	movs	r0, #40	; 0x28
 8000b0e:	f005 fb5d 	bl	80061cc <_Znaj>
 8000b12:	4603      	mov	r3, r0
 8000b14:	4619      	mov	r1, r3
 8000b16:	460b      	mov	r3, r1
 8000b18:	4a3c      	ldr	r2, [pc, #240]	; (8000c0c <_ZN13movement_taskC1E10BNO055_imu12motor_driverS1_14encoder_readerS2_19feedback_controllerS3_P20__UART_HandleTypeDef+0x120>)
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	605a      	str	r2, [r3, #4]
 8000b20:	3308      	adds	r3, #8
 8000b22:	4a3b      	ldr	r2, [pc, #236]	; (8000c10 <_ZN13movement_taskC1E10BNO055_imu12motor_driverS1_14encoder_readerS2_19feedback_controllerS3_P20__UART_HandleTypeDef+0x124>)
 8000b24:	601a      	str	r2, [r3, #0]
 8000b26:	2200      	movs	r2, #0
 8000b28:	605a      	str	r2, [r3, #4]
 8000b2a:	3308      	adds	r3, #8
 8000b2c:	4a39      	ldr	r2, [pc, #228]	; (8000c14 <_ZN13movement_taskC1E10BNO055_imu12motor_driverS1_14encoder_readerS2_19feedback_controllerS3_P20__UART_HandleTypeDef+0x128>)
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	2200      	movs	r2, #0
 8000b32:	605a      	str	r2, [r3, #4]
 8000b34:	3308      	adds	r3, #8
 8000b36:	4a38      	ldr	r2, [pc, #224]	; (8000c18 <_ZN13movement_taskC1E10BNO055_imu12motor_driverS1_14encoder_readerS2_19feedback_controllerS3_P20__UART_HandleTypeDef+0x12c>)
 8000b38:	601a      	str	r2, [r3, #0]
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	605a      	str	r2, [r3, #4]
 8000b3e:	3308      	adds	r3, #8
 8000b40:	4a36      	ldr	r2, [pc, #216]	; (8000c1c <_ZN13movement_taskC1E10BNO055_imu12motor_driverS1_14encoder_readerS2_19feedback_controllerS3_P20__UART_HandleTypeDef+0x130>)
 8000b42:	601a      	str	r2, [r3, #0]
 8000b44:	2200      	movs	r2, #0
 8000b46:	605a      	str	r2, [r3, #4]
				start_count(0)
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	60d9      	str	r1, [r3, #12]
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	3310      	adds	r3, #16
 8000b50:	4618      	mov	r0, r3
 8000b52:	f7ff ff4d 	bl	80009f0 <_ZN10BNO055_imuC1Ev>
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	f103 041c 	add.w	r4, r3, #28
 8000b5c:	f107 0320 	add.w	r3, r7, #32
 8000b60:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b62:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	f103 042c 	add.w	r4, r3, #44	; 0x2c
 8000b6c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b70:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b72:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	f103 043c 	add.w	r4, r3, #60	; 0x3c
 8000b7c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000b80:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b82:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000b86:	68fb      	ldr	r3, [r7, #12]
 8000b88:	f103 044c 	add.w	r4, r3, #76	; 0x4c
 8000b8c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000b90:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b92:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	f103 045c 	add.w	r4, r3, #92	; 0x5c
 8000b9c:	f107 0560 	add.w	r5, r7, #96	; 0x60
 8000ba0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ba2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ba4:	682b      	ldr	r3, [r5, #0]
 8000ba6:	6023      	str	r3, [r4, #0]
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	f103 0470 	add.w	r4, r3, #112	; 0x70
 8000bae:	f107 0574 	add.w	r5, r7, #116	; 0x74
 8000bb2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bb4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bb6:	682b      	ldr	r3, [r5, #0]
 8000bb8:	6023      	str	r3, [r4, #0]
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8000bc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	2200      	movs	r2, #0
 8000bd0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	2200      	movs	r2, #0
 8000be0:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	2200      	movs	r2, #0
 8000be8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	2200      	movs	r2, #0
 8000bf0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
{
	printf("Initialized?");
 8000bfc:	4808      	ldr	r0, [pc, #32]	; (8000c20 <_ZN13movement_taskC1E10BNO055_imu12motor_driverS1_14encoder_readerS2_19feedback_controllerS3_P20__UART_HandleTypeDef+0x134>)
 8000bfe:	f005 fc23 	bl	8006448 <iprintf>
}
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	4618      	mov	r0, r3
 8000c06:	3710      	adds	r7, #16
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bdb0      	pop	{r4, r5, r7, pc}
 8000c0c:	08000cc1 	.word	0x08000cc1
 8000c10:	08000d0d 	.word	0x08000d0d
 8000c14:	08000f65 	.word	0x08000f65
 8000c18:	080011bd 	.word	0x080011bd
 8000c1c:	08001285 	.word	0x08001285
 8000c20:	080075fc 	.word	0x080075fc

08000c24 <_ZN13movement_task3runEv>:

void movement_task::run(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
	if (state>=0 && state<num_states)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681a      	ldr	r2, [r3, #0]
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	689b      	ldr	r3, [r3, #8]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	d239      	bcs.n	8000cac <_ZN13movement_task3runEv+0x88>
	{
		(this->*state_list[state])();
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	68da      	ldr	r2, [r3, #12]
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	00db      	lsls	r3, r3, #3
 8000c42:	4413      	add	r3, r2
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	105b      	asrs	r3, r3, #1
 8000c48:	461a      	mov	r2, r3
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	1898      	adds	r0, r3, r2
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	68da      	ldr	r2, [r3, #12]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	00db      	lsls	r3, r3, #3
 8000c58:	4413      	add	r3, r2
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	f003 0301 	and.w	r3, r3, #1
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d015      	beq.n	8000c90 <_ZN13movement_task3runEv+0x6c>
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	68da      	ldr	r2, [r3, #12]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	00db      	lsls	r3, r3, #3
 8000c6e:	4413      	add	r3, r2
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	105b      	asrs	r3, r3, #1
 8000c74:	461a      	mov	r2, r3
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	4413      	add	r3, r2
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	687a      	ldr	r2, [r7, #4]
 8000c7e:	68d1      	ldr	r1, [r2, #12]
 8000c80:	687a      	ldr	r2, [r7, #4]
 8000c82:	6812      	ldr	r2, [r2, #0]
 8000c84:	00d2      	lsls	r2, r2, #3
 8000c86:	440a      	add	r2, r1
 8000c88:	6812      	ldr	r2, [r2, #0]
 8000c8a:	4413      	add	r3, r2
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	e006      	b.n	8000c9e <_ZN13movement_task3runEv+0x7a>
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	68da      	ldr	r2, [r3, #12]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	00db      	lsls	r3, r3, #3
 8000c9a:	4413      	add	r3, r2
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4798      	blx	r3

		runs++;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	1c5a      	adds	r2, r3, #1
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	605a      	str	r2, [r3, #4]
	else
	{
		printf("Error Invalid State");
		while(1){}
	}
}
 8000caa:	e003      	b.n	8000cb4 <_ZN13movement_task3runEv+0x90>
		printf("Error Invalid State");
 8000cac:	4803      	ldr	r0, [pc, #12]	; (8000cbc <_ZN13movement_task3runEv+0x98>)
 8000cae:	f005 fbcb 	bl	8006448 <iprintf>
		while(1){}
 8000cb2:	e7fe      	b.n	8000cb2 <_ZN13movement_task3runEv+0x8e>
}
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	0800760c 	.word	0x0800760c

08000cc0 <_ZN13movement_task7state_0Ev>:

void movement_task::state_0(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
	// Initialization state
	// Maybe Calibrate IMU Here
	// Zero Everything
	Right_Encoder.zero_count();
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	334c      	adds	r3, #76	; 0x4c
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f7ff fd9f 	bl	8000810 <_ZN14encoder_reader10zero_countEv>
	Left_Encoder.zero_count();
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	333c      	adds	r3, #60	; 0x3c
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff fd9a 	bl	8000810 <_ZN14encoder_reader10zero_countEv>
	right_sp = 0;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2200      	movs	r2, #0
 8000ce0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	left_sp = 0;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	right_duty = 0;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2200      	movs	r2, #0
 8000cf0:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
	left_duty = 0;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
	state = 1;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	2201      	movs	r2, #1
 8000d00:	601a      	str	r2, [r3, #0]
}
 8000d02:	bf00      	nop
 8000d04:	3708      	adds	r7, #8
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
	...

08000d0c <_ZN13movement_task7state_1Ev>:

void movement_task::state_1(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b0a2      	sub	sp, #136	; 0x88
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
	// Move out of Home Area
	right_sp = 650;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	f240 228a 	movw	r2, #650	; 0x28a
 8000d1a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	left_sp = right_sp;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

	Left_Feedback.set_setpoint(left_sp);
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000d36:	4619      	mov	r1, r3
 8000d38:	4610      	mov	r0, r2
 8000d3a:	f7ff fdd3 	bl	80008e4 <_ZN19feedback_controller12set_setpointEl>
	Right_Feedback.set_setpoint(right_sp);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	4610      	mov	r0, r2
 8000d4e:	f7ff fdc9 	bl	80008e4 <_ZN19feedback_controller12set_setpointEl>



	char buffer[50] = {0};
 8000d52:	2300      	movs	r3, #0
 8000d54:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000d56:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000d5a:	222e      	movs	r2, #46	; 0x2e
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f005 fa8a 	bl	8006278 <memset>
	int32_t right_count = Right_Encoder.get_count();
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	334c      	adds	r3, #76	; 0x4c
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f7ff fd64 	bl	8000836 <_ZN14encoder_reader9get_countEv>
 8000d6e:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	int32_t left_count = Left_Encoder.get_count();
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	333c      	adds	r3, #60	; 0x3c
 8000d76:	4618      	mov	r0, r3
 8000d78:	f7ff fd5d 	bl	8000836 <_ZN14encoder_reader9get_countEv>
 8000d7c:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80

	int32_t n3 = sprintf(buffer, "Right Count: %d  ",right_count);
 8000d80:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000d84:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8000d88:	4970      	ldr	r1, [pc, #448]	; (8000f4c <_ZN13movement_task7state_1Ev+0x240>)
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f005 fbc8 	bl	8006520 <siprintf>
 8000d90:	67f8      	str	r0, [r7, #124]	; 0x7c
	HAL_UART_Transmit(huart,(uint8_t*) buffer, n3, 1000);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8000d98:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000d9a:	b29a      	uxth	r2, r3
 8000d9c:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8000da0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000da4:	f004 f9dd 	bl	8005162 <HAL_UART_Transmit>
	int32_t n2 = sprintf(buffer, "Left Count: %d \r\n",left_count);
 8000da8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000dac:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8000db0:	4967      	ldr	r1, [pc, #412]	; (8000f50 <_ZN13movement_task7state_1Ev+0x244>)
 8000db2:	4618      	mov	r0, r3
 8000db4:	f005 fbb4 	bl	8006520 <siprintf>
 8000db8:	67b8      	str	r0, [r7, #120]	; 0x78
	HAL_UART_Transmit(huart,(uint8_t*) buffer, n2, 1000);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8000dc0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000dc2:	b29a      	uxth	r2, r3
 8000dc4:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8000dc8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dcc:	f004 f9c9 	bl	8005162 <HAL_UART_Transmit>



	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET)
 8000dd0:	2101      	movs	r1, #1
 8000dd2:	4860      	ldr	r0, [pc, #384]	; (8000f54 <_ZN13movement_task7state_1Ev+0x248>)
 8000dd4:	f001 fe32 	bl	8002a3c <HAL_GPIO_ReadPin>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	bf0c      	ite	eq
 8000dde:	2301      	moveq	r3, #1
 8000de0:	2300      	movne	r3, #0
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d073      	beq.n	8000ed0 <_ZN13movement_task7state_1Ev+0x1c4>
	{
		if (start_count == 0)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d109      	bne.n	8000e06 <_ZN13movement_task7state_1Ev+0xfa>
		{
			start_ticks = HAL_GetTick();
 8000df2:	f001 facb 	bl	800238c <HAL_GetTick>
 8000df6:	4602      	mov	r2, r0
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
			start_count = 1;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2201      	movs	r2, #1
 8000e02:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
		}
		curr_time = HAL_GetTick() - start_ticks;
 8000e06:	f001 fac1 	bl	800238c <HAL_GetTick>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000e12:	1ad2      	subs	r2, r2, r3
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

		int32_t n1 = sprintf(buffer, "BUTTON PRESSED  \r\n");
 8000e1a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000e1e:	494e      	ldr	r1, [pc, #312]	; (8000f58 <_ZN13movement_task7state_1Ev+0x24c>)
 8000e20:	4618      	mov	r0, r3
 8000e22:	f005 fb7d 	bl	8006520 <siprintf>
 8000e26:	6738      	str	r0, [r7, #112]	; 0x70
		HAL_UART_Transmit(huart,(uint8_t*) buffer, n1, 1000);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8000e2e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000e30:	b29a      	uxth	r2, r3
 8000e32:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8000e36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e3a:	f004 f992 	bl	8005162 <HAL_UART_Transmit>



		right_duty = Right_Feedback.run(right_count);
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	3370      	adds	r3, #112	; 0x70
 8000e42:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8000e46:	4618      	mov	r0, r3
 8000e48:	f7ff fd6a 	bl	8000920 <_ZN19feedback_controller3runEl>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	461a      	mov	r2, r3
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
		left_duty = Left_Feedback.run(left_count);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	335c      	adds	r3, #92	; 0x5c
 8000e5a:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff fd5e 	bl	8000920 <_ZN19feedback_controller3runEl>
 8000e64:	4603      	mov	r3, r0
 8000e66:	461a      	mov	r2, r3
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92

		if (right_duty > 2500){
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	; 0x90
 8000e74:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	dd05      	ble.n	8000e88 <_ZN13movement_task7state_1Ev+0x17c>
			right_duty = 2500;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8000e82:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
 8000e86:	e00a      	b.n	8000e9e <_ZN13movement_task7state_1Ev+0x192>
		}
		else if (right_duty < -2500){
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	; 0x90
 8000e8e:	4a33      	ldr	r2, [pc, #204]	; (8000f5c <_ZN13movement_task7state_1Ev+0x250>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	da04      	bge.n	8000e9e <_ZN13movement_task7state_1Ev+0x192>
			right_duty = -2500;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	f24f 623c 	movw	r2, #63036	; 0xf63c
 8000e9a:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
		}

		if (left_duty > 2500){
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 8000ea4:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	dd05      	ble.n	8000eb8 <_ZN13movement_task7state_1Ev+0x1ac>
			left_duty = 2500;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8000eb2:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
 8000eb6:	e023      	b.n	8000f00 <_ZN13movement_task7state_1Ev+0x1f4>
		}
		else if (left_duty < -2500){
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 8000ebe:	4a27      	ldr	r2, [pc, #156]	; (8000f5c <_ZN13movement_task7state_1Ev+0x250>)
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	da1d      	bge.n	8000f00 <_ZN13movement_task7state_1Ev+0x1f4>
			left_duty = -2500;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	f24f 623c 	movw	r2, #63036	; 0xf63c
 8000eca:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
 8000ece:	e017      	b.n	8000f00 <_ZN13movement_task7state_1Ev+0x1f4>



	} else
	{
		char buffer[50] = {0};
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	60bb      	str	r3, [r7, #8]
 8000ed4:	f107 030c 	add.w	r3, r7, #12
 8000ed8:	222e      	movs	r2, #46	; 0x2e
 8000eda:	2100      	movs	r1, #0
 8000edc:	4618      	mov	r0, r3
 8000ede:	f005 f9cb 	bl	8006278 <memset>
		int32_t n1 = sprintf(buffer, "BUTTON Not PRESSED  \r\n");
 8000ee2:	f107 0308 	add.w	r3, r7, #8
 8000ee6:	491e      	ldr	r1, [pc, #120]	; (8000f60 <_ZN13movement_task7state_1Ev+0x254>)
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f005 fb19 	bl	8006520 <siprintf>
 8000eee:	6778      	str	r0, [r7, #116]	; 0x74
		//HAL_UART_Transmit(huart,(uint8_t*) buffer, n1, 1000);
		right_duty = 0;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
		left_duty = 0;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	2200      	movs	r2, #0
 8000efc:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92

	}
	Right_Mot.Set_PWM(right_duty);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	; 0x90
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4610      	mov	r0, r2
 8000f10:	f7ff fb6a 	bl	80005e8 <_ZN12motor_driver7Set_PWMEs>
	Left_Mot.Set_PWM(left_duty);
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	f103 021c 	add.w	r2, r3, #28
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 8000f20:	4619      	mov	r1, r3
 8000f22:	4610      	mov	r0, r2
 8000f24:	f7ff fb60 	bl	80005e8 <_ZN12motor_driver7Set_PWMEs>



	if (curr_time > 5000)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000f2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d906      	bls.n	8000f44 <_ZN13movement_task7state_1Ev+0x238>
	{
		state = 2;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2202      	movs	r2, #2
 8000f3a:	601a      	str	r2, [r3, #0]
		start_count = 0;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
	}

}
 8000f44:	bf00      	nop
 8000f46:	3788      	adds	r7, #136	; 0x88
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	08007620 	.word	0x08007620
 8000f50:	08007634 	.word	0x08007634
 8000f54:	40020400 	.word	0x40020400
 8000f58:	08007648 	.word	0x08007648
 8000f5c:	fffff63c 	.word	0xfffff63c
 8000f60:	0800765c 	.word	0x0800765c

08000f64 <_ZN13movement_task7state_2Ev>:

void movement_task::state_2(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b0a2      	sub	sp, #136	; 0x88
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
	// Move out of Home Area
	right_sp = 896;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	f44f 7260 	mov.w	r2, #896	; 0x380
 8000f72:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	left_sp = 395;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	f240 128b 	movw	r2, #395	; 0x18b
 8000f7c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

	Left_Feedback.set_setpoint(left_sp);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4610      	mov	r0, r2
 8000f90:	f7ff fca8 	bl	80008e4 <_ZN19feedback_controller12set_setpointEl>
	Right_Feedback.set_setpoint(right_sp);
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4610      	mov	r0, r2
 8000fa4:	f7ff fc9e 	bl	80008e4 <_ZN19feedback_controller12set_setpointEl>



	char buffer[50] = {0};
 8000fa8:	2300      	movs	r3, #0
 8000faa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000fac:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000fb0:	222e      	movs	r2, #46	; 0x2e
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f005 f95f 	bl	8006278 <memset>
	int32_t right_count = Right_Encoder.get_count();
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	334c      	adds	r3, #76	; 0x4c
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f7ff fc39 	bl	8000836 <_ZN14encoder_reader9get_countEv>
 8000fc4:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	int32_t left_count = Left_Encoder.get_count();
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	333c      	adds	r3, #60	; 0x3c
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff fc32 	bl	8000836 <_ZN14encoder_reader9get_countEv>
 8000fd2:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80

	int32_t n3 = sprintf(buffer, "Right Count: %d  ",right_count);
 8000fd6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000fda:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8000fde:	4971      	ldr	r1, [pc, #452]	; (80011a4 <_ZN13movement_task7state_2Ev+0x240>)
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f005 fa9d 	bl	8006520 <siprintf>
 8000fe6:	67f8      	str	r0, [r7, #124]	; 0x7c
	HAL_UART_Transmit(huart,(uint8_t*) buffer, n3, 1000);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8000fee:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000ff0:	b29a      	uxth	r2, r3
 8000ff2:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8000ff6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ffa:	f004 f8b2 	bl	8005162 <HAL_UART_Transmit>
	int32_t n2 = sprintf(buffer, "Left Count: %d \r\n",left_count);
 8000ffe:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001002:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001006:	4968      	ldr	r1, [pc, #416]	; (80011a8 <_ZN13movement_task7state_2Ev+0x244>)
 8001008:	4618      	mov	r0, r3
 800100a:	f005 fa89 	bl	8006520 <siprintf>
 800100e:	67b8      	str	r0, [r7, #120]	; 0x78
	HAL_UART_Transmit(huart,(uint8_t*) buffer, n2, 1000);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8001016:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001018:	b29a      	uxth	r2, r3
 800101a:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 800101e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001022:	f004 f89e 	bl	8005162 <HAL_UART_Transmit>



	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET)
 8001026:	2101      	movs	r1, #1
 8001028:	4860      	ldr	r0, [pc, #384]	; (80011ac <_ZN13movement_task7state_2Ev+0x248>)
 800102a:	f001 fd07 	bl	8002a3c <HAL_GPIO_ReadPin>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	bf0c      	ite	eq
 8001034:	2301      	moveq	r3, #1
 8001036:	2300      	movne	r3, #0
 8001038:	b2db      	uxtb	r3, r3
 800103a:	2b00      	cmp	r3, #0
 800103c:	d073      	beq.n	8001126 <_ZN13movement_task7state_2Ev+0x1c2>
	{
		if (start_count == 0)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 8001044:	2b00      	cmp	r3, #0
 8001046:	d109      	bne.n	800105c <_ZN13movement_task7state_2Ev+0xf8>
		{
			start_ticks = HAL_GetTick();
 8001048:	f001 f9a0 	bl	800238c <HAL_GetTick>
 800104c:	4602      	mov	r2, r0
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
			start_count = 1;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2201      	movs	r2, #1
 8001058:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
		}
		curr_time = HAL_GetTick() - start_ticks;
 800105c:	f001 f996 	bl	800238c <HAL_GetTick>
 8001060:	4602      	mov	r2, r0
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001068:	1ad2      	subs	r2, r2, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

		int32_t n1 = sprintf(buffer, "BUTTON PRESSED  \r\n");
 8001070:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001074:	494e      	ldr	r1, [pc, #312]	; (80011b0 <_ZN13movement_task7state_2Ev+0x24c>)
 8001076:	4618      	mov	r0, r3
 8001078:	f005 fa52 	bl	8006520 <siprintf>
 800107c:	6738      	str	r0, [r7, #112]	; 0x70
		HAL_UART_Transmit(huart,(uint8_t*) buffer, n1, 1000);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8001084:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001086:	b29a      	uxth	r2, r3
 8001088:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 800108c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001090:	f004 f867 	bl	8005162 <HAL_UART_Transmit>



		right_duty = Right_Feedback.run(right_count);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	3370      	adds	r3, #112	; 0x70
 8001098:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff fc3f 	bl	8000920 <_ZN19feedback_controller3runEl>
 80010a2:	4603      	mov	r3, r0
 80010a4:	461a      	mov	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
		left_duty = Left_Feedback.run(left_count);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	335c      	adds	r3, #92	; 0x5c
 80010b0:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff fc33 	bl	8000920 <_ZN19feedback_controller3runEl>
 80010ba:	4603      	mov	r3, r0
 80010bc:	461a      	mov	r2, r3
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92

		if (right_duty > 2500){
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	; 0x90
 80010ca:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80010ce:	4293      	cmp	r3, r2
 80010d0:	dd05      	ble.n	80010de <_ZN13movement_task7state_2Ev+0x17a>
			right_duty = 2500;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80010d8:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
 80010dc:	e00a      	b.n	80010f4 <_ZN13movement_task7state_2Ev+0x190>
		}
		else if (right_duty < -2500){
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	; 0x90
 80010e4:	4a33      	ldr	r2, [pc, #204]	; (80011b4 <_ZN13movement_task7state_2Ev+0x250>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	da04      	bge.n	80010f4 <_ZN13movement_task7state_2Ev+0x190>
			right_duty = -2500;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	f24f 623c 	movw	r2, #63036	; 0xf63c
 80010f0:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
		}

		if (left_duty > 2500){
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 80010fa:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80010fe:	4293      	cmp	r3, r2
 8001100:	dd05      	ble.n	800110e <_ZN13movement_task7state_2Ev+0x1aa>
			left_duty = 2500;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001108:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
 800110c:	e023      	b.n	8001156 <_ZN13movement_task7state_2Ev+0x1f2>
		}
		else if (left_duty < -2500){
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 8001114:	4a27      	ldr	r2, [pc, #156]	; (80011b4 <_ZN13movement_task7state_2Ev+0x250>)
 8001116:	4293      	cmp	r3, r2
 8001118:	da1d      	bge.n	8001156 <_ZN13movement_task7state_2Ev+0x1f2>
			left_duty = -2500;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	f24f 623c 	movw	r2, #63036	; 0xf63c
 8001120:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
 8001124:	e017      	b.n	8001156 <_ZN13movement_task7state_2Ev+0x1f2>



	} else
	{
		char buffer[50] = {0};
 8001126:	2300      	movs	r3, #0
 8001128:	60bb      	str	r3, [r7, #8]
 800112a:	f107 030c 	add.w	r3, r7, #12
 800112e:	222e      	movs	r2, #46	; 0x2e
 8001130:	2100      	movs	r1, #0
 8001132:	4618      	mov	r0, r3
 8001134:	f005 f8a0 	bl	8006278 <memset>
		int32_t n1 = sprintf(buffer, "BUTTON Not PRESSED  \r\n");
 8001138:	f107 0308 	add.w	r3, r7, #8
 800113c:	491e      	ldr	r1, [pc, #120]	; (80011b8 <_ZN13movement_task7state_2Ev+0x254>)
 800113e:	4618      	mov	r0, r3
 8001140:	f005 f9ee 	bl	8006520 <siprintf>
 8001144:	6778      	str	r0, [r7, #116]	; 0x74
		//HAL_UART_Transmit(huart,(uint8_t*) buffer, n1, 1000);
		right_duty = 0;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2200      	movs	r2, #0
 800114a:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
		left_duty = 0;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2200      	movs	r2, #0
 8001152:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92

	}
	Right_Mot.Set_PWM(right_duty);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	; 0x90
 8001162:	4619      	mov	r1, r3
 8001164:	4610      	mov	r0, r2
 8001166:	f7ff fa3f 	bl	80005e8 <_ZN12motor_driver7Set_PWMEs>
	Left_Mot.Set_PWM(left_duty);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f103 021c 	add.w	r2, r3, #28
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 8001176:	4619      	mov	r1, r3
 8001178:	4610      	mov	r0, r2
 800117a:	f7ff fa35 	bl	80005e8 <_ZN12motor_driver7Set_PWMEs>



	if (curr_time > 5000)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001184:	f241 3288 	movw	r2, #5000	; 0x1388
 8001188:	4293      	cmp	r3, r2
 800118a:	d906      	bls.n	800119a <_ZN13movement_task7state_2Ev+0x236>
	{
		state = 3;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2203      	movs	r2, #3
 8001190:	601a      	str	r2, [r3, #0]
		start_count = 0;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2200      	movs	r2, #0
 8001196:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
	}

}
 800119a:	bf00      	nop
 800119c:	3788      	adds	r7, #136	; 0x88
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	08007620 	.word	0x08007620
 80011a8:	08007634 	.word	0x08007634
 80011ac:	40020400 	.word	0x40020400
 80011b0:	08007648 	.word	0x08007648
 80011b4:	fffff63c 	.word	0xfffff63c
 80011b8:	0800765c 	.word	0x0800765c

080011bc <_ZN13movement_task7state_3Ev>:

void movement_task::state_3(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	// Drive In Circle


	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET)
 80011c4:	2101      	movs	r1, #1
 80011c6:	482e      	ldr	r0, [pc, #184]	; (8001280 <_ZN13movement_task7state_3Ev+0xc4>)
 80011c8:	f001 fc38 	bl	8002a3c <HAL_GPIO_ReadPin>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	bf0c      	ite	eq
 80011d2:	2301      	moveq	r3, #1
 80011d4:	2300      	movne	r3, #0
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d023      	beq.n	8001224 <_ZN13movement_task7state_3Ev+0x68>
	{
		if (start_count == 0)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d109      	bne.n	80011fa <_ZN13movement_task7state_3Ev+0x3e>
		{
			start_ticks = HAL_GetTick();
 80011e6:	f001 f8d1 	bl	800238c <HAL_GetTick>
 80011ea:	4602      	mov	r2, r0
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
			start_count = 1;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2201      	movs	r2, #1
 80011f6:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
		}
		curr_time = HAL_GetTick() - start_ticks;
 80011fa:	f001 f8c7 	bl	800238c <HAL_GetTick>
 80011fe:	4602      	mov	r2, r0
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001206:	1ad2      	subs	r2, r2, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		right_duty = 2500;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001214:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
		left_duty  = 5000;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f241 3288 	movw	r2, #5000	; 0x1388
 800121e:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
 8001222:	e007      	b.n	8001234 <_ZN13movement_task7state_3Ev+0x78>

	} else
	{
		right_duty = 0;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2200      	movs	r2, #0
 8001228:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
		left_duty = 0;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2200      	movs	r2, #0
 8001230:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
	}

	Right_Mot.Set_PWM(right_duty);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	; 0x90
 8001240:	4619      	mov	r1, r3
 8001242:	4610      	mov	r0, r2
 8001244:	f7ff f9d0 	bl	80005e8 <_ZN12motor_driver7Set_PWMEs>
	Left_Mot.Set_PWM(left_duty);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f103 021c 	add.w	r2, r3, #28
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 8001254:	4619      	mov	r1, r3
 8001256:	4610      	mov	r0, r2
 8001258:	f7ff f9c6 	bl	80005e8 <_ZN12motor_driver7Set_PWMEs>

	if (curr_time > 10000)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001262:	f242 7210 	movw	r2, #10000	; 0x2710
 8001266:	4293      	cmp	r3, r2
 8001268:	d906      	bls.n	8001278 <_ZN13movement_task7state_3Ev+0xbc>
	{
		state = 4;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2204      	movs	r2, #4
 800126e:	601a      	str	r2, [r3, #0]
		start_count = 0;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2200      	movs	r2, #0
 8001274:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
	}
}
 8001278:	bf00      	nop
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40020400 	.word	0x40020400

08001284 <_ZN13movement_task7state_4Ev>:

void movement_task::state_4(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b090      	sub	sp, #64	; 0x40
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
	// Return Home
	Right_Mot.Set_PWM(0);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	332c      	adds	r3, #44	; 0x2c
 8001290:	2100      	movs	r1, #0
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff f9a8 	bl	80005e8 <_ZN12motor_driver7Set_PWMEs>
	Left_Mot.Set_PWM(0);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	331c      	adds	r3, #28
 800129c:	2100      	movs	r1, #0
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff f9a2 	bl	80005e8 <_ZN12motor_driver7Set_PWMEs>
	char buffer[50] = {0};
 80012a4:	2300      	movs	r3, #0
 80012a6:	60bb      	str	r3, [r7, #8]
 80012a8:	f107 030c 	add.w	r3, r7, #12
 80012ac:	222e      	movs	r2, #46	; 0x2e
 80012ae:	2100      	movs	r1, #0
 80012b0:	4618      	mov	r0, r3
 80012b2:	f004 ffe1 	bl	8006278 <memset>
	int32_t s4 = sprintf(buffer, "State 4\r\n");
 80012b6:	f107 0308 	add.w	r3, r7, #8
 80012ba:	490a      	ldr	r1, [pc, #40]	; (80012e4 <_ZN13movement_task7state_4Ev+0x60>)
 80012bc:	4618      	mov	r0, r3
 80012be:	f005 f92f 	bl	8006520 <siprintf>
 80012c2:	63f8      	str	r0, [r7, #60]	; 0x3c
	HAL_UART_Transmit(huart,(uint8_t*) buffer, s4, 1000);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 80012ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80012cc:	b29a      	uxth	r2, r3
 80012ce:	f107 0108 	add.w	r1, r7, #8
 80012d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012d6:	f003 ff44 	bl	8005162 <HAL_UART_Transmit>
}
 80012da:	bf00      	nop
 80012dc:	3740      	adds	r7, #64	; 0x40
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	08007674 	.word	0x08007674

080012e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012ea:	b0f3      	sub	sp, #460	; 0x1cc
 80012ec:	af1c      	add	r7, sp, #112	; 0x70
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012ee:	f000 ffe7 	bl	80022c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012f2:	f000 f8dd 	bl	80014b0 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012f6:	f000 fc13 	bl	8001b20 <_ZL12MX_GPIO_Initv>
  MX_TIM2_Init();
 80012fa:	f000 fa27 	bl	800174c <_ZL12MX_TIM2_Initv>
  MX_USART1_UART_Init();
 80012fe:	f000 fbe1 	bl	8001ac4 <_ZL19MX_USART1_UART_Initv>
  MX_TIM3_Init();
 8001302:	f000 fabb 	bl	800187c <_ZL12MX_TIM3_Initv>
  MX_TIM4_Init();
 8001306:	f000 fb17 	bl	8001938 <_ZL12MX_TIM4_Initv>
  MX_TIM1_Init();
 800130a:	f000 f977 	bl	80015fc <_ZL12MX_TIM1_Initv>
  MX_TIM5_Init();
 800130e:	f000 fb71 	bl	80019f4 <_ZL12MX_TIM5_Initv>
  MX_I2C1_Init();
 8001312:	f000 f93f 	bl	8001594 <_ZL12MX_I2C1_Initv>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, (uint8_t*) &char_buffer, 1);	// Initialize UART Receive
 8001316:	2201      	movs	r2, #1
 8001318:	495c      	ldr	r1, [pc, #368]	; (800148c <main+0x1a4>)
 800131a:	485d      	ldr	r0, [pc, #372]	; (8001490 <main+0x1a8>)
 800131c:	f003 ffb3 	bl	8005286 <HAL_UART_Receive_IT>
           encoder_reader ENCD1 = encoder_reader(&htim3); //A6 A7
 8001320:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 8001324:	495b      	ldr	r1, [pc, #364]	; (8001494 <main+0x1ac>)
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff fa50 	bl	80007cc <_ZN14encoder_readerC1EP17TIM_HandleTypeDef>
           // Encoder 1 is the Left Rear Wheel
           encoder_reader ENCD2 = encoder_reader(&htim4); //B6 B7
 800132c:	f507 739a 	add.w	r3, r7, #308	; 0x134
 8001330:	4959      	ldr	r1, [pc, #356]	; (8001498 <main+0x1b0>)
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff fa4a 	bl	80007cc <_ZN14encoder_readerC1EP17TIM_HandleTypeDef>
           // Encoder 2 is the right rear Wheel
           motor_driver MOTOR_1 = motor_driver(&htim2, TIM_CHANNEL_1, TIM_CHANNEL_2);		// Initialize the motor driver object as MOTOR_1
 8001338:	f507 7092 	add.w	r0, r7, #292	; 0x124
 800133c:	2304      	movs	r3, #4
 800133e:	2200      	movs	r2, #0
 8001340:	4956      	ldr	r1, [pc, #344]	; (800149c <main+0x1b4>)
 8001342:	f7ff f91f 	bl	8000584 <_ZN12motor_driverC1EP17TIM_HandleTypeDefmm>
           // Motor Driver 1 is The Left Rear Wheel
           // A5 A1
           motor_driver MOTOR_2 = motor_driver(&htim2, TIM_CHANNEL_3, TIM_CHANNEL_4);		// Initialize the motor driver object as MOTOR_2
 8001346:	f507 708a 	add.w	r0, r7, #276	; 0x114
 800134a:	230c      	movs	r3, #12
 800134c:	2208      	movs	r2, #8
 800134e:	4953      	ldr	r1, [pc, #332]	; (800149c <main+0x1b4>)
 8001350:	f7ff f918 	bl	8000584 <_ZN12motor_driverC1EP17TIM_HandleTypeDefmm>
           // Motor Driver 2 is The Right Rear Wheel
           // A2 A3
           feedback_controller controller_1 = feedback_controller();
 8001354:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff faa6 	bl	80008aa <_ZN19feedback_controllerC1Ev>
           feedback_controller controller_2 = feedback_controller();
 800135e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff faa1 	bl	80008aa <_ZN19feedback_controllerC1Ev>
           motor_driver FLYWHEEL = motor_driver(&htim1, TIM_CHANNEL_1, TIM_CHANNEL_2); // A8 A9
 8001368:	f107 00dc 	add.w	r0, r7, #220	; 0xdc
 800136c:	2304      	movs	r3, #4
 800136e:	2200      	movs	r2, #0
 8001370:	494b      	ldr	r1, [pc, #300]	; (80014a0 <main+0x1b8>)
 8001372:	f7ff f907 	bl	8000584 <_ZN12motor_driverC1EP17TIM_HandleTypeDefmm>

           controller_1.set_KP(KP);
 8001376:	4b4b      	ldr	r3, [pc, #300]	; (80014a4 <main+0x1bc>)
 8001378:	f9b3 2000 	ldrsh.w	r2, [r3]
 800137c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001380:	4611      	mov	r1, r2
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff fabc 	bl	8000900 <_ZN19feedback_controller6set_KPEs>
           controller_2.set_KP(KP);
 8001388:	4b46      	ldr	r3, [pc, #280]	; (80014a4 <main+0x1bc>)
 800138a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800138e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001392:	4611      	mov	r1, r2
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff fab3 	bl	8000900 <_ZN19feedback_controller6set_KPEs>

           //controller_1.set_setpoint(SP1);
           //controller_2.set_setpoint(SP2);

           BNO055_imu IMU = BNO055_imu(&hi2c1);
 800139a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800139e:	4942      	ldr	r1, [pc, #264]	; (80014a8 <main+0x1c0>)
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff fb30 	bl	8000a06 <_ZN10BNO055_imuC1EP17I2C_HandleTypeDef>

           servo_driver SERVO1 = servo_driver(&htim5,TIM_CHANNEL_1);
 80013a6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80013aa:	2200      	movs	r2, #0
 80013ac:	493f      	ldr	r1, [pc, #252]	; (80014ac <main+0x1c4>)
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff fafc 	bl	80009ac <_ZN12servo_driverC1EP17TIM_HandleTypeDefm>

           movement_task task1 = movement_task(IMU, MOTOR_1, MOTOR_2, ENCD1, ENCD2, controller_1, controller_2, &huart1);
 80013b4:	f107 0624 	add.w	r6, r7, #36	; 0x24
 80013b8:	4b35      	ldr	r3, [pc, #212]	; (8001490 <main+0x1a8>)
 80013ba:	931a      	str	r3, [sp, #104]	; 0x68
 80013bc:	ad15      	add	r5, sp, #84	; 0x54
 80013be:	f107 04ec 	add.w	r4, r7, #236	; 0xec
 80013c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013c6:	6823      	ldr	r3, [r4, #0]
 80013c8:	602b      	str	r3, [r5, #0]
 80013ca:	ad10      	add	r5, sp, #64	; 0x40
 80013cc:	f507 7480 	add.w	r4, r7, #256	; 0x100
 80013d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013d4:	6823      	ldr	r3, [r4, #0]
 80013d6:	602b      	str	r3, [r5, #0]
 80013d8:	ac0c      	add	r4, sp, #48	; 0x30
 80013da:	f507 739a 	add.w	r3, r7, #308	; 0x134
 80013de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80013e4:	ac08      	add	r4, sp, #32
 80013e6:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 80013ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80013f0:	ac04      	add	r4, sp, #16
 80013f2:	f507 738a 	add.w	r3, r7, #276	; 0x114
 80013f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80013fc:	466c      	mov	r4, sp
 80013fe:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8001402:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001404:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001408:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800140c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800140e:	4630      	mov	r0, r6
 8001410:	f7ff fb6c 	bl	8000aec <_ZN13movement_taskC1E10BNO055_imu12motor_driverS1_14encoder_readerS2_19feedback_controllerS3_P20__UART_HandleTypeDef>





    uint8_t config_mode = 0x00;
 8001414:	2300      	movs	r3, #0
 8001416:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
    uint8_t imu_mode = 0b00001000;
 800141a:	2308      	movs	r3, #8
 800141c:	f887 3156 	strb.w	r3, [r7, #342]	; 0x156
    uint8_t cur_opmode[1] = {0};
 8001420:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001424:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001428:	2200      	movs	r2, #0
 800142a:	701a      	strb	r2, [r3, #0]

    uint8_t calib_state[1] = {0};
 800142c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001430:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001434:	2200      	movs	r2, #0
 8001436:	701a      	strb	r2, [r3, #0]

    uint8_t cur_pwrmode[1] = {0};
 8001438:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800143c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001440:	2200      	movs	r2, #0
 8001442:	701a      	strb	r2, [r3, #0]

    uint8_t unit_sel = 0b00010001;
 8001444:	2311      	movs	r3, #17
 8001446:	f887 3155 	strb.w	r3, [r7, #341]	; 0x155

	uint8_t raw_heading[2] = {0};
 800144a:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800144e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001452:	2200      	movs	r2, #0
 8001454:	801a      	strh	r2, [r3, #0]
	uint8_t raw_heading1[2] = {0};
 8001456:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800145a:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800145e:	2200      	movs	r2, #0
 8001460:	801a      	strh	r2, [r3, #0]
	uint8_t raw_heading2[2] = {0};
 8001462:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001466:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800146a:	2200      	movs	r2, #0
 800146c:	801a      	strh	r2, [r3, #0]
	uint8_t raw_heading3[2] = {0};
 800146e:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001472:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001476:	2200      	movs	r2, #0
 8001478:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	  	  task1.run();
 800147a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff fbd0 	bl	8000c24 <_ZN13movement_task3runEv>


	  	  HAL_Delay(5);
 8001484:	2005      	movs	r0, #5
 8001486:	f000 ff8d 	bl	80023a4 <HAL_Delay>
	  	  task1.run();
 800148a:	e7f6      	b.n	800147a <main+0x192>
 800148c:	20000090 	.word	0x20000090
 8001490:	20000250 	.word	0x20000250
 8001494:	20000178 	.word	0x20000178
 8001498:	200001c0 	.word	0x200001c0
 800149c:	20000130 	.word	0x20000130
 80014a0:	200000e8 	.word	0x200000e8
 80014a4:	20000000 	.word	0x20000000
 80014a8:	20000094 	.word	0x20000094
 80014ac:	20000208 	.word	0x20000208

080014b0 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b094      	sub	sp, #80	; 0x50
 80014b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014b6:	f107 0320 	add.w	r3, r7, #32
 80014ba:	2230      	movs	r2, #48	; 0x30
 80014bc:	2100      	movs	r1, #0
 80014be:	4618      	mov	r0, r3
 80014c0:	f004 feda 	bl	8006278 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014c4:	f107 030c 	add.w	r3, r7, #12
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	605a      	str	r2, [r3, #4]
 80014ce:	609a      	str	r2, [r3, #8]
 80014d0:	60da      	str	r2, [r3, #12]
 80014d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014d4:	2300      	movs	r3, #0
 80014d6:	60bb      	str	r3, [r7, #8]
 80014d8:	4b2c      	ldr	r3, [pc, #176]	; (800158c <_Z18SystemClock_Configv+0xdc>)
 80014da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014dc:	4a2b      	ldr	r2, [pc, #172]	; (800158c <_Z18SystemClock_Configv+0xdc>)
 80014de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014e2:	6413      	str	r3, [r2, #64]	; 0x40
 80014e4:	4b29      	ldr	r3, [pc, #164]	; (800158c <_Z18SystemClock_Configv+0xdc>)
 80014e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ec:	60bb      	str	r3, [r7, #8]
 80014ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014f0:	2300      	movs	r3, #0
 80014f2:	607b      	str	r3, [r7, #4]
 80014f4:	4b26      	ldr	r3, [pc, #152]	; (8001590 <_Z18SystemClock_Configv+0xe0>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a25      	ldr	r2, [pc, #148]	; (8001590 <_Z18SystemClock_Configv+0xe0>)
 80014fa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80014fe:	6013      	str	r3, [r2, #0]
 8001500:	4b23      	ldr	r3, [pc, #140]	; (8001590 <_Z18SystemClock_Configv+0xe0>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001508:	607b      	str	r3, [r7, #4]
 800150a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800150c:	2301      	movs	r3, #1
 800150e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001510:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001514:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001516:	2302      	movs	r3, #2
 8001518:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800151a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800151e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001520:	2319      	movs	r3, #25
 8001522:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001524:	23c0      	movs	r3, #192	; 0xc0
 8001526:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001528:	2302      	movs	r3, #2
 800152a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800152c:	2304      	movs	r3, #4
 800152e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001530:	f107 0320 	add.w	r3, r7, #32
 8001534:	4618      	mov	r0, r3
 8001536:	f002 fb87 	bl	8003c48 <HAL_RCC_OscConfig>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	bf14      	ite	ne
 8001540:	2301      	movne	r3, #1
 8001542:	2300      	moveq	r3, #0
 8001544:	b2db      	uxtb	r3, r3
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 800154a:	f000 fb4f 	bl	8001bec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800154e:	230f      	movs	r3, #15
 8001550:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001552:	2302      	movs	r3, #2
 8001554:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001556:	2300      	movs	r3, #0
 8001558:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800155a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800155e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001560:	2300      	movs	r3, #0
 8001562:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001564:	f107 030c 	add.w	r3, r7, #12
 8001568:	2103      	movs	r1, #3
 800156a:	4618      	mov	r0, r3
 800156c:	f002 fde4 	bl	8004138 <HAL_RCC_ClockConfig>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	bf14      	ite	ne
 8001576:	2301      	movne	r3, #1
 8001578:	2300      	moveq	r3, #0
 800157a:	b2db      	uxtb	r3, r3
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <_Z18SystemClock_Configv+0xd4>
  {
    Error_Handler();
 8001580:	f000 fb34 	bl	8001bec <Error_Handler>
  }
}
 8001584:	bf00      	nop
 8001586:	3750      	adds	r7, #80	; 0x50
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40023800 	.word	0x40023800
 8001590:	40007000 	.word	0x40007000

08001594 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001598:	4b15      	ldr	r3, [pc, #84]	; (80015f0 <_ZL12MX_I2C1_Initv+0x5c>)
 800159a:	4a16      	ldr	r2, [pc, #88]	; (80015f4 <_ZL12MX_I2C1_Initv+0x60>)
 800159c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800159e:	4b14      	ldr	r3, [pc, #80]	; (80015f0 <_ZL12MX_I2C1_Initv+0x5c>)
 80015a0:	4a15      	ldr	r2, [pc, #84]	; (80015f8 <_ZL12MX_I2C1_Initv+0x64>)
 80015a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015a4:	4b12      	ldr	r3, [pc, #72]	; (80015f0 <_ZL12MX_I2C1_Initv+0x5c>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015aa:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <_ZL12MX_I2C1_Initv+0x5c>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015b0:	4b0f      	ldr	r3, [pc, #60]	; (80015f0 <_ZL12MX_I2C1_Initv+0x5c>)
 80015b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015b8:	4b0d      	ldr	r3, [pc, #52]	; (80015f0 <_ZL12MX_I2C1_Initv+0x5c>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015be:	4b0c      	ldr	r3, [pc, #48]	; (80015f0 <_ZL12MX_I2C1_Initv+0x5c>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015c4:	4b0a      	ldr	r3, [pc, #40]	; (80015f0 <_ZL12MX_I2C1_Initv+0x5c>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015ca:	4b09      	ldr	r3, [pc, #36]	; (80015f0 <_ZL12MX_I2C1_Initv+0x5c>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015d0:	4807      	ldr	r0, [pc, #28]	; (80015f0 <_ZL12MX_I2C1_Initv+0x5c>)
 80015d2:	f001 fa4b 	bl	8002a6c <HAL_I2C_Init>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	bf14      	ite	ne
 80015dc:	2301      	movne	r3, #1
 80015de:	2300      	moveq	r3, #0
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 80015e6:	f000 fb01 	bl	8001bec <Error_Handler>
  }
}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20000094 	.word	0x20000094
 80015f4:	40005400 	.word	0x40005400
 80015f8:	00061a80 	.word	0x00061a80

080015fc <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b092      	sub	sp, #72	; 0x48
 8001600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001602:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001606:	2200      	movs	r2, #0
 8001608:	601a      	str	r2, [r3, #0]
 800160a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800160c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001610:	2200      	movs	r2, #0
 8001612:	601a      	str	r2, [r3, #0]
 8001614:	605a      	str	r2, [r3, #4]
 8001616:	609a      	str	r2, [r3, #8]
 8001618:	60da      	str	r2, [r3, #12]
 800161a:	611a      	str	r2, [r3, #16]
 800161c:	615a      	str	r2, [r3, #20]
 800161e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001620:	1d3b      	adds	r3, r7, #4
 8001622:	2220      	movs	r2, #32
 8001624:	2100      	movs	r1, #0
 8001626:	4618      	mov	r0, r3
 8001628:	f004 fe26 	bl	8006278 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800162c:	4b45      	ldr	r3, [pc, #276]	; (8001744 <_ZL12MX_TIM1_Initv+0x148>)
 800162e:	4a46      	ldr	r2, [pc, #280]	; (8001748 <_ZL12MX_TIM1_Initv+0x14c>)
 8001630:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001632:	4b44      	ldr	r3, [pc, #272]	; (8001744 <_ZL12MX_TIM1_Initv+0x148>)
 8001634:	2200      	movs	r2, #0
 8001636:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001638:	4b42      	ldr	r3, [pc, #264]	; (8001744 <_ZL12MX_TIM1_Initv+0x148>)
 800163a:	2200      	movs	r2, #0
 800163c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4899;
 800163e:	4b41      	ldr	r3, [pc, #260]	; (8001744 <_ZL12MX_TIM1_Initv+0x148>)
 8001640:	f241 3223 	movw	r2, #4899	; 0x1323
 8001644:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001646:	4b3f      	ldr	r3, [pc, #252]	; (8001744 <_ZL12MX_TIM1_Initv+0x148>)
 8001648:	2200      	movs	r2, #0
 800164a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800164c:	4b3d      	ldr	r3, [pc, #244]	; (8001744 <_ZL12MX_TIM1_Initv+0x148>)
 800164e:	2200      	movs	r2, #0
 8001650:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001652:	4b3c      	ldr	r3, [pc, #240]	; (8001744 <_ZL12MX_TIM1_Initv+0x148>)
 8001654:	2200      	movs	r2, #0
 8001656:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001658:	483a      	ldr	r0, [pc, #232]	; (8001744 <_ZL12MX_TIM1_Initv+0x148>)
 800165a:	f002 ff4d 	bl	80044f8 <HAL_TIM_PWM_Init>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	bf14      	ite	ne
 8001664:	2301      	movne	r3, #1
 8001666:	2300      	moveq	r3, #0
 8001668:	b2db      	uxtb	r3, r3
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 800166e:	f000 fabd 	bl	8001bec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001672:	2300      	movs	r3, #0
 8001674:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001676:	2300      	movs	r3, #0
 8001678:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800167a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800167e:	4619      	mov	r1, r3
 8001680:	4830      	ldr	r0, [pc, #192]	; (8001744 <_ZL12MX_TIM1_Initv+0x148>)
 8001682:	f003 fc61 	bl	8004f48 <HAL_TIMEx_MasterConfigSynchronization>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	bf14      	ite	ne
 800168c:	2301      	movne	r3, #1
 800168e:	2300      	moveq	r3, #0
 8001690:	b2db      	uxtb	r3, r3
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 8001696:	f000 faa9 	bl	8001bec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800169a:	2360      	movs	r3, #96	; 0x60
 800169c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800169e:	2300      	movs	r3, #0
 80016a0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016a2:	2300      	movs	r3, #0
 80016a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016a6:	2300      	movs	r3, #0
 80016a8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016aa:	2300      	movs	r3, #0
 80016ac:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016ae:	2300      	movs	r3, #0
 80016b0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016b2:	2300      	movs	r3, #0
 80016b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016ba:	2200      	movs	r2, #0
 80016bc:	4619      	mov	r1, r3
 80016be:	4821      	ldr	r0, [pc, #132]	; (8001744 <_ZL12MX_TIM1_Initv+0x148>)
 80016c0:	f003 f94e 	bl	8004960 <HAL_TIM_PWM_ConfigChannel>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	bf14      	ite	ne
 80016ca:	2301      	movne	r3, #1
 80016cc:	2300      	moveq	r3, #0
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <_ZL12MX_TIM1_Initv+0xdc>
  {
    Error_Handler();
 80016d4:	f000 fa8a 	bl	8001bec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016dc:	2204      	movs	r2, #4
 80016de:	4619      	mov	r1, r3
 80016e0:	4818      	ldr	r0, [pc, #96]	; (8001744 <_ZL12MX_TIM1_Initv+0x148>)
 80016e2:	f003 f93d 	bl	8004960 <HAL_TIM_PWM_ConfigChannel>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	bf14      	ite	ne
 80016ec:	2301      	movne	r3, #1
 80016ee:	2300      	moveq	r3, #0
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <_ZL12MX_TIM1_Initv+0xfe>
  {
    Error_Handler();
 80016f6:	f000 fa79 	bl	8001bec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80016fa:	2300      	movs	r3, #0
 80016fc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016fe:	2300      	movs	r3, #0
 8001700:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001702:	2300      	movs	r3, #0
 8001704:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001706:	2300      	movs	r3, #0
 8001708:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800170a:	2300      	movs	r3, #0
 800170c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800170e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001712:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001714:	2300      	movs	r3, #0
 8001716:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001718:	1d3b      	adds	r3, r7, #4
 800171a:	4619      	mov	r1, r3
 800171c:	4809      	ldr	r0, [pc, #36]	; (8001744 <_ZL12MX_TIM1_Initv+0x148>)
 800171e:	f003 fc81 	bl	8005024 <HAL_TIMEx_ConfigBreakDeadTime>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	bf14      	ite	ne
 8001728:	2301      	movne	r3, #1
 800172a:	2300      	moveq	r3, #0
 800172c:	b2db      	uxtb	r3, r3
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <_ZL12MX_TIM1_Initv+0x13a>
  {
    Error_Handler();
 8001732:	f000 fa5b 	bl	8001bec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001736:	4803      	ldr	r0, [pc, #12]	; (8001744 <_ZL12MX_TIM1_Initv+0x148>)
 8001738:	f000 fb98 	bl	8001e6c <HAL_TIM_MspPostInit>

}
 800173c:	bf00      	nop
 800173e:	3748      	adds	r7, #72	; 0x48
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	200000e8 	.word	0x200000e8
 8001748:	40010000 	.word	0x40010000

0800174c <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b08a      	sub	sp, #40	; 0x28
 8001750:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001752:	f107 0320 	add.w	r3, r7, #32
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800175c:	1d3b      	adds	r3, r7, #4
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]
 8001764:	609a      	str	r2, [r3, #8]
 8001766:	60da      	str	r2, [r3, #12]
 8001768:	611a      	str	r2, [r3, #16]
 800176a:	615a      	str	r2, [r3, #20]
 800176c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800176e:	4b42      	ldr	r3, [pc, #264]	; (8001878 <_ZL12MX_TIM2_Initv+0x12c>)
 8001770:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001774:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001776:	4b40      	ldr	r3, [pc, #256]	; (8001878 <_ZL12MX_TIM2_Initv+0x12c>)
 8001778:	2200      	movs	r2, #0
 800177a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800177c:	4b3e      	ldr	r3, [pc, #248]	; (8001878 <_ZL12MX_TIM2_Initv+0x12c>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4899;
 8001782:	4b3d      	ldr	r3, [pc, #244]	; (8001878 <_ZL12MX_TIM2_Initv+0x12c>)
 8001784:	f241 3223 	movw	r2, #4899	; 0x1323
 8001788:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800178a:	4b3b      	ldr	r3, [pc, #236]	; (8001878 <_ZL12MX_TIM2_Initv+0x12c>)
 800178c:	2200      	movs	r2, #0
 800178e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001790:	4b39      	ldr	r3, [pc, #228]	; (8001878 <_ZL12MX_TIM2_Initv+0x12c>)
 8001792:	2200      	movs	r2, #0
 8001794:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001796:	4838      	ldr	r0, [pc, #224]	; (8001878 <_ZL12MX_TIM2_Initv+0x12c>)
 8001798:	f002 feae 	bl	80044f8 <HAL_TIM_PWM_Init>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	bf14      	ite	ne
 80017a2:	2301      	movne	r3, #1
 80017a4:	2300      	moveq	r3, #0
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <_ZL12MX_TIM2_Initv+0x64>
  {
    Error_Handler();
 80017ac:	f000 fa1e 	bl	8001bec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017b0:	2300      	movs	r3, #0
 80017b2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017b4:	2300      	movs	r3, #0
 80017b6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017b8:	f107 0320 	add.w	r3, r7, #32
 80017bc:	4619      	mov	r1, r3
 80017be:	482e      	ldr	r0, [pc, #184]	; (8001878 <_ZL12MX_TIM2_Initv+0x12c>)
 80017c0:	f003 fbc2 	bl	8004f48 <HAL_TIMEx_MasterConfigSynchronization>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	bf14      	ite	ne
 80017ca:	2301      	movne	r3, #1
 80017cc:	2300      	moveq	r3, #0
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <_ZL12MX_TIM2_Initv+0x8c>
  {
    Error_Handler();
 80017d4:	f000 fa0a 	bl	8001bec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017d8:	2360      	movs	r3, #96	; 0x60
 80017da:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017dc:	2300      	movs	r3, #0
 80017de:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017e0:	2300      	movs	r3, #0
 80017e2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017e4:	2300      	movs	r3, #0
 80017e6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017e8:	1d3b      	adds	r3, r7, #4
 80017ea:	2200      	movs	r2, #0
 80017ec:	4619      	mov	r1, r3
 80017ee:	4822      	ldr	r0, [pc, #136]	; (8001878 <_ZL12MX_TIM2_Initv+0x12c>)
 80017f0:	f003 f8b6 	bl	8004960 <HAL_TIM_PWM_ConfigChannel>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	bf14      	ite	ne
 80017fa:	2301      	movne	r3, #1
 80017fc:	2300      	moveq	r3, #0
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <_ZL12MX_TIM2_Initv+0xbc>
  {
    Error_Handler();
 8001804:	f000 f9f2 	bl	8001bec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001808:	1d3b      	adds	r3, r7, #4
 800180a:	2204      	movs	r2, #4
 800180c:	4619      	mov	r1, r3
 800180e:	481a      	ldr	r0, [pc, #104]	; (8001878 <_ZL12MX_TIM2_Initv+0x12c>)
 8001810:	f003 f8a6 	bl	8004960 <HAL_TIM_PWM_ConfigChannel>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	bf14      	ite	ne
 800181a:	2301      	movne	r3, #1
 800181c:	2300      	moveq	r3, #0
 800181e:	b2db      	uxtb	r3, r3
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <_ZL12MX_TIM2_Initv+0xdc>
  {
    Error_Handler();
 8001824:	f000 f9e2 	bl	8001bec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001828:	1d3b      	adds	r3, r7, #4
 800182a:	2208      	movs	r2, #8
 800182c:	4619      	mov	r1, r3
 800182e:	4812      	ldr	r0, [pc, #72]	; (8001878 <_ZL12MX_TIM2_Initv+0x12c>)
 8001830:	f003 f896 	bl	8004960 <HAL_TIM_PWM_ConfigChannel>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	bf14      	ite	ne
 800183a:	2301      	movne	r3, #1
 800183c:	2300      	moveq	r3, #0
 800183e:	b2db      	uxtb	r3, r3
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <_ZL12MX_TIM2_Initv+0xfc>
  {
    Error_Handler();
 8001844:	f000 f9d2 	bl	8001bec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001848:	1d3b      	adds	r3, r7, #4
 800184a:	220c      	movs	r2, #12
 800184c:	4619      	mov	r1, r3
 800184e:	480a      	ldr	r0, [pc, #40]	; (8001878 <_ZL12MX_TIM2_Initv+0x12c>)
 8001850:	f003 f886 	bl	8004960 <HAL_TIM_PWM_ConfigChannel>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	bf14      	ite	ne
 800185a:	2301      	movne	r3, #1
 800185c:	2300      	moveq	r3, #0
 800185e:	b2db      	uxtb	r3, r3
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <_ZL12MX_TIM2_Initv+0x11c>
  {
    Error_Handler();
 8001864:	f000 f9c2 	bl	8001bec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001868:	4803      	ldr	r0, [pc, #12]	; (8001878 <_ZL12MX_TIM2_Initv+0x12c>)
 800186a:	f000 faff 	bl	8001e6c <HAL_TIM_MspPostInit>

}
 800186e:	bf00      	nop
 8001870:	3728      	adds	r7, #40	; 0x28
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20000130 	.word	0x20000130

0800187c <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b08c      	sub	sp, #48	; 0x30
 8001880:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001882:	f107 030c 	add.w	r3, r7, #12
 8001886:	2224      	movs	r2, #36	; 0x24
 8001888:	2100      	movs	r1, #0
 800188a:	4618      	mov	r0, r3
 800188c:	f004 fcf4 	bl	8006278 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001890:	1d3b      	adds	r3, r7, #4
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001898:	4b25      	ldr	r3, [pc, #148]	; (8001930 <_ZL12MX_TIM3_Initv+0xb4>)
 800189a:	4a26      	ldr	r2, [pc, #152]	; (8001934 <_ZL12MX_TIM3_Initv+0xb8>)
 800189c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800189e:	4b24      	ldr	r3, [pc, #144]	; (8001930 <_ZL12MX_TIM3_Initv+0xb4>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018a4:	4b22      	ldr	r3, [pc, #136]	; (8001930 <_ZL12MX_TIM3_Initv+0xb4>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80018aa:	4b21      	ldr	r3, [pc, #132]	; (8001930 <_ZL12MX_TIM3_Initv+0xb4>)
 80018ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018b0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018b2:	4b1f      	ldr	r3, [pc, #124]	; (8001930 <_ZL12MX_TIM3_Initv+0xb4>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018b8:	4b1d      	ldr	r3, [pc, #116]	; (8001930 <_ZL12MX_TIM3_Initv+0xb4>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80018be:	2301      	movs	r3, #1
 80018c0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80018c2:	2300      	movs	r3, #0
 80018c4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018c6:	2301      	movs	r3, #1
 80018c8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018ca:	2300      	movs	r3, #0
 80018cc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80018ce:	2300      	movs	r3, #0
 80018d0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80018d2:	2300      	movs	r3, #0
 80018d4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018d6:	2301      	movs	r3, #1
 80018d8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018da:	2300      	movs	r3, #0
 80018dc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80018de:	2300      	movs	r3, #0
 80018e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80018e2:	f107 030c 	add.w	r3, r7, #12
 80018e6:	4619      	mov	r1, r3
 80018e8:	4811      	ldr	r0, [pc, #68]	; (8001930 <_ZL12MX_TIM3_Initv+0xb4>)
 80018ea:	f002 ff05 	bl	80046f8 <HAL_TIM_Encoder_Init>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	bf14      	ite	ne
 80018f4:	2301      	movne	r3, #1
 80018f6:	2300      	moveq	r3, #0
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <_ZL12MX_TIM3_Initv+0x86>
  {
    Error_Handler();
 80018fe:	f000 f975 	bl	8001bec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001902:	2300      	movs	r3, #0
 8001904:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001906:	2300      	movs	r3, #0
 8001908:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800190a:	1d3b      	adds	r3, r7, #4
 800190c:	4619      	mov	r1, r3
 800190e:	4808      	ldr	r0, [pc, #32]	; (8001930 <_ZL12MX_TIM3_Initv+0xb4>)
 8001910:	f003 fb1a 	bl	8004f48 <HAL_TIMEx_MasterConfigSynchronization>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	bf14      	ite	ne
 800191a:	2301      	movne	r3, #1
 800191c:	2300      	moveq	r3, #0
 800191e:	b2db      	uxtb	r3, r3
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <_ZL12MX_TIM3_Initv+0xac>
  {
    Error_Handler();
 8001924:	f000 f962 	bl	8001bec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001928:	bf00      	nop
 800192a:	3730      	adds	r7, #48	; 0x30
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	20000178 	.word	0x20000178
 8001934:	40000400 	.word	0x40000400

08001938 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b08c      	sub	sp, #48	; 0x30
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800193e:	f107 030c 	add.w	r3, r7, #12
 8001942:	2224      	movs	r2, #36	; 0x24
 8001944:	2100      	movs	r1, #0
 8001946:	4618      	mov	r0, r3
 8001948:	f004 fc96 	bl	8006278 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800194c:	1d3b      	adds	r3, r7, #4
 800194e:	2200      	movs	r2, #0
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001954:	4b25      	ldr	r3, [pc, #148]	; (80019ec <_ZL12MX_TIM4_Initv+0xb4>)
 8001956:	4a26      	ldr	r2, [pc, #152]	; (80019f0 <_ZL12MX_TIM4_Initv+0xb8>)
 8001958:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800195a:	4b24      	ldr	r3, [pc, #144]	; (80019ec <_ZL12MX_TIM4_Initv+0xb4>)
 800195c:	2200      	movs	r2, #0
 800195e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001960:	4b22      	ldr	r3, [pc, #136]	; (80019ec <_ZL12MX_TIM4_Initv+0xb4>)
 8001962:	2200      	movs	r2, #0
 8001964:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001966:	4b21      	ldr	r3, [pc, #132]	; (80019ec <_ZL12MX_TIM4_Initv+0xb4>)
 8001968:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800196c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800196e:	4b1f      	ldr	r3, [pc, #124]	; (80019ec <_ZL12MX_TIM4_Initv+0xb4>)
 8001970:	2200      	movs	r2, #0
 8001972:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001974:	4b1d      	ldr	r3, [pc, #116]	; (80019ec <_ZL12MX_TIM4_Initv+0xb4>)
 8001976:	2200      	movs	r2, #0
 8001978:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800197a:	2301      	movs	r3, #1
 800197c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800197e:	2300      	movs	r3, #0
 8001980:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001982:	2301      	movs	r3, #1
 8001984:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001986:	2300      	movs	r3, #0
 8001988:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800198a:	2300      	movs	r3, #0
 800198c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800198e:	2300      	movs	r3, #0
 8001990:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001992:	2301      	movs	r3, #1
 8001994:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001996:	2300      	movs	r3, #0
 8001998:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800199a:	2300      	movs	r3, #0
 800199c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800199e:	f107 030c 	add.w	r3, r7, #12
 80019a2:	4619      	mov	r1, r3
 80019a4:	4811      	ldr	r0, [pc, #68]	; (80019ec <_ZL12MX_TIM4_Initv+0xb4>)
 80019a6:	f002 fea7 	bl	80046f8 <HAL_TIM_Encoder_Init>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	bf14      	ite	ne
 80019b0:	2301      	movne	r3, #1
 80019b2:	2300      	moveq	r3, #0
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <_ZL12MX_TIM4_Initv+0x86>
  {
    Error_Handler();
 80019ba:	f000 f917 	bl	8001bec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019be:	2300      	movs	r3, #0
 80019c0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019c2:	2300      	movs	r3, #0
 80019c4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80019c6:	1d3b      	adds	r3, r7, #4
 80019c8:	4619      	mov	r1, r3
 80019ca:	4808      	ldr	r0, [pc, #32]	; (80019ec <_ZL12MX_TIM4_Initv+0xb4>)
 80019cc:	f003 fabc 	bl	8004f48 <HAL_TIMEx_MasterConfigSynchronization>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	bf14      	ite	ne
 80019d6:	2301      	movne	r3, #1
 80019d8:	2300      	moveq	r3, #0
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <_ZL12MX_TIM4_Initv+0xac>
  {
    Error_Handler();
 80019e0:	f000 f904 	bl	8001bec <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80019e4:	bf00      	nop
 80019e6:	3730      	adds	r7, #48	; 0x30
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	200001c0 	.word	0x200001c0
 80019f0:	40000800 	.word	0x40000800

080019f4 <_ZL12MX_TIM5_Initv>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b08a      	sub	sp, #40	; 0x28
 80019f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019fa:	f107 0320 	add.w	r3, r7, #32
 80019fe:	2200      	movs	r2, #0
 8001a00:	601a      	str	r2, [r3, #0]
 8001a02:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a04:	1d3b      	adds	r3, r7, #4
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	605a      	str	r2, [r3, #4]
 8001a0c:	609a      	str	r2, [r3, #8]
 8001a0e:	60da      	str	r2, [r3, #12]
 8001a10:	611a      	str	r2, [r3, #16]
 8001a12:	615a      	str	r2, [r3, #20]
 8001a14:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001a16:	4b29      	ldr	r3, [pc, #164]	; (8001abc <_ZL12MX_TIM5_Initv+0xc8>)
 8001a18:	4a29      	ldr	r2, [pc, #164]	; (8001ac0 <_ZL12MX_TIM5_Initv+0xcc>)
 8001a1a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 95;
 8001a1c:	4b27      	ldr	r3, [pc, #156]	; (8001abc <_ZL12MX_TIM5_Initv+0xc8>)
 8001a1e:	225f      	movs	r2, #95	; 0x5f
 8001a20:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a22:	4b26      	ldr	r3, [pc, #152]	; (8001abc <_ZL12MX_TIM5_Initv+0xc8>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 19999;
 8001a28:	4b24      	ldr	r3, [pc, #144]	; (8001abc <_ZL12MX_TIM5_Initv+0xc8>)
 8001a2a:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001a2e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a30:	4b22      	ldr	r3, [pc, #136]	; (8001abc <_ZL12MX_TIM5_Initv+0xc8>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a36:	4b21      	ldr	r3, [pc, #132]	; (8001abc <_ZL12MX_TIM5_Initv+0xc8>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001a3c:	481f      	ldr	r0, [pc, #124]	; (8001abc <_ZL12MX_TIM5_Initv+0xc8>)
 8001a3e:	f002 fd5b 	bl	80044f8 <HAL_TIM_PWM_Init>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	bf14      	ite	ne
 8001a48:	2301      	movne	r3, #1
 8001a4a:	2300      	moveq	r3, #0
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <_ZL12MX_TIM5_Initv+0x62>
  {
    Error_Handler();
 8001a52:	f000 f8cb 	bl	8001bec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a56:	2300      	movs	r3, #0
 8001a58:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001a5e:	f107 0320 	add.w	r3, r7, #32
 8001a62:	4619      	mov	r1, r3
 8001a64:	4815      	ldr	r0, [pc, #84]	; (8001abc <_ZL12MX_TIM5_Initv+0xc8>)
 8001a66:	f003 fa6f 	bl	8004f48 <HAL_TIMEx_MasterConfigSynchronization>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	bf14      	ite	ne
 8001a70:	2301      	movne	r3, #1
 8001a72:	2300      	moveq	r3, #0
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <_ZL12MX_TIM5_Initv+0x8a>
  {
    Error_Handler();
 8001a7a:	f000 f8b7 	bl	8001bec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a7e:	2360      	movs	r3, #96	; 0x60
 8001a80:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a82:	2300      	movs	r3, #0
 8001a84:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a86:	2300      	movs	r3, #0
 8001a88:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a8e:	1d3b      	adds	r3, r7, #4
 8001a90:	2200      	movs	r2, #0
 8001a92:	4619      	mov	r1, r3
 8001a94:	4809      	ldr	r0, [pc, #36]	; (8001abc <_ZL12MX_TIM5_Initv+0xc8>)
 8001a96:	f002 ff63 	bl	8004960 <HAL_TIM_PWM_ConfigChannel>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	bf14      	ite	ne
 8001aa0:	2301      	movne	r3, #1
 8001aa2:	2300      	moveq	r3, #0
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <_ZL12MX_TIM5_Initv+0xba>
  {
    Error_Handler();
 8001aaa:	f000 f89f 	bl	8001bec <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001aae:	4803      	ldr	r0, [pc, #12]	; (8001abc <_ZL12MX_TIM5_Initv+0xc8>)
 8001ab0:	f000 f9dc 	bl	8001e6c <HAL_TIM_MspPostInit>

}
 8001ab4:	bf00      	nop
 8001ab6:	3728      	adds	r7, #40	; 0x28
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	20000208 	.word	0x20000208
 8001ac0:	40000c00 	.word	0x40000c00

08001ac4 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ac8:	4b13      	ldr	r3, [pc, #76]	; (8001b18 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001aca:	4a14      	ldr	r2, [pc, #80]	; (8001b1c <_ZL19MX_USART1_UART_Initv+0x58>)
 8001acc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001ace:	4b12      	ldr	r3, [pc, #72]	; (8001b18 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001ad0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001ad4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ad6:	4b10      	ldr	r3, [pc, #64]	; (8001b18 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001adc:	4b0e      	ldr	r3, [pc, #56]	; (8001b18 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ae2:	4b0d      	ldr	r3, [pc, #52]	; (8001b18 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ae8:	4b0b      	ldr	r3, [pc, #44]	; (8001b18 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001aea:	220c      	movs	r2, #12
 8001aec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aee:	4b0a      	ldr	r3, [pc, #40]	; (8001b18 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001af4:	4b08      	ldr	r3, [pc, #32]	; (8001b18 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001afa:	4807      	ldr	r0, [pc, #28]	; (8001b18 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001afc:	f003 fae4 	bl	80050c8 <HAL_UART_Init>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	bf14      	ite	ne
 8001b06:	2301      	movne	r3, #1
 8001b08:	2300      	moveq	r3, #0
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 8001b10:	f000 f86c 	bl	8001bec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b14:	bf00      	nop
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	20000250 	.word	0x20000250
 8001b1c:	40011000 	.word	0x40011000

08001b20 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b08a      	sub	sp, #40	; 0x28
 8001b24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b26:	f107 0314 	add.w	r3, r7, #20
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	601a      	str	r2, [r3, #0]
 8001b2e:	605a      	str	r2, [r3, #4]
 8001b30:	609a      	str	r2, [r3, #8]
 8001b32:	60da      	str	r2, [r3, #12]
 8001b34:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	613b      	str	r3, [r7, #16]
 8001b3a:	4b29      	ldr	r3, [pc, #164]	; (8001be0 <_ZL12MX_GPIO_Initv+0xc0>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	4a28      	ldr	r2, [pc, #160]	; (8001be0 <_ZL12MX_GPIO_Initv+0xc0>)
 8001b40:	f043 0304 	orr.w	r3, r3, #4
 8001b44:	6313      	str	r3, [r2, #48]	; 0x30
 8001b46:	4b26      	ldr	r3, [pc, #152]	; (8001be0 <_ZL12MX_GPIO_Initv+0xc0>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	f003 0304 	and.w	r3, r3, #4
 8001b4e:	613b      	str	r3, [r7, #16]
 8001b50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b52:	2300      	movs	r3, #0
 8001b54:	60fb      	str	r3, [r7, #12]
 8001b56:	4b22      	ldr	r3, [pc, #136]	; (8001be0 <_ZL12MX_GPIO_Initv+0xc0>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5a:	4a21      	ldr	r2, [pc, #132]	; (8001be0 <_ZL12MX_GPIO_Initv+0xc0>)
 8001b5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b60:	6313      	str	r3, [r2, #48]	; 0x30
 8001b62:	4b1f      	ldr	r3, [pc, #124]	; (8001be0 <_ZL12MX_GPIO_Initv+0xc0>)
 8001b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b6a:	60fb      	str	r3, [r7, #12]
 8001b6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	60bb      	str	r3, [r7, #8]
 8001b72:	4b1b      	ldr	r3, [pc, #108]	; (8001be0 <_ZL12MX_GPIO_Initv+0xc0>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	4a1a      	ldr	r2, [pc, #104]	; (8001be0 <_ZL12MX_GPIO_Initv+0xc0>)
 8001b78:	f043 0301 	orr.w	r3, r3, #1
 8001b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b7e:	4b18      	ldr	r3, [pc, #96]	; (8001be0 <_ZL12MX_GPIO_Initv+0xc0>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	f003 0301 	and.w	r3, r3, #1
 8001b86:	60bb      	str	r3, [r7, #8]
 8001b88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	607b      	str	r3, [r7, #4]
 8001b8e:	4b14      	ldr	r3, [pc, #80]	; (8001be0 <_ZL12MX_GPIO_Initv+0xc0>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b92:	4a13      	ldr	r2, [pc, #76]	; (8001be0 <_ZL12MX_GPIO_Initv+0xc0>)
 8001b94:	f043 0302 	orr.w	r3, r3, #2
 8001b98:	6313      	str	r3, [r2, #48]	; 0x30
 8001b9a:	4b11      	ldr	r3, [pc, #68]	; (8001be0 <_ZL12MX_GPIO_Initv+0xc0>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9e:	f003 0302 	and.w	r3, r3, #2
 8001ba2:	607b      	str	r3, [r7, #4]
 8001ba4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001ba6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001baa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bac:	2300      	movs	r3, #0
 8001bae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bb4:	f107 0314 	add.w	r3, r7, #20
 8001bb8:	4619      	mov	r1, r3
 8001bba:	480a      	ldr	r0, [pc, #40]	; (8001be4 <_ZL12MX_GPIO_Initv+0xc4>)
 8001bbc:	f000 fdba 	bl	8002734 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bcc:	f107 0314 	add.w	r3, r7, #20
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	4805      	ldr	r0, [pc, #20]	; (8001be8 <_ZL12MX_GPIO_Initv+0xc8>)
 8001bd4:	f000 fdae 	bl	8002734 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001bd8:	bf00      	nop
 8001bda:	3728      	adds	r7, #40	; 0x28
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	40023800 	.word	0x40023800
 8001be4:	40020800 	.word	0x40020800
 8001be8:	40020400 	.word	0x40020400

08001bec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bf0:	b672      	cpsid	i
}
 8001bf2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bf4:	e7fe      	b.n	8001bf4 <Error_Handler+0x8>
	...

08001bf8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	607b      	str	r3, [r7, #4]
 8001c02:	4b10      	ldr	r3, [pc, #64]	; (8001c44 <HAL_MspInit+0x4c>)
 8001c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c06:	4a0f      	ldr	r2, [pc, #60]	; (8001c44 <HAL_MspInit+0x4c>)
 8001c08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c0c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c0e:	4b0d      	ldr	r3, [pc, #52]	; (8001c44 <HAL_MspInit+0x4c>)
 8001c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c16:	607b      	str	r3, [r7, #4]
 8001c18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	603b      	str	r3, [r7, #0]
 8001c1e:	4b09      	ldr	r3, [pc, #36]	; (8001c44 <HAL_MspInit+0x4c>)
 8001c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c22:	4a08      	ldr	r2, [pc, #32]	; (8001c44 <HAL_MspInit+0x4c>)
 8001c24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c28:	6413      	str	r3, [r2, #64]	; 0x40
 8001c2a:	4b06      	ldr	r3, [pc, #24]	; (8001c44 <HAL_MspInit+0x4c>)
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c32:	603b      	str	r3, [r7, #0]
 8001c34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c36:	bf00      	nop
 8001c38:	370c      	adds	r7, #12
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	40023800 	.word	0x40023800

08001c48 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b08a      	sub	sp, #40	; 0x28
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c50:	f107 0314 	add.w	r3, r7, #20
 8001c54:	2200      	movs	r2, #0
 8001c56:	601a      	str	r2, [r3, #0]
 8001c58:	605a      	str	r2, [r3, #4]
 8001c5a:	609a      	str	r2, [r3, #8]
 8001c5c:	60da      	str	r2, [r3, #12]
 8001c5e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a19      	ldr	r2, [pc, #100]	; (8001ccc <HAL_I2C_MspInit+0x84>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d12c      	bne.n	8001cc4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	613b      	str	r3, [r7, #16]
 8001c6e:	4b18      	ldr	r3, [pc, #96]	; (8001cd0 <HAL_I2C_MspInit+0x88>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c72:	4a17      	ldr	r2, [pc, #92]	; (8001cd0 <HAL_I2C_MspInit+0x88>)
 8001c74:	f043 0302 	orr.w	r3, r3, #2
 8001c78:	6313      	str	r3, [r2, #48]	; 0x30
 8001c7a:	4b15      	ldr	r3, [pc, #84]	; (8001cd0 <HAL_I2C_MspInit+0x88>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7e:	f003 0302 	and.w	r3, r3, #2
 8001c82:	613b      	str	r3, [r7, #16]
 8001c84:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c86:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c8c:	2312      	movs	r3, #18
 8001c8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c90:	2301      	movs	r3, #1
 8001c92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c94:	2303      	movs	r3, #3
 8001c96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c98:	2304      	movs	r3, #4
 8001c9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c9c:	f107 0314 	add.w	r3, r7, #20
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	480c      	ldr	r0, [pc, #48]	; (8001cd4 <HAL_I2C_MspInit+0x8c>)
 8001ca4:	f000 fd46 	bl	8002734 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ca8:	2300      	movs	r3, #0
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	4b08      	ldr	r3, [pc, #32]	; (8001cd0 <HAL_I2C_MspInit+0x88>)
 8001cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb0:	4a07      	ldr	r2, [pc, #28]	; (8001cd0 <HAL_I2C_MspInit+0x88>)
 8001cb2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001cb6:	6413      	str	r3, [r2, #64]	; 0x40
 8001cb8:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <HAL_I2C_MspInit+0x88>)
 8001cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cc0:	60fb      	str	r3, [r7, #12]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001cc4:	bf00      	nop
 8001cc6:	3728      	adds	r7, #40	; 0x28
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	40005400 	.word	0x40005400
 8001cd0:	40023800 	.word	0x40023800
 8001cd4:	40020400 	.word	0x40020400

08001cd8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b087      	sub	sp, #28
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a1f      	ldr	r2, [pc, #124]	; (8001d64 <HAL_TIM_PWM_MspInit+0x8c>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d10e      	bne.n	8001d08 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	617b      	str	r3, [r7, #20]
 8001cee:	4b1e      	ldr	r3, [pc, #120]	; (8001d68 <HAL_TIM_PWM_MspInit+0x90>)
 8001cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cf2:	4a1d      	ldr	r2, [pc, #116]	; (8001d68 <HAL_TIM_PWM_MspInit+0x90>)
 8001cf4:	f043 0301 	orr.w	r3, r3, #1
 8001cf8:	6453      	str	r3, [r2, #68]	; 0x44
 8001cfa:	4b1b      	ldr	r3, [pc, #108]	; (8001d68 <HAL_TIM_PWM_MspInit+0x90>)
 8001cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cfe:	f003 0301 	and.w	r3, r3, #1
 8001d02:	617b      	str	r3, [r7, #20]
 8001d04:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001d06:	e026      	b.n	8001d56 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM2)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d10:	d10e      	bne.n	8001d30 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	613b      	str	r3, [r7, #16]
 8001d16:	4b14      	ldr	r3, [pc, #80]	; (8001d68 <HAL_TIM_PWM_MspInit+0x90>)
 8001d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1a:	4a13      	ldr	r2, [pc, #76]	; (8001d68 <HAL_TIM_PWM_MspInit+0x90>)
 8001d1c:	f043 0301 	orr.w	r3, r3, #1
 8001d20:	6413      	str	r3, [r2, #64]	; 0x40
 8001d22:	4b11      	ldr	r3, [pc, #68]	; (8001d68 <HAL_TIM_PWM_MspInit+0x90>)
 8001d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	613b      	str	r3, [r7, #16]
 8001d2c:	693b      	ldr	r3, [r7, #16]
}
 8001d2e:	e012      	b.n	8001d56 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM5)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a0d      	ldr	r2, [pc, #52]	; (8001d6c <HAL_TIM_PWM_MspInit+0x94>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d10d      	bne.n	8001d56 <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	60fb      	str	r3, [r7, #12]
 8001d3e:	4b0a      	ldr	r3, [pc, #40]	; (8001d68 <HAL_TIM_PWM_MspInit+0x90>)
 8001d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d42:	4a09      	ldr	r2, [pc, #36]	; (8001d68 <HAL_TIM_PWM_MspInit+0x90>)
 8001d44:	f043 0308 	orr.w	r3, r3, #8
 8001d48:	6413      	str	r3, [r2, #64]	; 0x40
 8001d4a:	4b07      	ldr	r3, [pc, #28]	; (8001d68 <HAL_TIM_PWM_MspInit+0x90>)
 8001d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4e:	f003 0308 	and.w	r3, r3, #8
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	68fb      	ldr	r3, [r7, #12]
}
 8001d56:	bf00      	nop
 8001d58:	371c      	adds	r7, #28
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	40010000 	.word	0x40010000
 8001d68:	40023800 	.word	0x40023800
 8001d6c:	40000c00 	.word	0x40000c00

08001d70 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b08c      	sub	sp, #48	; 0x30
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d78:	f107 031c 	add.w	r3, r7, #28
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]
 8001d80:	605a      	str	r2, [r3, #4]
 8001d82:	609a      	str	r2, [r3, #8]
 8001d84:	60da      	str	r2, [r3, #12]
 8001d86:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a32      	ldr	r2, [pc, #200]	; (8001e58 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d12c      	bne.n	8001dec <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d92:	2300      	movs	r3, #0
 8001d94:	61bb      	str	r3, [r7, #24]
 8001d96:	4b31      	ldr	r3, [pc, #196]	; (8001e5c <HAL_TIM_Encoder_MspInit+0xec>)
 8001d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9a:	4a30      	ldr	r2, [pc, #192]	; (8001e5c <HAL_TIM_Encoder_MspInit+0xec>)
 8001d9c:	f043 0302 	orr.w	r3, r3, #2
 8001da0:	6413      	str	r3, [r2, #64]	; 0x40
 8001da2:	4b2e      	ldr	r3, [pc, #184]	; (8001e5c <HAL_TIM_Encoder_MspInit+0xec>)
 8001da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da6:	f003 0302 	and.w	r3, r3, #2
 8001daa:	61bb      	str	r3, [r7, #24]
 8001dac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dae:	2300      	movs	r3, #0
 8001db0:	617b      	str	r3, [r7, #20]
 8001db2:	4b2a      	ldr	r3, [pc, #168]	; (8001e5c <HAL_TIM_Encoder_MspInit+0xec>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db6:	4a29      	ldr	r2, [pc, #164]	; (8001e5c <HAL_TIM_Encoder_MspInit+0xec>)
 8001db8:	f043 0301 	orr.w	r3, r3, #1
 8001dbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001dbe:	4b27      	ldr	r3, [pc, #156]	; (8001e5c <HAL_TIM_Encoder_MspInit+0xec>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc2:	f003 0301 	and.w	r3, r3, #1
 8001dc6:	617b      	str	r3, [r7, #20]
 8001dc8:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001dca:	23c0      	movs	r3, #192	; 0xc0
 8001dcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dce:	2302      	movs	r3, #2
 8001dd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001dda:	2302      	movs	r3, #2
 8001ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dde:	f107 031c 	add.w	r3, r7, #28
 8001de2:	4619      	mov	r1, r3
 8001de4:	481e      	ldr	r0, [pc, #120]	; (8001e60 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001de6:	f000 fca5 	bl	8002734 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001dea:	e030      	b.n	8001e4e <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a1c      	ldr	r2, [pc, #112]	; (8001e64 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d12b      	bne.n	8001e4e <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001df6:	2300      	movs	r3, #0
 8001df8:	613b      	str	r3, [r7, #16]
 8001dfa:	4b18      	ldr	r3, [pc, #96]	; (8001e5c <HAL_TIM_Encoder_MspInit+0xec>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	4a17      	ldr	r2, [pc, #92]	; (8001e5c <HAL_TIM_Encoder_MspInit+0xec>)
 8001e00:	f043 0304 	orr.w	r3, r3, #4
 8001e04:	6413      	str	r3, [r2, #64]	; 0x40
 8001e06:	4b15      	ldr	r3, [pc, #84]	; (8001e5c <HAL_TIM_Encoder_MspInit+0xec>)
 8001e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0a:	f003 0304 	and.w	r3, r3, #4
 8001e0e:	613b      	str	r3, [r7, #16]
 8001e10:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e12:	2300      	movs	r3, #0
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	4b11      	ldr	r3, [pc, #68]	; (8001e5c <HAL_TIM_Encoder_MspInit+0xec>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1a:	4a10      	ldr	r2, [pc, #64]	; (8001e5c <HAL_TIM_Encoder_MspInit+0xec>)
 8001e1c:	f043 0302 	orr.w	r3, r3, #2
 8001e20:	6313      	str	r3, [r2, #48]	; 0x30
 8001e22:	4b0e      	ldr	r3, [pc, #56]	; (8001e5c <HAL_TIM_Encoder_MspInit+0xec>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e26:	f003 0302 	and.w	r3, r3, #2
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e2e:	23c0      	movs	r3, #192	; 0xc0
 8001e30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e32:	2302      	movs	r3, #2
 8001e34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e3e:	2302      	movs	r3, #2
 8001e40:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e42:	f107 031c 	add.w	r3, r7, #28
 8001e46:	4619      	mov	r1, r3
 8001e48:	4807      	ldr	r0, [pc, #28]	; (8001e68 <HAL_TIM_Encoder_MspInit+0xf8>)
 8001e4a:	f000 fc73 	bl	8002734 <HAL_GPIO_Init>
}
 8001e4e:	bf00      	nop
 8001e50:	3730      	adds	r7, #48	; 0x30
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	40000400 	.word	0x40000400
 8001e5c:	40023800 	.word	0x40023800
 8001e60:	40020000 	.word	0x40020000
 8001e64:	40000800 	.word	0x40000800
 8001e68:	40020400 	.word	0x40020400

08001e6c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b08a      	sub	sp, #40	; 0x28
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e74:	f107 0314 	add.w	r3, r7, #20
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	605a      	str	r2, [r3, #4]
 8001e7e:	609a      	str	r2, [r3, #8]
 8001e80:	60da      	str	r2, [r3, #12]
 8001e82:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a36      	ldr	r2, [pc, #216]	; (8001f64 <HAL_TIM_MspPostInit+0xf8>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d11f      	bne.n	8001ece <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	613b      	str	r3, [r7, #16]
 8001e92:	4b35      	ldr	r3, [pc, #212]	; (8001f68 <HAL_TIM_MspPostInit+0xfc>)
 8001e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e96:	4a34      	ldr	r2, [pc, #208]	; (8001f68 <HAL_TIM_MspPostInit+0xfc>)
 8001e98:	f043 0301 	orr.w	r3, r3, #1
 8001e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e9e:	4b32      	ldr	r3, [pc, #200]	; (8001f68 <HAL_TIM_MspPostInit+0xfc>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	f003 0301 	and.w	r3, r3, #1
 8001ea6:	613b      	str	r3, [r7, #16]
 8001ea8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001eaa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001eae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ec0:	f107 0314 	add.w	r3, r7, #20
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	4829      	ldr	r0, [pc, #164]	; (8001f6c <HAL_TIM_MspPostInit+0x100>)
 8001ec8:	f000 fc34 	bl	8002734 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8001ecc:	e046      	b.n	8001f5c <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM2)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ed6:	d11e      	bne.n	8001f16 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ed8:	2300      	movs	r3, #0
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	4b22      	ldr	r3, [pc, #136]	; (8001f68 <HAL_TIM_MspPostInit+0xfc>)
 8001ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee0:	4a21      	ldr	r2, [pc, #132]	; (8001f68 <HAL_TIM_MspPostInit+0xfc>)
 8001ee2:	f043 0301 	orr.w	r3, r3, #1
 8001ee6:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee8:	4b1f      	ldr	r3, [pc, #124]	; (8001f68 <HAL_TIM_MspPostInit+0xfc>)
 8001eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eec:	f003 0301 	and.w	r3, r3, #1
 8001ef0:	60fb      	str	r3, [r7, #12]
 8001ef2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5;
 8001ef4:	232e      	movs	r3, #46	; 0x2e
 8001ef6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef8:	2302      	movs	r3, #2
 8001efa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efc:	2300      	movs	r3, #0
 8001efe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f00:	2300      	movs	r3, #0
 8001f02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f04:	2301      	movs	r3, #1
 8001f06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f08:	f107 0314 	add.w	r3, r7, #20
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4817      	ldr	r0, [pc, #92]	; (8001f6c <HAL_TIM_MspPostInit+0x100>)
 8001f10:	f000 fc10 	bl	8002734 <HAL_GPIO_Init>
}
 8001f14:	e022      	b.n	8001f5c <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM5)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a15      	ldr	r2, [pc, #84]	; (8001f70 <HAL_TIM_MspPostInit+0x104>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d11d      	bne.n	8001f5c <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f20:	2300      	movs	r3, #0
 8001f22:	60bb      	str	r3, [r7, #8]
 8001f24:	4b10      	ldr	r3, [pc, #64]	; (8001f68 <HAL_TIM_MspPostInit+0xfc>)
 8001f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f28:	4a0f      	ldr	r2, [pc, #60]	; (8001f68 <HAL_TIM_MspPostInit+0xfc>)
 8001f2a:	f043 0301 	orr.w	r3, r3, #1
 8001f2e:	6313      	str	r3, [r2, #48]	; 0x30
 8001f30:	4b0d      	ldr	r3, [pc, #52]	; (8001f68 <HAL_TIM_MspPostInit+0xfc>)
 8001f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f34:	f003 0301 	and.w	r3, r3, #1
 8001f38:	60bb      	str	r3, [r7, #8]
 8001f3a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f40:	2302      	movs	r3, #2
 8001f42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f44:	2300      	movs	r3, #0
 8001f46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001f4c:	2302      	movs	r3, #2
 8001f4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f50:	f107 0314 	add.w	r3, r7, #20
 8001f54:	4619      	mov	r1, r3
 8001f56:	4805      	ldr	r0, [pc, #20]	; (8001f6c <HAL_TIM_MspPostInit+0x100>)
 8001f58:	f000 fbec 	bl	8002734 <HAL_GPIO_Init>
}
 8001f5c:	bf00      	nop
 8001f5e:	3728      	adds	r7, #40	; 0x28
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	40010000 	.word	0x40010000
 8001f68:	40023800 	.word	0x40023800
 8001f6c:	40020000 	.word	0x40020000
 8001f70:	40000c00 	.word	0x40000c00

08001f74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b08a      	sub	sp, #40	; 0x28
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f7c:	f107 0314 	add.w	r3, r7, #20
 8001f80:	2200      	movs	r2, #0
 8001f82:	601a      	str	r2, [r3, #0]
 8001f84:	605a      	str	r2, [r3, #4]
 8001f86:	609a      	str	r2, [r3, #8]
 8001f88:	60da      	str	r2, [r3, #12]
 8001f8a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a2c      	ldr	r2, [pc, #176]	; (8002044 <HAL_UART_MspInit+0xd0>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d152      	bne.n	800203c <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f96:	2300      	movs	r3, #0
 8001f98:	613b      	str	r3, [r7, #16]
 8001f9a:	4b2b      	ldr	r3, [pc, #172]	; (8002048 <HAL_UART_MspInit+0xd4>)
 8001f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9e:	4a2a      	ldr	r2, [pc, #168]	; (8002048 <HAL_UART_MspInit+0xd4>)
 8001fa0:	f043 0310 	orr.w	r3, r3, #16
 8001fa4:	6453      	str	r3, [r2, #68]	; 0x44
 8001fa6:	4b28      	ldr	r3, [pc, #160]	; (8002048 <HAL_UART_MspInit+0xd4>)
 8001fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001faa:	f003 0310 	and.w	r3, r3, #16
 8001fae:	613b      	str	r3, [r7, #16]
 8001fb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60fb      	str	r3, [r7, #12]
 8001fb6:	4b24      	ldr	r3, [pc, #144]	; (8002048 <HAL_UART_MspInit+0xd4>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fba:	4a23      	ldr	r2, [pc, #140]	; (8002048 <HAL_UART_MspInit+0xd4>)
 8001fbc:	f043 0301 	orr.w	r3, r3, #1
 8001fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc2:	4b21      	ldr	r3, [pc, #132]	; (8002048 <HAL_UART_MspInit+0xd4>)
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc6:	f003 0301 	and.w	r3, r3, #1
 8001fca:	60fb      	str	r3, [r7, #12]
 8001fcc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	60bb      	str	r3, [r7, #8]
 8001fd2:	4b1d      	ldr	r3, [pc, #116]	; (8002048 <HAL_UART_MspInit+0xd4>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	4a1c      	ldr	r2, [pc, #112]	; (8002048 <HAL_UART_MspInit+0xd4>)
 8001fd8:	f043 0302 	orr.w	r3, r3, #2
 8001fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fde:	4b1a      	ldr	r3, [pc, #104]	; (8002048 <HAL_UART_MspInit+0xd4>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	f003 0302 	and.w	r3, r3, #2
 8001fe6:	60bb      	str	r3, [r7, #8]
 8001fe8:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001fea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001fee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ffc:	2307      	movs	r3, #7
 8001ffe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002000:	f107 0314 	add.w	r3, r7, #20
 8002004:	4619      	mov	r1, r3
 8002006:	4811      	ldr	r0, [pc, #68]	; (800204c <HAL_UART_MspInit+0xd8>)
 8002008:	f000 fb94 	bl	8002734 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800200c:	2308      	movs	r3, #8
 800200e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002010:	2302      	movs	r3, #2
 8002012:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002014:	2300      	movs	r3, #0
 8002016:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002018:	2303      	movs	r3, #3
 800201a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800201c:	2307      	movs	r3, #7
 800201e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002020:	f107 0314 	add.w	r3, r7, #20
 8002024:	4619      	mov	r1, r3
 8002026:	480a      	ldr	r0, [pc, #40]	; (8002050 <HAL_UART_MspInit+0xdc>)
 8002028:	f000 fb84 	bl	8002734 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800202c:	2200      	movs	r2, #0
 800202e:	2100      	movs	r1, #0
 8002030:	2025      	movs	r0, #37	; 0x25
 8002032:	f000 fab6 	bl	80025a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002036:	2025      	movs	r0, #37	; 0x25
 8002038:	f000 facf 	bl	80025da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800203c:	bf00      	nop
 800203e:	3728      	adds	r7, #40	; 0x28
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	40011000 	.word	0x40011000
 8002048:	40023800 	.word	0x40023800
 800204c:	40020000 	.word	0x40020000
 8002050:	40020400 	.word	0x40020400

08002054 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002058:	e7fe      	b.n	8002058 <NMI_Handler+0x4>

0800205a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800205a:	b480      	push	{r7}
 800205c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800205e:	e7fe      	b.n	800205e <HardFault_Handler+0x4>

08002060 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002064:	e7fe      	b.n	8002064 <MemManage_Handler+0x4>

08002066 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002066:	b480      	push	{r7}
 8002068:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800206a:	e7fe      	b.n	800206a <BusFault_Handler+0x4>

0800206c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002070:	e7fe      	b.n	8002070 <UsageFault_Handler+0x4>

08002072 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002072:	b480      	push	{r7}
 8002074:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002076:	bf00      	nop
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002084:	bf00      	nop
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800208e:	b480      	push	{r7}
 8002090:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002092:	bf00      	nop
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020a0:	f000 f960 	bl	8002364 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020a4:	bf00      	nop
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80020ac:	4802      	ldr	r0, [pc, #8]	; (80020b8 <USART1_IRQHandler+0x10>)
 80020ae:	f003 f91b 	bl	80052e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80020b2:	bf00      	nop
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	20000250 	.word	0x20000250

080020bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  return 1;
 80020c0:	2301      	movs	r3, #1
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <_kill>:

int _kill(int pid, int sig)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80020d6:	f004 f89d 	bl	8006214 <__errno>
 80020da:	4603      	mov	r3, r0
 80020dc:	2216      	movs	r2, #22
 80020de:	601a      	str	r2, [r3, #0]
  return -1;
 80020e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3708      	adds	r7, #8
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}

080020ec <_exit>:

void _exit (int status)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f7ff ffe7 	bl	80020cc <_kill>
  while (1) {}    /* Make sure we hang here */
 80020fe:	e7fe      	b.n	80020fe <_exit+0x12>

08002100 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b086      	sub	sp, #24
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800210c:	2300      	movs	r3, #0
 800210e:	617b      	str	r3, [r7, #20]
 8002110:	e00a      	b.n	8002128 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002112:	f3af 8000 	nop.w
 8002116:	4601      	mov	r1, r0
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	1c5a      	adds	r2, r3, #1
 800211c:	60ba      	str	r2, [r7, #8]
 800211e:	b2ca      	uxtb	r2, r1
 8002120:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	3301      	adds	r3, #1
 8002126:	617b      	str	r3, [r7, #20]
 8002128:	697a      	ldr	r2, [r7, #20]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	429a      	cmp	r2, r3
 800212e:	dbf0      	blt.n	8002112 <_read+0x12>
  }

  return len;
 8002130:	687b      	ldr	r3, [r7, #4]
}
 8002132:	4618      	mov	r0, r3
 8002134:	3718      	adds	r7, #24
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}

0800213a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800213a:	b580      	push	{r7, lr}
 800213c:	b086      	sub	sp, #24
 800213e:	af00      	add	r7, sp, #0
 8002140:	60f8      	str	r0, [r7, #12]
 8002142:	60b9      	str	r1, [r7, #8]
 8002144:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002146:	2300      	movs	r3, #0
 8002148:	617b      	str	r3, [r7, #20]
 800214a:	e009      	b.n	8002160 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	1c5a      	adds	r2, r3, #1
 8002150:	60ba      	str	r2, [r7, #8]
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	4618      	mov	r0, r3
 8002156:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	3301      	adds	r3, #1
 800215e:	617b      	str	r3, [r7, #20]
 8002160:	697a      	ldr	r2, [r7, #20]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	429a      	cmp	r2, r3
 8002166:	dbf1      	blt.n	800214c <_write+0x12>
  }
  return len;
 8002168:	687b      	ldr	r3, [r7, #4]
}
 800216a:	4618      	mov	r0, r3
 800216c:	3718      	adds	r7, #24
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}

08002172 <_close>:

int _close(int file)
{
 8002172:	b480      	push	{r7}
 8002174:	b083      	sub	sp, #12
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800217a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800217e:	4618      	mov	r0, r3
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr

0800218a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800218a:	b480      	push	{r7}
 800218c:	b083      	sub	sp, #12
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
 8002192:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800219a:	605a      	str	r2, [r3, #4]
  return 0;
 800219c:	2300      	movs	r3, #0
}
 800219e:	4618      	mov	r0, r3
 80021a0:	370c      	adds	r7, #12
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr

080021aa <_isatty>:

int _isatty(int file)
{
 80021aa:	b480      	push	{r7}
 80021ac:	b083      	sub	sp, #12
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021b2:	2301      	movs	r3, #1
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	370c      	adds	r7, #12
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr

080021c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	60f8      	str	r0, [r7, #12]
 80021c8:	60b9      	str	r1, [r7, #8]
 80021ca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3714      	adds	r7, #20
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
	...

080021dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b086      	sub	sp, #24
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021e4:	4a14      	ldr	r2, [pc, #80]	; (8002238 <_sbrk+0x5c>)
 80021e6:	4b15      	ldr	r3, [pc, #84]	; (800223c <_sbrk+0x60>)
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021f0:	4b13      	ldr	r3, [pc, #76]	; (8002240 <_sbrk+0x64>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d102      	bne.n	80021fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021f8:	4b11      	ldr	r3, [pc, #68]	; (8002240 <_sbrk+0x64>)
 80021fa:	4a12      	ldr	r2, [pc, #72]	; (8002244 <_sbrk+0x68>)
 80021fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021fe:	4b10      	ldr	r3, [pc, #64]	; (8002240 <_sbrk+0x64>)
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4413      	add	r3, r2
 8002206:	693a      	ldr	r2, [r7, #16]
 8002208:	429a      	cmp	r2, r3
 800220a:	d207      	bcs.n	800221c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800220c:	f004 f802 	bl	8006214 <__errno>
 8002210:	4603      	mov	r3, r0
 8002212:	220c      	movs	r2, #12
 8002214:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002216:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800221a:	e009      	b.n	8002230 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800221c:	4b08      	ldr	r3, [pc, #32]	; (8002240 <_sbrk+0x64>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002222:	4b07      	ldr	r3, [pc, #28]	; (8002240 <_sbrk+0x64>)
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4413      	add	r3, r2
 800222a:	4a05      	ldr	r2, [pc, #20]	; (8002240 <_sbrk+0x64>)
 800222c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800222e:	68fb      	ldr	r3, [r7, #12]
}
 8002230:	4618      	mov	r0, r3
 8002232:	3718      	adds	r7, #24
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	20020000 	.word	0x20020000
 800223c:	00000400 	.word	0x00000400
 8002240:	20000294 	.word	0x20000294
 8002244:	200002b0 	.word	0x200002b0

08002248 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800224c:	4b06      	ldr	r3, [pc, #24]	; (8002268 <SystemInit+0x20>)
 800224e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002252:	4a05      	ldr	r2, [pc, #20]	; (8002268 <SystemInit+0x20>)
 8002254:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002258:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800225c:	bf00      	nop
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	e000ed00 	.word	0xe000ed00

0800226c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800226c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022a4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002270:	480d      	ldr	r0, [pc, #52]	; (80022a8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002272:	490e      	ldr	r1, [pc, #56]	; (80022ac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002274:	4a0e      	ldr	r2, [pc, #56]	; (80022b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002276:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002278:	e002      	b.n	8002280 <LoopCopyDataInit>

0800227a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800227a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800227c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800227e:	3304      	adds	r3, #4

08002280 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002280:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002282:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002284:	d3f9      	bcc.n	800227a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002286:	4a0b      	ldr	r2, [pc, #44]	; (80022b4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002288:	4c0b      	ldr	r4, [pc, #44]	; (80022b8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800228a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800228c:	e001      	b.n	8002292 <LoopFillZerobss>

0800228e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800228e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002290:	3204      	adds	r2, #4

08002292 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002292:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002294:	d3fb      	bcc.n	800228e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002296:	f7ff ffd7 	bl	8002248 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800229a:	f003 ffc1 	bl	8006220 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800229e:	f7ff f823 	bl	80012e8 <main>
  bx  lr    
 80022a2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80022a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022ac:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80022b0:	08007740 	.word	0x08007740
  ldr r2, =_sbss
 80022b4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80022b8:	200002b0 	.word	0x200002b0

080022bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022bc:	e7fe      	b.n	80022bc <ADC_IRQHandler>
	...

080022c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022c4:	4b0e      	ldr	r3, [pc, #56]	; (8002300 <HAL_Init+0x40>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a0d      	ldr	r2, [pc, #52]	; (8002300 <HAL_Init+0x40>)
 80022ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022d0:	4b0b      	ldr	r3, [pc, #44]	; (8002300 <HAL_Init+0x40>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a0a      	ldr	r2, [pc, #40]	; (8002300 <HAL_Init+0x40>)
 80022d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022dc:	4b08      	ldr	r3, [pc, #32]	; (8002300 <HAL_Init+0x40>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a07      	ldr	r2, [pc, #28]	; (8002300 <HAL_Init+0x40>)
 80022e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022e8:	2003      	movs	r0, #3
 80022ea:	f000 f94f 	bl	800258c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022ee:	200f      	movs	r0, #15
 80022f0:	f000 f808 	bl	8002304 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022f4:	f7ff fc80 	bl	8001bf8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022f8:	2300      	movs	r3, #0
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40023c00 	.word	0x40023c00

08002304 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800230c:	4b12      	ldr	r3, [pc, #72]	; (8002358 <HAL_InitTick+0x54>)
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	4b12      	ldr	r3, [pc, #72]	; (800235c <HAL_InitTick+0x58>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	4619      	mov	r1, r3
 8002316:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800231a:	fbb3 f3f1 	udiv	r3, r3, r1
 800231e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002322:	4618      	mov	r0, r3
 8002324:	f000 f967 	bl	80025f6 <HAL_SYSTICK_Config>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e00e      	b.n	8002350 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2b0f      	cmp	r3, #15
 8002336:	d80a      	bhi.n	800234e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002338:	2200      	movs	r2, #0
 800233a:	6879      	ldr	r1, [r7, #4]
 800233c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002340:	f000 f92f 	bl	80025a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002344:	4a06      	ldr	r2, [pc, #24]	; (8002360 <HAL_InitTick+0x5c>)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800234a:	2300      	movs	r3, #0
 800234c:	e000      	b.n	8002350 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
}
 8002350:	4618      	mov	r0, r3
 8002352:	3708      	adds	r7, #8
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	20000004 	.word	0x20000004
 800235c:	2000000c 	.word	0x2000000c
 8002360:	20000008 	.word	0x20000008

08002364 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002368:	4b06      	ldr	r3, [pc, #24]	; (8002384 <HAL_IncTick+0x20>)
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	461a      	mov	r2, r3
 800236e:	4b06      	ldr	r3, [pc, #24]	; (8002388 <HAL_IncTick+0x24>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4413      	add	r3, r2
 8002374:	4a04      	ldr	r2, [pc, #16]	; (8002388 <HAL_IncTick+0x24>)
 8002376:	6013      	str	r3, [r2, #0]
}
 8002378:	bf00      	nop
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	2000000c 	.word	0x2000000c
 8002388:	20000298 	.word	0x20000298

0800238c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  return uwTick;
 8002390:	4b03      	ldr	r3, [pc, #12]	; (80023a0 <HAL_GetTick+0x14>)
 8002392:	681b      	ldr	r3, [r3, #0]
}
 8002394:	4618      	mov	r0, r3
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	20000298 	.word	0x20000298

080023a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023ac:	f7ff ffee 	bl	800238c <HAL_GetTick>
 80023b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023bc:	d005      	beq.n	80023ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023be:	4b0a      	ldr	r3, [pc, #40]	; (80023e8 <HAL_Delay+0x44>)
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	461a      	mov	r2, r3
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	4413      	add	r3, r2
 80023c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023ca:	bf00      	nop
 80023cc:	f7ff ffde 	bl	800238c <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	68fa      	ldr	r2, [r7, #12]
 80023d8:	429a      	cmp	r2, r3
 80023da:	d8f7      	bhi.n	80023cc <HAL_Delay+0x28>
  {
  }
}
 80023dc:	bf00      	nop
 80023de:	bf00      	nop
 80023e0:	3710      	adds	r7, #16
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	2000000c 	.word	0x2000000c

080023ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f003 0307 	and.w	r3, r3, #7
 80023fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023fc:	4b0c      	ldr	r3, [pc, #48]	; (8002430 <__NVIC_SetPriorityGrouping+0x44>)
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002402:	68ba      	ldr	r2, [r7, #8]
 8002404:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002408:	4013      	ands	r3, r2
 800240a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002414:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002418:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800241c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800241e:	4a04      	ldr	r2, [pc, #16]	; (8002430 <__NVIC_SetPriorityGrouping+0x44>)
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	60d3      	str	r3, [r2, #12]
}
 8002424:	bf00      	nop
 8002426:	3714      	adds	r7, #20
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr
 8002430:	e000ed00 	.word	0xe000ed00

08002434 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002438:	4b04      	ldr	r3, [pc, #16]	; (800244c <__NVIC_GetPriorityGrouping+0x18>)
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	0a1b      	lsrs	r3, r3, #8
 800243e:	f003 0307 	and.w	r3, r3, #7
}
 8002442:	4618      	mov	r0, r3
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr
 800244c:	e000ed00 	.word	0xe000ed00

08002450 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	4603      	mov	r3, r0
 8002458:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800245a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245e:	2b00      	cmp	r3, #0
 8002460:	db0b      	blt.n	800247a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002462:	79fb      	ldrb	r3, [r7, #7]
 8002464:	f003 021f 	and.w	r2, r3, #31
 8002468:	4907      	ldr	r1, [pc, #28]	; (8002488 <__NVIC_EnableIRQ+0x38>)
 800246a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800246e:	095b      	lsrs	r3, r3, #5
 8002470:	2001      	movs	r0, #1
 8002472:	fa00 f202 	lsl.w	r2, r0, r2
 8002476:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800247a:	bf00      	nop
 800247c:	370c      	adds	r7, #12
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	e000e100 	.word	0xe000e100

0800248c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	4603      	mov	r3, r0
 8002494:	6039      	str	r1, [r7, #0]
 8002496:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002498:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249c:	2b00      	cmp	r3, #0
 800249e:	db0a      	blt.n	80024b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	b2da      	uxtb	r2, r3
 80024a4:	490c      	ldr	r1, [pc, #48]	; (80024d8 <__NVIC_SetPriority+0x4c>)
 80024a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024aa:	0112      	lsls	r2, r2, #4
 80024ac:	b2d2      	uxtb	r2, r2
 80024ae:	440b      	add	r3, r1
 80024b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024b4:	e00a      	b.n	80024cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	b2da      	uxtb	r2, r3
 80024ba:	4908      	ldr	r1, [pc, #32]	; (80024dc <__NVIC_SetPriority+0x50>)
 80024bc:	79fb      	ldrb	r3, [r7, #7]
 80024be:	f003 030f 	and.w	r3, r3, #15
 80024c2:	3b04      	subs	r3, #4
 80024c4:	0112      	lsls	r2, r2, #4
 80024c6:	b2d2      	uxtb	r2, r2
 80024c8:	440b      	add	r3, r1
 80024ca:	761a      	strb	r2, [r3, #24]
}
 80024cc:	bf00      	nop
 80024ce:	370c      	adds	r7, #12
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr
 80024d8:	e000e100 	.word	0xe000e100
 80024dc:	e000ed00 	.word	0xe000ed00

080024e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b089      	sub	sp, #36	; 0x24
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	f003 0307 	and.w	r3, r3, #7
 80024f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	f1c3 0307 	rsb	r3, r3, #7
 80024fa:	2b04      	cmp	r3, #4
 80024fc:	bf28      	it	cs
 80024fe:	2304      	movcs	r3, #4
 8002500:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	3304      	adds	r3, #4
 8002506:	2b06      	cmp	r3, #6
 8002508:	d902      	bls.n	8002510 <NVIC_EncodePriority+0x30>
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	3b03      	subs	r3, #3
 800250e:	e000      	b.n	8002512 <NVIC_EncodePriority+0x32>
 8002510:	2300      	movs	r3, #0
 8002512:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002514:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	fa02 f303 	lsl.w	r3, r2, r3
 800251e:	43da      	mvns	r2, r3
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	401a      	ands	r2, r3
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002528:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	fa01 f303 	lsl.w	r3, r1, r3
 8002532:	43d9      	mvns	r1, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002538:	4313      	orrs	r3, r2
         );
}
 800253a:	4618      	mov	r0, r3
 800253c:	3724      	adds	r7, #36	; 0x24
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
	...

08002548 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b082      	sub	sp, #8
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	3b01      	subs	r3, #1
 8002554:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002558:	d301      	bcc.n	800255e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800255a:	2301      	movs	r3, #1
 800255c:	e00f      	b.n	800257e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800255e:	4a0a      	ldr	r2, [pc, #40]	; (8002588 <SysTick_Config+0x40>)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	3b01      	subs	r3, #1
 8002564:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002566:	210f      	movs	r1, #15
 8002568:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800256c:	f7ff ff8e 	bl	800248c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002570:	4b05      	ldr	r3, [pc, #20]	; (8002588 <SysTick_Config+0x40>)
 8002572:	2200      	movs	r2, #0
 8002574:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002576:	4b04      	ldr	r3, [pc, #16]	; (8002588 <SysTick_Config+0x40>)
 8002578:	2207      	movs	r2, #7
 800257a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3708      	adds	r7, #8
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	e000e010 	.word	0xe000e010

0800258c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	f7ff ff29 	bl	80023ec <__NVIC_SetPriorityGrouping>
}
 800259a:	bf00      	nop
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}

080025a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b086      	sub	sp, #24
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	4603      	mov	r3, r0
 80025aa:	60b9      	str	r1, [r7, #8]
 80025ac:	607a      	str	r2, [r7, #4]
 80025ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025b0:	2300      	movs	r3, #0
 80025b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025b4:	f7ff ff3e 	bl	8002434 <__NVIC_GetPriorityGrouping>
 80025b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	68b9      	ldr	r1, [r7, #8]
 80025be:	6978      	ldr	r0, [r7, #20]
 80025c0:	f7ff ff8e 	bl	80024e0 <NVIC_EncodePriority>
 80025c4:	4602      	mov	r2, r0
 80025c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025ca:	4611      	mov	r1, r2
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff ff5d 	bl	800248c <__NVIC_SetPriority>
}
 80025d2:	bf00      	nop
 80025d4:	3718      	adds	r7, #24
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}

080025da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025da:	b580      	push	{r7, lr}
 80025dc:	b082      	sub	sp, #8
 80025de:	af00      	add	r7, sp, #0
 80025e0:	4603      	mov	r3, r0
 80025e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7ff ff31 	bl	8002450 <__NVIC_EnableIRQ>
}
 80025ee:	bf00      	nop
 80025f0:	3708      	adds	r7, #8
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}

080025f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025f6:	b580      	push	{r7, lr}
 80025f8:	b082      	sub	sp, #8
 80025fa:	af00      	add	r7, sp, #0
 80025fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f7ff ffa2 	bl	8002548 <SysTick_Config>
 8002604:	4603      	mov	r3, r0
}
 8002606:	4618      	mov	r0, r3
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}

0800260e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800260e:	b580      	push	{r7, lr}
 8002610:	b084      	sub	sp, #16
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800261a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800261c:	f7ff feb6 	bl	800238c <HAL_GetTick>
 8002620:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002628:	b2db      	uxtb	r3, r3
 800262a:	2b02      	cmp	r3, #2
 800262c:	d008      	beq.n	8002640 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2280      	movs	r2, #128	; 0x80
 8002632:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e052      	b.n	80026e6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f022 0216 	bic.w	r2, r2, #22
 800264e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	695a      	ldr	r2, [r3, #20]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800265e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002664:	2b00      	cmp	r3, #0
 8002666:	d103      	bne.n	8002670 <HAL_DMA_Abort+0x62>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800266c:	2b00      	cmp	r3, #0
 800266e:	d007      	beq.n	8002680 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f022 0208 	bic.w	r2, r2, #8
 800267e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f022 0201 	bic.w	r2, r2, #1
 800268e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002690:	e013      	b.n	80026ba <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002692:	f7ff fe7b 	bl	800238c <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	2b05      	cmp	r3, #5
 800269e:	d90c      	bls.n	80026ba <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2220      	movs	r2, #32
 80026a4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2203      	movs	r2, #3
 80026aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2200      	movs	r2, #0
 80026b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e015      	b.n	80026e6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0301 	and.w	r3, r3, #1
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d1e4      	bne.n	8002692 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026cc:	223f      	movs	r2, #63	; 0x3f
 80026ce:	409a      	lsls	r2, r3
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2201      	movs	r2, #1
 80026d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2200      	movs	r2, #0
 80026e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026ee:	b480      	push	{r7}
 80026f0:	b083      	sub	sp, #12
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d004      	beq.n	800270c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2280      	movs	r2, #128	; 0x80
 8002706:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e00c      	b.n	8002726 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2205      	movs	r2, #5
 8002710:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f022 0201 	bic.w	r2, r2, #1
 8002722:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	370c      	adds	r7, #12
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
	...

08002734 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002734:	b480      	push	{r7}
 8002736:	b089      	sub	sp, #36	; 0x24
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800273e:	2300      	movs	r3, #0
 8002740:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002742:	2300      	movs	r3, #0
 8002744:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002746:	2300      	movs	r3, #0
 8002748:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800274a:	2300      	movs	r3, #0
 800274c:	61fb      	str	r3, [r7, #28]
 800274e:	e159      	b.n	8002a04 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002750:	2201      	movs	r2, #1
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	fa02 f303 	lsl.w	r3, r2, r3
 8002758:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	697a      	ldr	r2, [r7, #20]
 8002760:	4013      	ands	r3, r2
 8002762:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002764:	693a      	ldr	r2, [r7, #16]
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	429a      	cmp	r2, r3
 800276a:	f040 8148 	bne.w	80029fe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f003 0303 	and.w	r3, r3, #3
 8002776:	2b01      	cmp	r3, #1
 8002778:	d005      	beq.n	8002786 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002782:	2b02      	cmp	r3, #2
 8002784:	d130      	bne.n	80027e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800278c:	69fb      	ldr	r3, [r7, #28]
 800278e:	005b      	lsls	r3, r3, #1
 8002790:	2203      	movs	r2, #3
 8002792:	fa02 f303 	lsl.w	r3, r2, r3
 8002796:	43db      	mvns	r3, r3
 8002798:	69ba      	ldr	r2, [r7, #24]
 800279a:	4013      	ands	r3, r2
 800279c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	68da      	ldr	r2, [r3, #12]
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	005b      	lsls	r3, r3, #1
 80027a6:	fa02 f303 	lsl.w	r3, r2, r3
 80027aa:	69ba      	ldr	r2, [r7, #24]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027bc:	2201      	movs	r2, #1
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	fa02 f303 	lsl.w	r3, r2, r3
 80027c4:	43db      	mvns	r3, r3
 80027c6:	69ba      	ldr	r2, [r7, #24]
 80027c8:	4013      	ands	r3, r2
 80027ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	091b      	lsrs	r3, r3, #4
 80027d2:	f003 0201 	and.w	r2, r3, #1
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	4313      	orrs	r3, r2
 80027e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	69ba      	ldr	r2, [r7, #24]
 80027e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f003 0303 	and.w	r3, r3, #3
 80027f0:	2b03      	cmp	r3, #3
 80027f2:	d017      	beq.n	8002824 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	2203      	movs	r2, #3
 8002800:	fa02 f303 	lsl.w	r3, r2, r3
 8002804:	43db      	mvns	r3, r3
 8002806:	69ba      	ldr	r2, [r7, #24]
 8002808:	4013      	ands	r3, r2
 800280a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	689a      	ldr	r2, [r3, #8]
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	4313      	orrs	r3, r2
 800281c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f003 0303 	and.w	r3, r3, #3
 800282c:	2b02      	cmp	r3, #2
 800282e:	d123      	bne.n	8002878 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	08da      	lsrs	r2, r3, #3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	3208      	adds	r2, #8
 8002838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800283c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	f003 0307 	and.w	r3, r3, #7
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	220f      	movs	r2, #15
 8002848:	fa02 f303 	lsl.w	r3, r2, r3
 800284c:	43db      	mvns	r3, r3
 800284e:	69ba      	ldr	r2, [r7, #24]
 8002850:	4013      	ands	r3, r2
 8002852:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	691a      	ldr	r2, [r3, #16]
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	f003 0307 	and.w	r3, r3, #7
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	fa02 f303 	lsl.w	r3, r2, r3
 8002864:	69ba      	ldr	r2, [r7, #24]
 8002866:	4313      	orrs	r3, r2
 8002868:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	08da      	lsrs	r2, r3, #3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	3208      	adds	r2, #8
 8002872:	69b9      	ldr	r1, [r7, #24]
 8002874:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	2203      	movs	r2, #3
 8002884:	fa02 f303 	lsl.w	r3, r2, r3
 8002888:	43db      	mvns	r3, r3
 800288a:	69ba      	ldr	r2, [r7, #24]
 800288c:	4013      	ands	r3, r2
 800288e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	f003 0203 	and.w	r2, r3, #3
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	005b      	lsls	r3, r3, #1
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	f000 80a2 	beq.w	80029fe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	60fb      	str	r3, [r7, #12]
 80028be:	4b57      	ldr	r3, [pc, #348]	; (8002a1c <HAL_GPIO_Init+0x2e8>)
 80028c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c2:	4a56      	ldr	r2, [pc, #344]	; (8002a1c <HAL_GPIO_Init+0x2e8>)
 80028c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028c8:	6453      	str	r3, [r2, #68]	; 0x44
 80028ca:	4b54      	ldr	r3, [pc, #336]	; (8002a1c <HAL_GPIO_Init+0x2e8>)
 80028cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028d2:	60fb      	str	r3, [r7, #12]
 80028d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028d6:	4a52      	ldr	r2, [pc, #328]	; (8002a20 <HAL_GPIO_Init+0x2ec>)
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	089b      	lsrs	r3, r3, #2
 80028dc:	3302      	adds	r3, #2
 80028de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	f003 0303 	and.w	r3, r3, #3
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	220f      	movs	r2, #15
 80028ee:	fa02 f303 	lsl.w	r3, r2, r3
 80028f2:	43db      	mvns	r3, r3
 80028f4:	69ba      	ldr	r2, [r7, #24]
 80028f6:	4013      	ands	r3, r2
 80028f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a49      	ldr	r2, [pc, #292]	; (8002a24 <HAL_GPIO_Init+0x2f0>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d019      	beq.n	8002936 <HAL_GPIO_Init+0x202>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a48      	ldr	r2, [pc, #288]	; (8002a28 <HAL_GPIO_Init+0x2f4>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d013      	beq.n	8002932 <HAL_GPIO_Init+0x1fe>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a47      	ldr	r2, [pc, #284]	; (8002a2c <HAL_GPIO_Init+0x2f8>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d00d      	beq.n	800292e <HAL_GPIO_Init+0x1fa>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a46      	ldr	r2, [pc, #280]	; (8002a30 <HAL_GPIO_Init+0x2fc>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d007      	beq.n	800292a <HAL_GPIO_Init+0x1f6>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4a45      	ldr	r2, [pc, #276]	; (8002a34 <HAL_GPIO_Init+0x300>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d101      	bne.n	8002926 <HAL_GPIO_Init+0x1f2>
 8002922:	2304      	movs	r3, #4
 8002924:	e008      	b.n	8002938 <HAL_GPIO_Init+0x204>
 8002926:	2307      	movs	r3, #7
 8002928:	e006      	b.n	8002938 <HAL_GPIO_Init+0x204>
 800292a:	2303      	movs	r3, #3
 800292c:	e004      	b.n	8002938 <HAL_GPIO_Init+0x204>
 800292e:	2302      	movs	r3, #2
 8002930:	e002      	b.n	8002938 <HAL_GPIO_Init+0x204>
 8002932:	2301      	movs	r3, #1
 8002934:	e000      	b.n	8002938 <HAL_GPIO_Init+0x204>
 8002936:	2300      	movs	r3, #0
 8002938:	69fa      	ldr	r2, [r7, #28]
 800293a:	f002 0203 	and.w	r2, r2, #3
 800293e:	0092      	lsls	r2, r2, #2
 8002940:	4093      	lsls	r3, r2
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	4313      	orrs	r3, r2
 8002946:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002948:	4935      	ldr	r1, [pc, #212]	; (8002a20 <HAL_GPIO_Init+0x2ec>)
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	089b      	lsrs	r3, r3, #2
 800294e:	3302      	adds	r3, #2
 8002950:	69ba      	ldr	r2, [r7, #24]
 8002952:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002956:	4b38      	ldr	r3, [pc, #224]	; (8002a38 <HAL_GPIO_Init+0x304>)
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	43db      	mvns	r3, r3
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	4013      	ands	r3, r2
 8002964:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d003      	beq.n	800297a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002972:	69ba      	ldr	r2, [r7, #24]
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	4313      	orrs	r3, r2
 8002978:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800297a:	4a2f      	ldr	r2, [pc, #188]	; (8002a38 <HAL_GPIO_Init+0x304>)
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002980:	4b2d      	ldr	r3, [pc, #180]	; (8002a38 <HAL_GPIO_Init+0x304>)
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	43db      	mvns	r3, r3
 800298a:	69ba      	ldr	r2, [r7, #24]
 800298c:	4013      	ands	r3, r2
 800298e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d003      	beq.n	80029a4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029a4:	4a24      	ldr	r2, [pc, #144]	; (8002a38 <HAL_GPIO_Init+0x304>)
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80029aa:	4b23      	ldr	r3, [pc, #140]	; (8002a38 <HAL_GPIO_Init+0x304>)
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	43db      	mvns	r3, r3
 80029b4:	69ba      	ldr	r2, [r7, #24]
 80029b6:	4013      	ands	r3, r2
 80029b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d003      	beq.n	80029ce <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80029c6:	69ba      	ldr	r2, [r7, #24]
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029ce:	4a1a      	ldr	r2, [pc, #104]	; (8002a38 <HAL_GPIO_Init+0x304>)
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029d4:	4b18      	ldr	r3, [pc, #96]	; (8002a38 <HAL_GPIO_Init+0x304>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	43db      	mvns	r3, r3
 80029de:	69ba      	ldr	r2, [r7, #24]
 80029e0:	4013      	ands	r3, r2
 80029e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d003      	beq.n	80029f8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029f8:	4a0f      	ldr	r2, [pc, #60]	; (8002a38 <HAL_GPIO_Init+0x304>)
 80029fa:	69bb      	ldr	r3, [r7, #24]
 80029fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	3301      	adds	r3, #1
 8002a02:	61fb      	str	r3, [r7, #28]
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	2b0f      	cmp	r3, #15
 8002a08:	f67f aea2 	bls.w	8002750 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a0c:	bf00      	nop
 8002a0e:	bf00      	nop
 8002a10:	3724      	adds	r7, #36	; 0x24
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr
 8002a1a:	bf00      	nop
 8002a1c:	40023800 	.word	0x40023800
 8002a20:	40013800 	.word	0x40013800
 8002a24:	40020000 	.word	0x40020000
 8002a28:	40020400 	.word	0x40020400
 8002a2c:	40020800 	.word	0x40020800
 8002a30:	40020c00 	.word	0x40020c00
 8002a34:	40021000 	.word	0x40021000
 8002a38:	40013c00 	.word	0x40013c00

08002a3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b085      	sub	sp, #20
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	460b      	mov	r3, r1
 8002a46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	691a      	ldr	r2, [r3, #16]
 8002a4c:	887b      	ldrh	r3, [r7, #2]
 8002a4e:	4013      	ands	r3, r2
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d002      	beq.n	8002a5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a54:	2301      	movs	r3, #1
 8002a56:	73fb      	strb	r3, [r7, #15]
 8002a58:	e001      	b.n	8002a5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3714      	adds	r7, #20
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d101      	bne.n	8002a7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e12b      	b.n	8002cd6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d106      	bne.n	8002a98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f7ff f8d8 	bl	8001c48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2224      	movs	r2, #36	; 0x24
 8002a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f022 0201 	bic.w	r2, r2, #1
 8002aae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002abe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ace:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ad0:	f001 fcea 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 8002ad4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	4a81      	ldr	r2, [pc, #516]	; (8002ce0 <HAL_I2C_Init+0x274>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d807      	bhi.n	8002af0 <HAL_I2C_Init+0x84>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	4a80      	ldr	r2, [pc, #512]	; (8002ce4 <HAL_I2C_Init+0x278>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	bf94      	ite	ls
 8002ae8:	2301      	movls	r3, #1
 8002aea:	2300      	movhi	r3, #0
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	e006      	b.n	8002afe <HAL_I2C_Init+0x92>
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	4a7d      	ldr	r2, [pc, #500]	; (8002ce8 <HAL_I2C_Init+0x27c>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	bf94      	ite	ls
 8002af8:	2301      	movls	r3, #1
 8002afa:	2300      	movhi	r3, #0
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e0e7      	b.n	8002cd6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	4a78      	ldr	r2, [pc, #480]	; (8002cec <HAL_I2C_Init+0x280>)
 8002b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0e:	0c9b      	lsrs	r3, r3, #18
 8002b10:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68ba      	ldr	r2, [r7, #8]
 8002b22:	430a      	orrs	r2, r1
 8002b24:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	6a1b      	ldr	r3, [r3, #32]
 8002b2c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	4a6a      	ldr	r2, [pc, #424]	; (8002ce0 <HAL_I2C_Init+0x274>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d802      	bhi.n	8002b40 <HAL_I2C_Init+0xd4>
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	e009      	b.n	8002b54 <HAL_I2C_Init+0xe8>
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002b46:	fb02 f303 	mul.w	r3, r2, r3
 8002b4a:	4a69      	ldr	r2, [pc, #420]	; (8002cf0 <HAL_I2C_Init+0x284>)
 8002b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b50:	099b      	lsrs	r3, r3, #6
 8002b52:	3301      	adds	r3, #1
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6812      	ldr	r2, [r2, #0]
 8002b58:	430b      	orrs	r3, r1
 8002b5a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	69db      	ldr	r3, [r3, #28]
 8002b62:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002b66:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	495c      	ldr	r1, [pc, #368]	; (8002ce0 <HAL_I2C_Init+0x274>)
 8002b70:	428b      	cmp	r3, r1
 8002b72:	d819      	bhi.n	8002ba8 <HAL_I2C_Init+0x13c>
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	1e59      	subs	r1, r3, #1
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b82:	1c59      	adds	r1, r3, #1
 8002b84:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002b88:	400b      	ands	r3, r1
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d00a      	beq.n	8002ba4 <HAL_I2C_Init+0x138>
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	1e59      	subs	r1, r3, #1
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b9c:	3301      	adds	r3, #1
 8002b9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ba2:	e051      	b.n	8002c48 <HAL_I2C_Init+0x1dc>
 8002ba4:	2304      	movs	r3, #4
 8002ba6:	e04f      	b.n	8002c48 <HAL_I2C_Init+0x1dc>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d111      	bne.n	8002bd4 <HAL_I2C_Init+0x168>
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	1e58      	subs	r0, r3, #1
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6859      	ldr	r1, [r3, #4]
 8002bb8:	460b      	mov	r3, r1
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	440b      	add	r3, r1
 8002bbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	bf0c      	ite	eq
 8002bcc:	2301      	moveq	r3, #1
 8002bce:	2300      	movne	r3, #0
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	e012      	b.n	8002bfa <HAL_I2C_Init+0x18e>
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	1e58      	subs	r0, r3, #1
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6859      	ldr	r1, [r3, #4]
 8002bdc:	460b      	mov	r3, r1
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	440b      	add	r3, r1
 8002be2:	0099      	lsls	r1, r3, #2
 8002be4:	440b      	add	r3, r1
 8002be6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bea:	3301      	adds	r3, #1
 8002bec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	bf0c      	ite	eq
 8002bf4:	2301      	moveq	r3, #1
 8002bf6:	2300      	movne	r3, #0
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <HAL_I2C_Init+0x196>
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e022      	b.n	8002c48 <HAL_I2C_Init+0x1dc>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d10e      	bne.n	8002c28 <HAL_I2C_Init+0x1bc>
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	1e58      	subs	r0, r3, #1
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6859      	ldr	r1, [r3, #4]
 8002c12:	460b      	mov	r3, r1
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	440b      	add	r3, r1
 8002c18:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c26:	e00f      	b.n	8002c48 <HAL_I2C_Init+0x1dc>
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	1e58      	subs	r0, r3, #1
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6859      	ldr	r1, [r3, #4]
 8002c30:	460b      	mov	r3, r1
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	440b      	add	r3, r1
 8002c36:	0099      	lsls	r1, r3, #2
 8002c38:	440b      	add	r3, r1
 8002c3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c3e:	3301      	adds	r3, #1
 8002c40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c44:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c48:	6879      	ldr	r1, [r7, #4]
 8002c4a:	6809      	ldr	r1, [r1, #0]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	69da      	ldr	r2, [r3, #28]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a1b      	ldr	r3, [r3, #32]
 8002c62:	431a      	orrs	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002c76:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	6911      	ldr	r1, [r2, #16]
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	68d2      	ldr	r2, [r2, #12]
 8002c82:	4311      	orrs	r1, r2
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	6812      	ldr	r2, [r2, #0]
 8002c88:	430b      	orrs	r3, r1
 8002c8a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	695a      	ldr	r2, [r3, #20]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	699b      	ldr	r3, [r3, #24]
 8002c9e:	431a      	orrs	r2, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	430a      	orrs	r2, r1
 8002ca6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f042 0201 	orr.w	r2, r2, #1
 8002cb6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2220      	movs	r2, #32
 8002cc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3710      	adds	r7, #16
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	000186a0 	.word	0x000186a0
 8002ce4:	001e847f 	.word	0x001e847f
 8002ce8:	003d08ff 	.word	0x003d08ff
 8002cec:	431bde83 	.word	0x431bde83
 8002cf0:	10624dd3 	.word	0x10624dd3

08002cf4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b088      	sub	sp, #32
 8002cf8:	af02      	add	r7, sp, #8
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	4608      	mov	r0, r1
 8002cfe:	4611      	mov	r1, r2
 8002d00:	461a      	mov	r2, r3
 8002d02:	4603      	mov	r3, r0
 8002d04:	817b      	strh	r3, [r7, #10]
 8002d06:	460b      	mov	r3, r1
 8002d08:	813b      	strh	r3, [r7, #8]
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d0e:	f7ff fb3d 	bl	800238c <HAL_GetTick>
 8002d12:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	2b20      	cmp	r3, #32
 8002d1e:	f040 80d9 	bne.w	8002ed4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	9300      	str	r3, [sp, #0]
 8002d26:	2319      	movs	r3, #25
 8002d28:	2201      	movs	r2, #1
 8002d2a:	496d      	ldr	r1, [pc, #436]	; (8002ee0 <HAL_I2C_Mem_Write+0x1ec>)
 8002d2c:	68f8      	ldr	r0, [r7, #12]
 8002d2e:	f000 fdad 	bl	800388c <I2C_WaitOnFlagUntilTimeout>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d001      	beq.n	8002d3c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002d38:	2302      	movs	r3, #2
 8002d3a:	e0cc      	b.n	8002ed6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d101      	bne.n	8002d4a <HAL_I2C_Mem_Write+0x56>
 8002d46:	2302      	movs	r3, #2
 8002d48:	e0c5      	b.n	8002ed6 <HAL_I2C_Mem_Write+0x1e2>
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0301 	and.w	r3, r3, #1
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d007      	beq.n	8002d70 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f042 0201 	orr.w	r2, r2, #1
 8002d6e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d7e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2221      	movs	r2, #33	; 0x21
 8002d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2240      	movs	r2, #64	; 0x40
 8002d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2200      	movs	r2, #0
 8002d94:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6a3a      	ldr	r2, [r7, #32]
 8002d9a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002da0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002da6:	b29a      	uxth	r2, r3
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	4a4d      	ldr	r2, [pc, #308]	; (8002ee4 <HAL_I2C_Mem_Write+0x1f0>)
 8002db0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002db2:	88f8      	ldrh	r0, [r7, #6]
 8002db4:	893a      	ldrh	r2, [r7, #8]
 8002db6:	8979      	ldrh	r1, [r7, #10]
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	9301      	str	r3, [sp, #4]
 8002dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dbe:	9300      	str	r3, [sp, #0]
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	68f8      	ldr	r0, [r7, #12]
 8002dc4:	f000 fbe4 	bl	8003590 <I2C_RequestMemoryWrite>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d052      	beq.n	8002e74 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e081      	b.n	8002ed6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f000 fe2e 	bl	8003a38 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00d      	beq.n	8002dfe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de6:	2b04      	cmp	r3, #4
 8002de8:	d107      	bne.n	8002dfa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002df8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e06b      	b.n	8002ed6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e02:	781a      	ldrb	r2, [r3, #0]
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0e:	1c5a      	adds	r2, r3, #1
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	b29a      	uxth	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	3b01      	subs	r3, #1
 8002e28:	b29a      	uxth	r2, r3
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	695b      	ldr	r3, [r3, #20]
 8002e34:	f003 0304 	and.w	r3, r3, #4
 8002e38:	2b04      	cmp	r3, #4
 8002e3a:	d11b      	bne.n	8002e74 <HAL_I2C_Mem_Write+0x180>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d017      	beq.n	8002e74 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e48:	781a      	ldrb	r2, [r3, #0]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e54:	1c5a      	adds	r2, r3, #1
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	b29a      	uxth	r2, r3
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	3b01      	subs	r3, #1
 8002e6e:	b29a      	uxth	r2, r3
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d1aa      	bne.n	8002dd2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e7c:	697a      	ldr	r2, [r7, #20]
 8002e7e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e80:	68f8      	ldr	r0, [r7, #12]
 8002e82:	f000 fe1a 	bl	8003aba <I2C_WaitOnBTFFlagUntilTimeout>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00d      	beq.n	8002ea8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e90:	2b04      	cmp	r3, #4
 8002e92:	d107      	bne.n	8002ea4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ea2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e016      	b.n	8002ed6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002eb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2220      	movs	r2, #32
 8002ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	e000      	b.n	8002ed6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002ed4:	2302      	movs	r3, #2
  }
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3718      	adds	r7, #24
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	00100002 	.word	0x00100002
 8002ee4:	ffff0000 	.word	0xffff0000

08002ee8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b08c      	sub	sp, #48	; 0x30
 8002eec:	af02      	add	r7, sp, #8
 8002eee:	60f8      	str	r0, [r7, #12]
 8002ef0:	4608      	mov	r0, r1
 8002ef2:	4611      	mov	r1, r2
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	817b      	strh	r3, [r7, #10]
 8002efa:	460b      	mov	r3, r1
 8002efc:	813b      	strh	r3, [r7, #8]
 8002efe:	4613      	mov	r3, r2
 8002f00:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f02:	f7ff fa43 	bl	800238c <HAL_GetTick>
 8002f06:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	2b20      	cmp	r3, #32
 8002f12:	f040 8208 	bne.w	8003326 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f18:	9300      	str	r3, [sp, #0]
 8002f1a:	2319      	movs	r3, #25
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	497b      	ldr	r1, [pc, #492]	; (800310c <HAL_I2C_Mem_Read+0x224>)
 8002f20:	68f8      	ldr	r0, [r7, #12]
 8002f22:	f000 fcb3 	bl	800388c <I2C_WaitOnFlagUntilTimeout>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d001      	beq.n	8002f30 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002f2c:	2302      	movs	r3, #2
 8002f2e:	e1fb      	b.n	8003328 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d101      	bne.n	8002f3e <HAL_I2C_Mem_Read+0x56>
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	e1f4      	b.n	8003328 <HAL_I2C_Mem_Read+0x440>
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2201      	movs	r2, #1
 8002f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d007      	beq.n	8002f64 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f042 0201 	orr.w	r2, r2, #1
 8002f62:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f72:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2222      	movs	r2, #34	; 0x22
 8002f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2240      	movs	r2, #64	; 0x40
 8002f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2200      	movs	r2, #0
 8002f88:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f8e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002f94:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	4a5b      	ldr	r2, [pc, #364]	; (8003110 <HAL_I2C_Mem_Read+0x228>)
 8002fa4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002fa6:	88f8      	ldrh	r0, [r7, #6]
 8002fa8:	893a      	ldrh	r2, [r7, #8]
 8002faa:	8979      	ldrh	r1, [r7, #10]
 8002fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fae:	9301      	str	r3, [sp, #4]
 8002fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fb2:	9300      	str	r3, [sp, #0]
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	68f8      	ldr	r0, [r7, #12]
 8002fb8:	f000 fb80 	bl	80036bc <I2C_RequestMemoryRead>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e1b0      	b.n	8003328 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d113      	bne.n	8002ff6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fce:	2300      	movs	r3, #0
 8002fd0:	623b      	str	r3, [r7, #32]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	695b      	ldr	r3, [r3, #20]
 8002fd8:	623b      	str	r3, [r7, #32]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	623b      	str	r3, [r7, #32]
 8002fe2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	e184      	b.n	8003300 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d11b      	bne.n	8003036 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800300c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800300e:	2300      	movs	r3, #0
 8003010:	61fb      	str	r3, [r7, #28]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	695b      	ldr	r3, [r3, #20]
 8003018:	61fb      	str	r3, [r7, #28]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	699b      	ldr	r3, [r3, #24]
 8003020:	61fb      	str	r3, [r7, #28]
 8003022:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003032:	601a      	str	r2, [r3, #0]
 8003034:	e164      	b.n	8003300 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800303a:	2b02      	cmp	r3, #2
 800303c:	d11b      	bne.n	8003076 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800304c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800305c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800305e:	2300      	movs	r3, #0
 8003060:	61bb      	str	r3, [r7, #24]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	695b      	ldr	r3, [r3, #20]
 8003068:	61bb      	str	r3, [r7, #24]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	699b      	ldr	r3, [r3, #24]
 8003070:	61bb      	str	r3, [r7, #24]
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	e144      	b.n	8003300 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003076:	2300      	movs	r3, #0
 8003078:	617b      	str	r3, [r7, #20]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	695b      	ldr	r3, [r3, #20]
 8003080:	617b      	str	r3, [r7, #20]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	699b      	ldr	r3, [r3, #24]
 8003088:	617b      	str	r3, [r7, #20]
 800308a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800308c:	e138      	b.n	8003300 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003092:	2b03      	cmp	r3, #3
 8003094:	f200 80f1 	bhi.w	800327a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800309c:	2b01      	cmp	r3, #1
 800309e:	d123      	bne.n	80030e8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030a2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80030a4:	68f8      	ldr	r0, [r7, #12]
 80030a6:	f000 fd49 	bl	8003b3c <I2C_WaitOnRXNEFlagUntilTimeout>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d001      	beq.n	80030b4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e139      	b.n	8003328 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	691a      	ldr	r2, [r3, #16]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030be:	b2d2      	uxtb	r2, r2
 80030c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c6:	1c5a      	adds	r2, r3, #1
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d0:	3b01      	subs	r3, #1
 80030d2:	b29a      	uxth	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030dc:	b29b      	uxth	r3, r3
 80030de:	3b01      	subs	r3, #1
 80030e0:	b29a      	uxth	r2, r3
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80030e6:	e10b      	b.n	8003300 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d14e      	bne.n	800318e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f2:	9300      	str	r3, [sp, #0]
 80030f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030f6:	2200      	movs	r2, #0
 80030f8:	4906      	ldr	r1, [pc, #24]	; (8003114 <HAL_I2C_Mem_Read+0x22c>)
 80030fa:	68f8      	ldr	r0, [r7, #12]
 80030fc:	f000 fbc6 	bl	800388c <I2C_WaitOnFlagUntilTimeout>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d008      	beq.n	8003118 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e10e      	b.n	8003328 <HAL_I2C_Mem_Read+0x440>
 800310a:	bf00      	nop
 800310c:	00100002 	.word	0x00100002
 8003110:	ffff0000 	.word	0xffff0000
 8003114:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003126:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	691a      	ldr	r2, [r3, #16]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003132:	b2d2      	uxtb	r2, r2
 8003134:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313a:	1c5a      	adds	r2, r3, #1
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003144:	3b01      	subs	r3, #1
 8003146:	b29a      	uxth	r2, r3
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003150:	b29b      	uxth	r3, r3
 8003152:	3b01      	subs	r3, #1
 8003154:	b29a      	uxth	r2, r3
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	691a      	ldr	r2, [r3, #16]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003164:	b2d2      	uxtb	r2, r2
 8003166:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800316c:	1c5a      	adds	r2, r3, #1
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003176:	3b01      	subs	r3, #1
 8003178:	b29a      	uxth	r2, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003182:	b29b      	uxth	r3, r3
 8003184:	3b01      	subs	r3, #1
 8003186:	b29a      	uxth	r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800318c:	e0b8      	b.n	8003300 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800318e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003190:	9300      	str	r3, [sp, #0]
 8003192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003194:	2200      	movs	r2, #0
 8003196:	4966      	ldr	r1, [pc, #408]	; (8003330 <HAL_I2C_Mem_Read+0x448>)
 8003198:	68f8      	ldr	r0, [r7, #12]
 800319a:	f000 fb77 	bl	800388c <I2C_WaitOnFlagUntilTimeout>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e0bf      	b.n	8003328 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	691a      	ldr	r2, [r3, #16]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c2:	b2d2      	uxtb	r2, r2
 80031c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ca:	1c5a      	adds	r2, r3, #1
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031d4:	3b01      	subs	r3, #1
 80031d6:	b29a      	uxth	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031e0:	b29b      	uxth	r3, r3
 80031e2:	3b01      	subs	r3, #1
 80031e4:	b29a      	uxth	r2, r3
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ec:	9300      	str	r3, [sp, #0]
 80031ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031f0:	2200      	movs	r2, #0
 80031f2:	494f      	ldr	r1, [pc, #316]	; (8003330 <HAL_I2C_Mem_Read+0x448>)
 80031f4:	68f8      	ldr	r0, [r7, #12]
 80031f6:	f000 fb49 	bl	800388c <I2C_WaitOnFlagUntilTimeout>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d001      	beq.n	8003204 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e091      	b.n	8003328 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003212:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	691a      	ldr	r2, [r3, #16]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321e:	b2d2      	uxtb	r2, r2
 8003220:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003226:	1c5a      	adds	r2, r3, #1
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003230:	3b01      	subs	r3, #1
 8003232:	b29a      	uxth	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800323c:	b29b      	uxth	r3, r3
 800323e:	3b01      	subs	r3, #1
 8003240:	b29a      	uxth	r2, r3
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	691a      	ldr	r2, [r3, #16]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003250:	b2d2      	uxtb	r2, r2
 8003252:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003258:	1c5a      	adds	r2, r3, #1
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003262:	3b01      	subs	r3, #1
 8003264:	b29a      	uxth	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800326e:	b29b      	uxth	r3, r3
 8003270:	3b01      	subs	r3, #1
 8003272:	b29a      	uxth	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003278:	e042      	b.n	8003300 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800327a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800327c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800327e:	68f8      	ldr	r0, [r7, #12]
 8003280:	f000 fc5c 	bl	8003b3c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e04c      	b.n	8003328 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	691a      	ldr	r2, [r3, #16]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003298:	b2d2      	uxtb	r2, r2
 800329a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a0:	1c5a      	adds	r2, r3, #1
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032aa:	3b01      	subs	r3, #1
 80032ac:	b29a      	uxth	r2, r3
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	3b01      	subs	r3, #1
 80032ba:	b29a      	uxth	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	695b      	ldr	r3, [r3, #20]
 80032c6:	f003 0304 	and.w	r3, r3, #4
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	d118      	bne.n	8003300 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	691a      	ldr	r2, [r3, #16]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d8:	b2d2      	uxtb	r2, r2
 80032da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e0:	1c5a      	adds	r2, r3, #1
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ea:	3b01      	subs	r3, #1
 80032ec:	b29a      	uxth	r2, r3
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	3b01      	subs	r3, #1
 80032fa:	b29a      	uxth	r2, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003304:	2b00      	cmp	r3, #0
 8003306:	f47f aec2 	bne.w	800308e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2220      	movs	r2, #32
 800330e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2200      	movs	r2, #0
 8003316:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003322:	2300      	movs	r3, #0
 8003324:	e000      	b.n	8003328 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003326:	2302      	movs	r3, #2
  }
}
 8003328:	4618      	mov	r0, r3
 800332a:	3728      	adds	r7, #40	; 0x28
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	00010004 	.word	0x00010004

08003334 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b08a      	sub	sp, #40	; 0x28
 8003338:	af02      	add	r7, sp, #8
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	607a      	str	r2, [r7, #4]
 800333e:	603b      	str	r3, [r7, #0]
 8003340:	460b      	mov	r3, r1
 8003342:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003344:	f7ff f822 	bl	800238c <HAL_GetTick>
 8003348:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800334a:	2300      	movs	r3, #0
 800334c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b20      	cmp	r3, #32
 8003358:	f040 8111 	bne.w	800357e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	2319      	movs	r3, #25
 8003362:	2201      	movs	r2, #1
 8003364:	4988      	ldr	r1, [pc, #544]	; (8003588 <HAL_I2C_IsDeviceReady+0x254>)
 8003366:	68f8      	ldr	r0, [r7, #12]
 8003368:	f000 fa90 	bl	800388c <I2C_WaitOnFlagUntilTimeout>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003372:	2302      	movs	r3, #2
 8003374:	e104      	b.n	8003580 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800337c:	2b01      	cmp	r3, #1
 800337e:	d101      	bne.n	8003384 <HAL_I2C_IsDeviceReady+0x50>
 8003380:	2302      	movs	r3, #2
 8003382:	e0fd      	b.n	8003580 <HAL_I2C_IsDeviceReady+0x24c>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	2b01      	cmp	r3, #1
 8003398:	d007      	beq.n	80033aa <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f042 0201 	orr.w	r2, r2, #1
 80033a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2224      	movs	r2, #36	; 0x24
 80033be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	4a70      	ldr	r2, [pc, #448]	; (800358c <HAL_I2C_IsDeviceReady+0x258>)
 80033cc:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033dc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	9300      	str	r3, [sp, #0]
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f000 fa4e 	bl	800388c <I2C_WaitOnFlagUntilTimeout>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d00d      	beq.n	8003412 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003400:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003404:	d103      	bne.n	800340e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	f44f 7200 	mov.w	r2, #512	; 0x200
 800340c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800340e:	2303      	movs	r3, #3
 8003410:	e0b6      	b.n	8003580 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003412:	897b      	ldrh	r3, [r7, #10]
 8003414:	b2db      	uxtb	r3, r3
 8003416:	461a      	mov	r2, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003420:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003422:	f7fe ffb3 	bl	800238c <HAL_GetTick>
 8003426:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	695b      	ldr	r3, [r3, #20]
 800342e:	f003 0302 	and.w	r3, r3, #2
 8003432:	2b02      	cmp	r3, #2
 8003434:	bf0c      	ite	eq
 8003436:	2301      	moveq	r3, #1
 8003438:	2300      	movne	r3, #0
 800343a:	b2db      	uxtb	r3, r3
 800343c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	695b      	ldr	r3, [r3, #20]
 8003444:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003448:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800344c:	bf0c      	ite	eq
 800344e:	2301      	moveq	r3, #1
 8003450:	2300      	movne	r3, #0
 8003452:	b2db      	uxtb	r3, r3
 8003454:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003456:	e025      	b.n	80034a4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003458:	f7fe ff98 	bl	800238c <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	683a      	ldr	r2, [r7, #0]
 8003464:	429a      	cmp	r2, r3
 8003466:	d302      	bcc.n	800346e <HAL_I2C_IsDeviceReady+0x13a>
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d103      	bne.n	8003476 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	22a0      	movs	r2, #160	; 0xa0
 8003472:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	695b      	ldr	r3, [r3, #20]
 800347c:	f003 0302 	and.w	r3, r3, #2
 8003480:	2b02      	cmp	r3, #2
 8003482:	bf0c      	ite	eq
 8003484:	2301      	moveq	r3, #1
 8003486:	2300      	movne	r3, #0
 8003488:	b2db      	uxtb	r3, r3
 800348a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	695b      	ldr	r3, [r3, #20]
 8003492:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003496:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800349a:	bf0c      	ite	eq
 800349c:	2301      	moveq	r3, #1
 800349e:	2300      	movne	r3, #0
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	2ba0      	cmp	r3, #160	; 0xa0
 80034ae:	d005      	beq.n	80034bc <HAL_I2C_IsDeviceReady+0x188>
 80034b0:	7dfb      	ldrb	r3, [r7, #23]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d102      	bne.n	80034bc <HAL_I2C_IsDeviceReady+0x188>
 80034b6:	7dbb      	ldrb	r3, [r7, #22]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d0cd      	beq.n	8003458 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2220      	movs	r2, #32
 80034c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	695b      	ldr	r3, [r3, #20]
 80034ca:	f003 0302 	and.w	r3, r3, #2
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d129      	bne.n	8003526 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034e0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034e2:	2300      	movs	r3, #0
 80034e4:	613b      	str	r3, [r7, #16]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	695b      	ldr	r3, [r3, #20]
 80034ec:	613b      	str	r3, [r7, #16]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	699b      	ldr	r3, [r3, #24]
 80034f4:	613b      	str	r3, [r7, #16]
 80034f6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	9300      	str	r3, [sp, #0]
 80034fc:	2319      	movs	r3, #25
 80034fe:	2201      	movs	r2, #1
 8003500:	4921      	ldr	r1, [pc, #132]	; (8003588 <HAL_I2C_IsDeviceReady+0x254>)
 8003502:	68f8      	ldr	r0, [r7, #12]
 8003504:	f000 f9c2 	bl	800388c <I2C_WaitOnFlagUntilTimeout>
 8003508:	4603      	mov	r3, r0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d001      	beq.n	8003512 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e036      	b.n	8003580 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2220      	movs	r2, #32
 8003516:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003522:	2300      	movs	r3, #0
 8003524:	e02c      	b.n	8003580 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003534:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800353e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	9300      	str	r3, [sp, #0]
 8003544:	2319      	movs	r3, #25
 8003546:	2201      	movs	r2, #1
 8003548:	490f      	ldr	r1, [pc, #60]	; (8003588 <HAL_I2C_IsDeviceReady+0x254>)
 800354a:	68f8      	ldr	r0, [r7, #12]
 800354c:	f000 f99e 	bl	800388c <I2C_WaitOnFlagUntilTimeout>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d001      	beq.n	800355a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e012      	b.n	8003580 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	3301      	adds	r3, #1
 800355e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	429a      	cmp	r2, r3
 8003566:	f4ff af32 	bcc.w	80033ce <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2220      	movs	r2, #32
 800356e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e000      	b.n	8003580 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800357e:	2302      	movs	r3, #2
  }
}
 8003580:	4618      	mov	r0, r3
 8003582:	3720      	adds	r7, #32
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	00100002 	.word	0x00100002
 800358c:	ffff0000 	.word	0xffff0000

08003590 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b088      	sub	sp, #32
 8003594:	af02      	add	r7, sp, #8
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	4608      	mov	r0, r1
 800359a:	4611      	mov	r1, r2
 800359c:	461a      	mov	r2, r3
 800359e:	4603      	mov	r3, r0
 80035a0:	817b      	strh	r3, [r7, #10]
 80035a2:	460b      	mov	r3, r1
 80035a4:	813b      	strh	r3, [r7, #8]
 80035a6:	4613      	mov	r3, r2
 80035a8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80035b8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80035ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035bc:	9300      	str	r3, [sp, #0]
 80035be:	6a3b      	ldr	r3, [r7, #32]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80035c6:	68f8      	ldr	r0, [r7, #12]
 80035c8:	f000 f960 	bl	800388c <I2C_WaitOnFlagUntilTimeout>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00d      	beq.n	80035ee <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035e0:	d103      	bne.n	80035ea <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035e8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80035ea:	2303      	movs	r3, #3
 80035ec:	e05f      	b.n	80036ae <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80035ee:	897b      	ldrh	r3, [r7, #10]
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	461a      	mov	r2, r3
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80035fc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003600:	6a3a      	ldr	r2, [r7, #32]
 8003602:	492d      	ldr	r1, [pc, #180]	; (80036b8 <I2C_RequestMemoryWrite+0x128>)
 8003604:	68f8      	ldr	r0, [r7, #12]
 8003606:	f000 f998 	bl	800393a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d001      	beq.n	8003614 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e04c      	b.n	80036ae <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003614:	2300      	movs	r3, #0
 8003616:	617b      	str	r3, [r7, #20]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	695b      	ldr	r3, [r3, #20]
 800361e:	617b      	str	r3, [r7, #20]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	617b      	str	r3, [r7, #20]
 8003628:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800362a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800362c:	6a39      	ldr	r1, [r7, #32]
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f000 fa02 	bl	8003a38 <I2C_WaitOnTXEFlagUntilTimeout>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00d      	beq.n	8003656 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363e:	2b04      	cmp	r3, #4
 8003640:	d107      	bne.n	8003652 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003650:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e02b      	b.n	80036ae <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003656:	88fb      	ldrh	r3, [r7, #6]
 8003658:	2b01      	cmp	r3, #1
 800365a:	d105      	bne.n	8003668 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800365c:	893b      	ldrh	r3, [r7, #8]
 800365e:	b2da      	uxtb	r2, r3
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	611a      	str	r2, [r3, #16]
 8003666:	e021      	b.n	80036ac <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003668:	893b      	ldrh	r3, [r7, #8]
 800366a:	0a1b      	lsrs	r3, r3, #8
 800366c:	b29b      	uxth	r3, r3
 800366e:	b2da      	uxtb	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003676:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003678:	6a39      	ldr	r1, [r7, #32]
 800367a:	68f8      	ldr	r0, [r7, #12]
 800367c:	f000 f9dc 	bl	8003a38 <I2C_WaitOnTXEFlagUntilTimeout>
 8003680:	4603      	mov	r3, r0
 8003682:	2b00      	cmp	r3, #0
 8003684:	d00d      	beq.n	80036a2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368a:	2b04      	cmp	r3, #4
 800368c:	d107      	bne.n	800369e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800369c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e005      	b.n	80036ae <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80036a2:	893b      	ldrh	r3, [r7, #8]
 80036a4:	b2da      	uxtb	r2, r3
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80036ac:	2300      	movs	r3, #0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3718      	adds	r7, #24
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	bf00      	nop
 80036b8:	00010002 	.word	0x00010002

080036bc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b088      	sub	sp, #32
 80036c0:	af02      	add	r7, sp, #8
 80036c2:	60f8      	str	r0, [r7, #12]
 80036c4:	4608      	mov	r0, r1
 80036c6:	4611      	mov	r1, r2
 80036c8:	461a      	mov	r2, r3
 80036ca:	4603      	mov	r3, r0
 80036cc:	817b      	strh	r3, [r7, #10]
 80036ce:	460b      	mov	r3, r1
 80036d0:	813b      	strh	r3, [r7, #8]
 80036d2:	4613      	mov	r3, r2
 80036d4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80036e4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036f4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f8:	9300      	str	r3, [sp, #0]
 80036fa:	6a3b      	ldr	r3, [r7, #32]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003702:	68f8      	ldr	r0, [r7, #12]
 8003704:	f000 f8c2 	bl	800388c <I2C_WaitOnFlagUntilTimeout>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d00d      	beq.n	800372a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003718:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800371c:	d103      	bne.n	8003726 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003724:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e0aa      	b.n	8003880 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800372a:	897b      	ldrh	r3, [r7, #10]
 800372c:	b2db      	uxtb	r3, r3
 800372e:	461a      	mov	r2, r3
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003738:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800373a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373c:	6a3a      	ldr	r2, [r7, #32]
 800373e:	4952      	ldr	r1, [pc, #328]	; (8003888 <I2C_RequestMemoryRead+0x1cc>)
 8003740:	68f8      	ldr	r0, [r7, #12]
 8003742:	f000 f8fa 	bl	800393a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003746:	4603      	mov	r3, r0
 8003748:	2b00      	cmp	r3, #0
 800374a:	d001      	beq.n	8003750 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e097      	b.n	8003880 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003750:	2300      	movs	r3, #0
 8003752:	617b      	str	r3, [r7, #20]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	617b      	str	r3, [r7, #20]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	699b      	ldr	r3, [r3, #24]
 8003762:	617b      	str	r3, [r7, #20]
 8003764:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003766:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003768:	6a39      	ldr	r1, [r7, #32]
 800376a:	68f8      	ldr	r0, [r7, #12]
 800376c:	f000 f964 	bl	8003a38 <I2C_WaitOnTXEFlagUntilTimeout>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d00d      	beq.n	8003792 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377a:	2b04      	cmp	r3, #4
 800377c:	d107      	bne.n	800378e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800378c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e076      	b.n	8003880 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003792:	88fb      	ldrh	r3, [r7, #6]
 8003794:	2b01      	cmp	r3, #1
 8003796:	d105      	bne.n	80037a4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003798:	893b      	ldrh	r3, [r7, #8]
 800379a:	b2da      	uxtb	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	611a      	str	r2, [r3, #16]
 80037a2:	e021      	b.n	80037e8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80037a4:	893b      	ldrh	r3, [r7, #8]
 80037a6:	0a1b      	lsrs	r3, r3, #8
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	b2da      	uxtb	r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037b4:	6a39      	ldr	r1, [r7, #32]
 80037b6:	68f8      	ldr	r0, [r7, #12]
 80037b8:	f000 f93e 	bl	8003a38 <I2C_WaitOnTXEFlagUntilTimeout>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d00d      	beq.n	80037de <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c6:	2b04      	cmp	r3, #4
 80037c8:	d107      	bne.n	80037da <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037d8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e050      	b.n	8003880 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80037de:	893b      	ldrh	r3, [r7, #8]
 80037e0:	b2da      	uxtb	r2, r3
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037ea:	6a39      	ldr	r1, [r7, #32]
 80037ec:	68f8      	ldr	r0, [r7, #12]
 80037ee:	f000 f923 	bl	8003a38 <I2C_WaitOnTXEFlagUntilTimeout>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d00d      	beq.n	8003814 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fc:	2b04      	cmp	r3, #4
 80037fe:	d107      	bne.n	8003810 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800380e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e035      	b.n	8003880 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003822:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003826:	9300      	str	r3, [sp, #0]
 8003828:	6a3b      	ldr	r3, [r7, #32]
 800382a:	2200      	movs	r2, #0
 800382c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003830:	68f8      	ldr	r0, [r7, #12]
 8003832:	f000 f82b 	bl	800388c <I2C_WaitOnFlagUntilTimeout>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d00d      	beq.n	8003858 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003846:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800384a:	d103      	bne.n	8003854 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003852:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e013      	b.n	8003880 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003858:	897b      	ldrh	r3, [r7, #10]
 800385a:	b2db      	uxtb	r3, r3
 800385c:	f043 0301 	orr.w	r3, r3, #1
 8003860:	b2da      	uxtb	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386a:	6a3a      	ldr	r2, [r7, #32]
 800386c:	4906      	ldr	r1, [pc, #24]	; (8003888 <I2C_RequestMemoryRead+0x1cc>)
 800386e:	68f8      	ldr	r0, [r7, #12]
 8003870:	f000 f863 	bl	800393a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003874:	4603      	mov	r3, r0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d001      	beq.n	800387e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e000      	b.n	8003880 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800387e:	2300      	movs	r3, #0
}
 8003880:	4618      	mov	r0, r3
 8003882:	3718      	adds	r7, #24
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	00010002 	.word	0x00010002

0800388c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	60f8      	str	r0, [r7, #12]
 8003894:	60b9      	str	r1, [r7, #8]
 8003896:	603b      	str	r3, [r7, #0]
 8003898:	4613      	mov	r3, r2
 800389a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800389c:	e025      	b.n	80038ea <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80038a4:	d021      	beq.n	80038ea <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038a6:	f7fe fd71 	bl	800238c <HAL_GetTick>
 80038aa:	4602      	mov	r2, r0
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	1ad3      	subs	r3, r2, r3
 80038b0:	683a      	ldr	r2, [r7, #0]
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d302      	bcc.n	80038bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d116      	bne.n	80038ea <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2200      	movs	r2, #0
 80038c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2220      	movs	r2, #32
 80038c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d6:	f043 0220 	orr.w	r2, r3, #32
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e023      	b.n	8003932 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	0c1b      	lsrs	r3, r3, #16
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d10d      	bne.n	8003910 <I2C_WaitOnFlagUntilTimeout+0x84>
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	43da      	mvns	r2, r3
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	4013      	ands	r3, r2
 8003900:	b29b      	uxth	r3, r3
 8003902:	2b00      	cmp	r3, #0
 8003904:	bf0c      	ite	eq
 8003906:	2301      	moveq	r3, #1
 8003908:	2300      	movne	r3, #0
 800390a:	b2db      	uxtb	r3, r3
 800390c:	461a      	mov	r2, r3
 800390e:	e00c      	b.n	800392a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	699b      	ldr	r3, [r3, #24]
 8003916:	43da      	mvns	r2, r3
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	4013      	ands	r3, r2
 800391c:	b29b      	uxth	r3, r3
 800391e:	2b00      	cmp	r3, #0
 8003920:	bf0c      	ite	eq
 8003922:	2301      	moveq	r3, #1
 8003924:	2300      	movne	r3, #0
 8003926:	b2db      	uxtb	r3, r3
 8003928:	461a      	mov	r2, r3
 800392a:	79fb      	ldrb	r3, [r7, #7]
 800392c:	429a      	cmp	r2, r3
 800392e:	d0b6      	beq.n	800389e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003930:	2300      	movs	r3, #0
}
 8003932:	4618      	mov	r0, r3
 8003934:	3710      	adds	r7, #16
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}

0800393a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800393a:	b580      	push	{r7, lr}
 800393c:	b084      	sub	sp, #16
 800393e:	af00      	add	r7, sp, #0
 8003940:	60f8      	str	r0, [r7, #12]
 8003942:	60b9      	str	r1, [r7, #8]
 8003944:	607a      	str	r2, [r7, #4]
 8003946:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003948:	e051      	b.n	80039ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	695b      	ldr	r3, [r3, #20]
 8003950:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003954:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003958:	d123      	bne.n	80039a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003968:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003972:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2200      	movs	r2, #0
 8003978:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2220      	movs	r2, #32
 800397e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398e:	f043 0204 	orr.w	r2, r3, #4
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e046      	b.n	8003a30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039a8:	d021      	beq.n	80039ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039aa:	f7fe fcef 	bl	800238c <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	687a      	ldr	r2, [r7, #4]
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d302      	bcc.n	80039c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d116      	bne.n	80039ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2200      	movs	r2, #0
 80039c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2220      	movs	r2, #32
 80039ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039da:	f043 0220 	orr.w	r2, r3, #32
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e020      	b.n	8003a30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	0c1b      	lsrs	r3, r3, #16
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d10c      	bne.n	8003a12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	695b      	ldr	r3, [r3, #20]
 80039fe:	43da      	mvns	r2, r3
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	4013      	ands	r3, r2
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	bf14      	ite	ne
 8003a0a:	2301      	movne	r3, #1
 8003a0c:	2300      	moveq	r3, #0
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	e00b      	b.n	8003a2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	43da      	mvns	r2, r3
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	bf14      	ite	ne
 8003a24:	2301      	movne	r3, #1
 8003a26:	2300      	moveq	r3, #0
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d18d      	bne.n	800394a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3710      	adds	r7, #16
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a44:	e02d      	b.n	8003aa2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a46:	68f8      	ldr	r0, [r7, #12]
 8003a48:	f000 f8ce 	bl	8003be8 <I2C_IsAcknowledgeFailed>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d001      	beq.n	8003a56 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e02d      	b.n	8003ab2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a5c:	d021      	beq.n	8003aa2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a5e:	f7fe fc95 	bl	800238c <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	68ba      	ldr	r2, [r7, #8]
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d302      	bcc.n	8003a74 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d116      	bne.n	8003aa2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2200      	movs	r2, #0
 8003a78:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2220      	movs	r2, #32
 8003a7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2200      	movs	r2, #0
 8003a86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8e:	f043 0220 	orr.w	r2, r3, #32
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e007      	b.n	8003ab2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	695b      	ldr	r3, [r3, #20]
 8003aa8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aac:	2b80      	cmp	r3, #128	; 0x80
 8003aae:	d1ca      	bne.n	8003a46 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3710      	adds	r7, #16
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}

08003aba <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003aba:	b580      	push	{r7, lr}
 8003abc:	b084      	sub	sp, #16
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	60f8      	str	r0, [r7, #12]
 8003ac2:	60b9      	str	r1, [r7, #8]
 8003ac4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ac6:	e02d      	b.n	8003b24 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ac8:	68f8      	ldr	r0, [r7, #12]
 8003aca:	f000 f88d 	bl	8003be8 <I2C_IsAcknowledgeFailed>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d001      	beq.n	8003ad8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e02d      	b.n	8003b34 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ade:	d021      	beq.n	8003b24 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ae0:	f7fe fc54 	bl	800238c <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	68ba      	ldr	r2, [r7, #8]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d302      	bcc.n	8003af6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d116      	bne.n	8003b24 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2200      	movs	r2, #0
 8003afa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2220      	movs	r2, #32
 8003b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b10:	f043 0220 	orr.w	r2, r3, #32
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e007      	b.n	8003b34 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	f003 0304 	and.w	r3, r3, #4
 8003b2e:	2b04      	cmp	r3, #4
 8003b30:	d1ca      	bne.n	8003ac8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3710      	adds	r7, #16
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b084      	sub	sp, #16
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b48:	e042      	b.n	8003bd0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	695b      	ldr	r3, [r3, #20]
 8003b50:	f003 0310 	and.w	r3, r3, #16
 8003b54:	2b10      	cmp	r3, #16
 8003b56:	d119      	bne.n	8003b8c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f06f 0210 	mvn.w	r2, #16
 8003b60:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2220      	movs	r2, #32
 8003b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e029      	b.n	8003be0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b8c:	f7fe fbfe 	bl	800238c <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	68ba      	ldr	r2, [r7, #8]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d302      	bcc.n	8003ba2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d116      	bne.n	8003bd0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2220      	movs	r2, #32
 8003bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bbc:	f043 0220 	orr.w	r2, r3, #32
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e007      	b.n	8003be0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bda:	2b40      	cmp	r3, #64	; 0x40
 8003bdc:	d1b5      	bne.n	8003b4a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003bde:	2300      	movs	r3, #0
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3710      	adds	r7, #16
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bfe:	d11b      	bne.n	8003c38 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c08:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2220      	movs	r2, #32
 8003c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c24:	f043 0204 	orr.w	r2, r3, #4
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	e000      	b.n	8003c3a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003c38:	2300      	movs	r3, #0
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	370c      	adds	r7, #12
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
	...

08003c48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d101      	bne.n	8003c5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e267      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f003 0301 	and.w	r3, r3, #1
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d075      	beq.n	8003d52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c66:	4b88      	ldr	r3, [pc, #544]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f003 030c 	and.w	r3, r3, #12
 8003c6e:	2b04      	cmp	r3, #4
 8003c70:	d00c      	beq.n	8003c8c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c72:	4b85      	ldr	r3, [pc, #532]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c7a:	2b08      	cmp	r3, #8
 8003c7c:	d112      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c7e:	4b82      	ldr	r3, [pc, #520]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c8a:	d10b      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c8c:	4b7e      	ldr	r3, [pc, #504]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d05b      	beq.n	8003d50 <HAL_RCC_OscConfig+0x108>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d157      	bne.n	8003d50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e242      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cac:	d106      	bne.n	8003cbc <HAL_RCC_OscConfig+0x74>
 8003cae:	4b76      	ldr	r3, [pc, #472]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a75      	ldr	r2, [pc, #468]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003cb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cb8:	6013      	str	r3, [r2, #0]
 8003cba:	e01d      	b.n	8003cf8 <HAL_RCC_OscConfig+0xb0>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003cc4:	d10c      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x98>
 8003cc6:	4b70      	ldr	r3, [pc, #448]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a6f      	ldr	r2, [pc, #444]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003ccc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003cd0:	6013      	str	r3, [r2, #0]
 8003cd2:	4b6d      	ldr	r3, [pc, #436]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a6c      	ldr	r2, [pc, #432]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003cd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cdc:	6013      	str	r3, [r2, #0]
 8003cde:	e00b      	b.n	8003cf8 <HAL_RCC_OscConfig+0xb0>
 8003ce0:	4b69      	ldr	r3, [pc, #420]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a68      	ldr	r2, [pc, #416]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003ce6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cea:	6013      	str	r3, [r2, #0]
 8003cec:	4b66      	ldr	r3, [pc, #408]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a65      	ldr	r2, [pc, #404]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003cf2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003cf6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d013      	beq.n	8003d28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d00:	f7fe fb44 	bl	800238c <HAL_GetTick>
 8003d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d06:	e008      	b.n	8003d1a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d08:	f7fe fb40 	bl	800238c <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	2b64      	cmp	r3, #100	; 0x64
 8003d14:	d901      	bls.n	8003d1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e207      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d1a:	4b5b      	ldr	r3, [pc, #364]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d0f0      	beq.n	8003d08 <HAL_RCC_OscConfig+0xc0>
 8003d26:	e014      	b.n	8003d52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d28:	f7fe fb30 	bl	800238c <HAL_GetTick>
 8003d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d2e:	e008      	b.n	8003d42 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d30:	f7fe fb2c 	bl	800238c <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	2b64      	cmp	r3, #100	; 0x64
 8003d3c:	d901      	bls.n	8003d42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d3e:	2303      	movs	r3, #3
 8003d40:	e1f3      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d42:	4b51      	ldr	r3, [pc, #324]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d1f0      	bne.n	8003d30 <HAL_RCC_OscConfig+0xe8>
 8003d4e:	e000      	b.n	8003d52 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d063      	beq.n	8003e26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d5e:	4b4a      	ldr	r3, [pc, #296]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f003 030c 	and.w	r3, r3, #12
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00b      	beq.n	8003d82 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d6a:	4b47      	ldr	r3, [pc, #284]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d72:	2b08      	cmp	r3, #8
 8003d74:	d11c      	bne.n	8003db0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d76:	4b44      	ldr	r3, [pc, #272]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d116      	bne.n	8003db0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d82:	4b41      	ldr	r3, [pc, #260]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0302 	and.w	r3, r3, #2
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d005      	beq.n	8003d9a <HAL_RCC_OscConfig+0x152>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d001      	beq.n	8003d9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e1c7      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d9a:	4b3b      	ldr	r3, [pc, #236]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	691b      	ldr	r3, [r3, #16]
 8003da6:	00db      	lsls	r3, r3, #3
 8003da8:	4937      	ldr	r1, [pc, #220]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dae:	e03a      	b.n	8003e26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d020      	beq.n	8003dfa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003db8:	4b34      	ldr	r3, [pc, #208]	; (8003e8c <HAL_RCC_OscConfig+0x244>)
 8003dba:	2201      	movs	r2, #1
 8003dbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dbe:	f7fe fae5 	bl	800238c <HAL_GetTick>
 8003dc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dc4:	e008      	b.n	8003dd8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dc6:	f7fe fae1 	bl	800238c <HAL_GetTick>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	2b02      	cmp	r3, #2
 8003dd2:	d901      	bls.n	8003dd8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	e1a8      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dd8:	4b2b      	ldr	r3, [pc, #172]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d0f0      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003de4:	4b28      	ldr	r3, [pc, #160]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	691b      	ldr	r3, [r3, #16]
 8003df0:	00db      	lsls	r3, r3, #3
 8003df2:	4925      	ldr	r1, [pc, #148]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	600b      	str	r3, [r1, #0]
 8003df8:	e015      	b.n	8003e26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dfa:	4b24      	ldr	r3, [pc, #144]	; (8003e8c <HAL_RCC_OscConfig+0x244>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e00:	f7fe fac4 	bl	800238c <HAL_GetTick>
 8003e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e06:	e008      	b.n	8003e1a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e08:	f7fe fac0 	bl	800238c <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	d901      	bls.n	8003e1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e187      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e1a:	4b1b      	ldr	r3, [pc, #108]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d1f0      	bne.n	8003e08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0308 	and.w	r3, r3, #8
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d036      	beq.n	8003ea0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	695b      	ldr	r3, [r3, #20]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d016      	beq.n	8003e68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e3a:	4b15      	ldr	r3, [pc, #84]	; (8003e90 <HAL_RCC_OscConfig+0x248>)
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e40:	f7fe faa4 	bl	800238c <HAL_GetTick>
 8003e44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e46:	e008      	b.n	8003e5a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e48:	f7fe faa0 	bl	800238c <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e167      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e5a:	4b0b      	ldr	r3, [pc, #44]	; (8003e88 <HAL_RCC_OscConfig+0x240>)
 8003e5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e5e:	f003 0302 	and.w	r3, r3, #2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d0f0      	beq.n	8003e48 <HAL_RCC_OscConfig+0x200>
 8003e66:	e01b      	b.n	8003ea0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e68:	4b09      	ldr	r3, [pc, #36]	; (8003e90 <HAL_RCC_OscConfig+0x248>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e6e:	f7fe fa8d 	bl	800238c <HAL_GetTick>
 8003e72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e74:	e00e      	b.n	8003e94 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e76:	f7fe fa89 	bl	800238c <HAL_GetTick>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d907      	bls.n	8003e94 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e150      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
 8003e88:	40023800 	.word	0x40023800
 8003e8c:	42470000 	.word	0x42470000
 8003e90:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e94:	4b88      	ldr	r3, [pc, #544]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003e96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e98:	f003 0302 	and.w	r3, r3, #2
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d1ea      	bne.n	8003e76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0304 	and.w	r3, r3, #4
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f000 8097 	beq.w	8003fdc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eb2:	4b81      	ldr	r3, [pc, #516]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d10f      	bne.n	8003ede <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	60bb      	str	r3, [r7, #8]
 8003ec2:	4b7d      	ldr	r3, [pc, #500]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec6:	4a7c      	ldr	r2, [pc, #496]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003ec8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ecc:	6413      	str	r3, [r2, #64]	; 0x40
 8003ece:	4b7a      	ldr	r3, [pc, #488]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ed6:	60bb      	str	r3, [r7, #8]
 8003ed8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003eda:	2301      	movs	r3, #1
 8003edc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ede:	4b77      	ldr	r3, [pc, #476]	; (80040bc <HAL_RCC_OscConfig+0x474>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d118      	bne.n	8003f1c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003eea:	4b74      	ldr	r3, [pc, #464]	; (80040bc <HAL_RCC_OscConfig+0x474>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a73      	ldr	r2, [pc, #460]	; (80040bc <HAL_RCC_OscConfig+0x474>)
 8003ef0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ef4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ef6:	f7fe fa49 	bl	800238c <HAL_GetTick>
 8003efa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003efc:	e008      	b.n	8003f10 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003efe:	f7fe fa45 	bl	800238c <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d901      	bls.n	8003f10 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e10c      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f10:	4b6a      	ldr	r3, [pc, #424]	; (80040bc <HAL_RCC_OscConfig+0x474>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d0f0      	beq.n	8003efe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d106      	bne.n	8003f32 <HAL_RCC_OscConfig+0x2ea>
 8003f24:	4b64      	ldr	r3, [pc, #400]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f28:	4a63      	ldr	r2, [pc, #396]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f2a:	f043 0301 	orr.w	r3, r3, #1
 8003f2e:	6713      	str	r3, [r2, #112]	; 0x70
 8003f30:	e01c      	b.n	8003f6c <HAL_RCC_OscConfig+0x324>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	2b05      	cmp	r3, #5
 8003f38:	d10c      	bne.n	8003f54 <HAL_RCC_OscConfig+0x30c>
 8003f3a:	4b5f      	ldr	r3, [pc, #380]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f3e:	4a5e      	ldr	r2, [pc, #376]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f40:	f043 0304 	orr.w	r3, r3, #4
 8003f44:	6713      	str	r3, [r2, #112]	; 0x70
 8003f46:	4b5c      	ldr	r3, [pc, #368]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f4a:	4a5b      	ldr	r2, [pc, #364]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f4c:	f043 0301 	orr.w	r3, r3, #1
 8003f50:	6713      	str	r3, [r2, #112]	; 0x70
 8003f52:	e00b      	b.n	8003f6c <HAL_RCC_OscConfig+0x324>
 8003f54:	4b58      	ldr	r3, [pc, #352]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f58:	4a57      	ldr	r2, [pc, #348]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f5a:	f023 0301 	bic.w	r3, r3, #1
 8003f5e:	6713      	str	r3, [r2, #112]	; 0x70
 8003f60:	4b55      	ldr	r3, [pc, #340]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f64:	4a54      	ldr	r2, [pc, #336]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f66:	f023 0304 	bic.w	r3, r3, #4
 8003f6a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d015      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f74:	f7fe fa0a 	bl	800238c <HAL_GetTick>
 8003f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f7a:	e00a      	b.n	8003f92 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f7c:	f7fe fa06 	bl	800238c <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d901      	bls.n	8003f92 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e0cb      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f92:	4b49      	ldr	r3, [pc, #292]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003f94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f96:	f003 0302 	and.w	r3, r3, #2
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d0ee      	beq.n	8003f7c <HAL_RCC_OscConfig+0x334>
 8003f9e:	e014      	b.n	8003fca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fa0:	f7fe f9f4 	bl	800238c <HAL_GetTick>
 8003fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fa6:	e00a      	b.n	8003fbe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fa8:	f7fe f9f0 	bl	800238c <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e0b5      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fbe:	4b3e      	ldr	r3, [pc, #248]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1ee      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fca:	7dfb      	ldrb	r3, [r7, #23]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d105      	bne.n	8003fdc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fd0:	4b39      	ldr	r3, [pc, #228]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd4:	4a38      	ldr	r2, [pc, #224]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003fd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fda:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	699b      	ldr	r3, [r3, #24]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	f000 80a1 	beq.w	8004128 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003fe6:	4b34      	ldr	r3, [pc, #208]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	f003 030c 	and.w	r3, r3, #12
 8003fee:	2b08      	cmp	r3, #8
 8003ff0:	d05c      	beq.n	80040ac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	699b      	ldr	r3, [r3, #24]
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d141      	bne.n	800407e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ffa:	4b31      	ldr	r3, [pc, #196]	; (80040c0 <HAL_RCC_OscConfig+0x478>)
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004000:	f7fe f9c4 	bl	800238c <HAL_GetTick>
 8004004:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004006:	e008      	b.n	800401a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004008:	f7fe f9c0 	bl	800238c <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	2b02      	cmp	r3, #2
 8004014:	d901      	bls.n	800401a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e087      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800401a:	4b27      	ldr	r3, [pc, #156]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d1f0      	bne.n	8004008 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	69da      	ldr	r2, [r3, #28]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a1b      	ldr	r3, [r3, #32]
 800402e:	431a      	orrs	r2, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004034:	019b      	lsls	r3, r3, #6
 8004036:	431a      	orrs	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800403c:	085b      	lsrs	r3, r3, #1
 800403e:	3b01      	subs	r3, #1
 8004040:	041b      	lsls	r3, r3, #16
 8004042:	431a      	orrs	r2, r3
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004048:	061b      	lsls	r3, r3, #24
 800404a:	491b      	ldr	r1, [pc, #108]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 800404c:	4313      	orrs	r3, r2
 800404e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004050:	4b1b      	ldr	r3, [pc, #108]	; (80040c0 <HAL_RCC_OscConfig+0x478>)
 8004052:	2201      	movs	r2, #1
 8004054:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004056:	f7fe f999 	bl	800238c <HAL_GetTick>
 800405a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800405c:	e008      	b.n	8004070 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800405e:	f7fe f995 	bl	800238c <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	2b02      	cmp	r3, #2
 800406a:	d901      	bls.n	8004070 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	e05c      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004070:	4b11      	ldr	r3, [pc, #68]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004078:	2b00      	cmp	r3, #0
 800407a:	d0f0      	beq.n	800405e <HAL_RCC_OscConfig+0x416>
 800407c:	e054      	b.n	8004128 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800407e:	4b10      	ldr	r3, [pc, #64]	; (80040c0 <HAL_RCC_OscConfig+0x478>)
 8004080:	2200      	movs	r2, #0
 8004082:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004084:	f7fe f982 	bl	800238c <HAL_GetTick>
 8004088:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800408a:	e008      	b.n	800409e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800408c:	f7fe f97e 	bl	800238c <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	2b02      	cmp	r3, #2
 8004098:	d901      	bls.n	800409e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e045      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800409e:	4b06      	ldr	r3, [pc, #24]	; (80040b8 <HAL_RCC_OscConfig+0x470>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d1f0      	bne.n	800408c <HAL_RCC_OscConfig+0x444>
 80040aa:	e03d      	b.n	8004128 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	699b      	ldr	r3, [r3, #24]
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d107      	bne.n	80040c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e038      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
 80040b8:	40023800 	.word	0x40023800
 80040bc:	40007000 	.word	0x40007000
 80040c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80040c4:	4b1b      	ldr	r3, [pc, #108]	; (8004134 <HAL_RCC_OscConfig+0x4ec>)
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d028      	beq.n	8004124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040dc:	429a      	cmp	r2, r3
 80040de:	d121      	bne.n	8004124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d11a      	bne.n	8004124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040ee:	68fa      	ldr	r2, [r7, #12]
 80040f0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80040f4:	4013      	ands	r3, r2
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80040fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d111      	bne.n	8004124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800410a:	085b      	lsrs	r3, r3, #1
 800410c:	3b01      	subs	r3, #1
 800410e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004110:	429a      	cmp	r2, r3
 8004112:	d107      	bne.n	8004124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800411e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004120:	429a      	cmp	r2, r3
 8004122:	d001      	beq.n	8004128 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e000      	b.n	800412a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3718      	adds	r7, #24
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
 8004132:	bf00      	nop
 8004134:	40023800 	.word	0x40023800

08004138 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d101      	bne.n	800414c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e0cc      	b.n	80042e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800414c:	4b68      	ldr	r3, [pc, #416]	; (80042f0 <HAL_RCC_ClockConfig+0x1b8>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0307 	and.w	r3, r3, #7
 8004154:	683a      	ldr	r2, [r7, #0]
 8004156:	429a      	cmp	r2, r3
 8004158:	d90c      	bls.n	8004174 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800415a:	4b65      	ldr	r3, [pc, #404]	; (80042f0 <HAL_RCC_ClockConfig+0x1b8>)
 800415c:	683a      	ldr	r2, [r7, #0]
 800415e:	b2d2      	uxtb	r2, r2
 8004160:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004162:	4b63      	ldr	r3, [pc, #396]	; (80042f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0307 	and.w	r3, r3, #7
 800416a:	683a      	ldr	r2, [r7, #0]
 800416c:	429a      	cmp	r2, r3
 800416e:	d001      	beq.n	8004174 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	e0b8      	b.n	80042e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0302 	and.w	r3, r3, #2
 800417c:	2b00      	cmp	r3, #0
 800417e:	d020      	beq.n	80041c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0304 	and.w	r3, r3, #4
 8004188:	2b00      	cmp	r3, #0
 800418a:	d005      	beq.n	8004198 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800418c:	4b59      	ldr	r3, [pc, #356]	; (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	4a58      	ldr	r2, [pc, #352]	; (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004192:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004196:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 0308 	and.w	r3, r3, #8
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d005      	beq.n	80041b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041a4:	4b53      	ldr	r3, [pc, #332]	; (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	4a52      	ldr	r2, [pc, #328]	; (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 80041aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80041ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041b0:	4b50      	ldr	r3, [pc, #320]	; (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	494d      	ldr	r1, [pc, #308]	; (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 80041be:	4313      	orrs	r3, r2
 80041c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 0301 	and.w	r3, r3, #1
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d044      	beq.n	8004258 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	d107      	bne.n	80041e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041d6:	4b47      	ldr	r3, [pc, #284]	; (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d119      	bne.n	8004216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e07f      	b.n	80042e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d003      	beq.n	80041f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041f2:	2b03      	cmp	r3, #3
 80041f4:	d107      	bne.n	8004206 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041f6:	4b3f      	ldr	r3, [pc, #252]	; (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d109      	bne.n	8004216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e06f      	b.n	80042e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004206:	4b3b      	ldr	r3, [pc, #236]	; (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d101      	bne.n	8004216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e067      	b.n	80042e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004216:	4b37      	ldr	r3, [pc, #220]	; (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	f023 0203 	bic.w	r2, r3, #3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	4934      	ldr	r1, [pc, #208]	; (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004224:	4313      	orrs	r3, r2
 8004226:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004228:	f7fe f8b0 	bl	800238c <HAL_GetTick>
 800422c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800422e:	e00a      	b.n	8004246 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004230:	f7fe f8ac 	bl	800238c <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	f241 3288 	movw	r2, #5000	; 0x1388
 800423e:	4293      	cmp	r3, r2
 8004240:	d901      	bls.n	8004246 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e04f      	b.n	80042e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004246:	4b2b      	ldr	r3, [pc, #172]	; (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	f003 020c 	and.w	r2, r3, #12
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	429a      	cmp	r2, r3
 8004256:	d1eb      	bne.n	8004230 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004258:	4b25      	ldr	r3, [pc, #148]	; (80042f0 <HAL_RCC_ClockConfig+0x1b8>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0307 	and.w	r3, r3, #7
 8004260:	683a      	ldr	r2, [r7, #0]
 8004262:	429a      	cmp	r2, r3
 8004264:	d20c      	bcs.n	8004280 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004266:	4b22      	ldr	r3, [pc, #136]	; (80042f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004268:	683a      	ldr	r2, [r7, #0]
 800426a:	b2d2      	uxtb	r2, r2
 800426c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800426e:	4b20      	ldr	r3, [pc, #128]	; (80042f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0307 	and.w	r3, r3, #7
 8004276:	683a      	ldr	r2, [r7, #0]
 8004278:	429a      	cmp	r2, r3
 800427a:	d001      	beq.n	8004280 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e032      	b.n	80042e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0304 	and.w	r3, r3, #4
 8004288:	2b00      	cmp	r3, #0
 800428a:	d008      	beq.n	800429e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800428c:	4b19      	ldr	r3, [pc, #100]	; (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	4916      	ldr	r1, [pc, #88]	; (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 800429a:	4313      	orrs	r3, r2
 800429c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 0308 	and.w	r3, r3, #8
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d009      	beq.n	80042be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042aa:	4b12      	ldr	r3, [pc, #72]	; (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	691b      	ldr	r3, [r3, #16]
 80042b6:	00db      	lsls	r3, r3, #3
 80042b8:	490e      	ldr	r1, [pc, #56]	; (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80042be:	f000 f821 	bl	8004304 <HAL_RCC_GetSysClockFreq>
 80042c2:	4602      	mov	r2, r0
 80042c4:	4b0b      	ldr	r3, [pc, #44]	; (80042f4 <HAL_RCC_ClockConfig+0x1bc>)
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	091b      	lsrs	r3, r3, #4
 80042ca:	f003 030f 	and.w	r3, r3, #15
 80042ce:	490a      	ldr	r1, [pc, #40]	; (80042f8 <HAL_RCC_ClockConfig+0x1c0>)
 80042d0:	5ccb      	ldrb	r3, [r1, r3]
 80042d2:	fa22 f303 	lsr.w	r3, r2, r3
 80042d6:	4a09      	ldr	r2, [pc, #36]	; (80042fc <HAL_RCC_ClockConfig+0x1c4>)
 80042d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80042da:	4b09      	ldr	r3, [pc, #36]	; (8004300 <HAL_RCC_ClockConfig+0x1c8>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4618      	mov	r0, r3
 80042e0:	f7fe f810 	bl	8002304 <HAL_InitTick>

  return HAL_OK;
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3710      	adds	r7, #16
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	40023c00 	.word	0x40023c00
 80042f4:	40023800 	.word	0x40023800
 80042f8:	08007680 	.word	0x08007680
 80042fc:	20000004 	.word	0x20000004
 8004300:	20000008 	.word	0x20000008

08004304 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004304:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004308:	b090      	sub	sp, #64	; 0x40
 800430a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800430c:	2300      	movs	r3, #0
 800430e:	637b      	str	r3, [r7, #52]	; 0x34
 8004310:	2300      	movs	r3, #0
 8004312:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004314:	2300      	movs	r3, #0
 8004316:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004318:	2300      	movs	r3, #0
 800431a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800431c:	4b59      	ldr	r3, [pc, #356]	; (8004484 <HAL_RCC_GetSysClockFreq+0x180>)
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	f003 030c 	and.w	r3, r3, #12
 8004324:	2b08      	cmp	r3, #8
 8004326:	d00d      	beq.n	8004344 <HAL_RCC_GetSysClockFreq+0x40>
 8004328:	2b08      	cmp	r3, #8
 800432a:	f200 80a1 	bhi.w	8004470 <HAL_RCC_GetSysClockFreq+0x16c>
 800432e:	2b00      	cmp	r3, #0
 8004330:	d002      	beq.n	8004338 <HAL_RCC_GetSysClockFreq+0x34>
 8004332:	2b04      	cmp	r3, #4
 8004334:	d003      	beq.n	800433e <HAL_RCC_GetSysClockFreq+0x3a>
 8004336:	e09b      	b.n	8004470 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004338:	4b53      	ldr	r3, [pc, #332]	; (8004488 <HAL_RCC_GetSysClockFreq+0x184>)
 800433a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800433c:	e09b      	b.n	8004476 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800433e:	4b53      	ldr	r3, [pc, #332]	; (800448c <HAL_RCC_GetSysClockFreq+0x188>)
 8004340:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004342:	e098      	b.n	8004476 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004344:	4b4f      	ldr	r3, [pc, #316]	; (8004484 <HAL_RCC_GetSysClockFreq+0x180>)
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800434c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800434e:	4b4d      	ldr	r3, [pc, #308]	; (8004484 <HAL_RCC_GetSysClockFreq+0x180>)
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d028      	beq.n	80043ac <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800435a:	4b4a      	ldr	r3, [pc, #296]	; (8004484 <HAL_RCC_GetSysClockFreq+0x180>)
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	099b      	lsrs	r3, r3, #6
 8004360:	2200      	movs	r2, #0
 8004362:	623b      	str	r3, [r7, #32]
 8004364:	627a      	str	r2, [r7, #36]	; 0x24
 8004366:	6a3b      	ldr	r3, [r7, #32]
 8004368:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800436c:	2100      	movs	r1, #0
 800436e:	4b47      	ldr	r3, [pc, #284]	; (800448c <HAL_RCC_GetSysClockFreq+0x188>)
 8004370:	fb03 f201 	mul.w	r2, r3, r1
 8004374:	2300      	movs	r3, #0
 8004376:	fb00 f303 	mul.w	r3, r0, r3
 800437a:	4413      	add	r3, r2
 800437c:	4a43      	ldr	r2, [pc, #268]	; (800448c <HAL_RCC_GetSysClockFreq+0x188>)
 800437e:	fba0 1202 	umull	r1, r2, r0, r2
 8004382:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004384:	460a      	mov	r2, r1
 8004386:	62ba      	str	r2, [r7, #40]	; 0x28
 8004388:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800438a:	4413      	add	r3, r2
 800438c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800438e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004390:	2200      	movs	r2, #0
 8004392:	61bb      	str	r3, [r7, #24]
 8004394:	61fa      	str	r2, [r7, #28]
 8004396:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800439a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800439e:	f7fb ff6f 	bl	8000280 <__aeabi_uldivmod>
 80043a2:	4602      	mov	r2, r0
 80043a4:	460b      	mov	r3, r1
 80043a6:	4613      	mov	r3, r2
 80043a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043aa:	e053      	b.n	8004454 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043ac:	4b35      	ldr	r3, [pc, #212]	; (8004484 <HAL_RCC_GetSysClockFreq+0x180>)
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	099b      	lsrs	r3, r3, #6
 80043b2:	2200      	movs	r2, #0
 80043b4:	613b      	str	r3, [r7, #16]
 80043b6:	617a      	str	r2, [r7, #20]
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80043be:	f04f 0b00 	mov.w	fp, #0
 80043c2:	4652      	mov	r2, sl
 80043c4:	465b      	mov	r3, fp
 80043c6:	f04f 0000 	mov.w	r0, #0
 80043ca:	f04f 0100 	mov.w	r1, #0
 80043ce:	0159      	lsls	r1, r3, #5
 80043d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043d4:	0150      	lsls	r0, r2, #5
 80043d6:	4602      	mov	r2, r0
 80043d8:	460b      	mov	r3, r1
 80043da:	ebb2 080a 	subs.w	r8, r2, sl
 80043de:	eb63 090b 	sbc.w	r9, r3, fp
 80043e2:	f04f 0200 	mov.w	r2, #0
 80043e6:	f04f 0300 	mov.w	r3, #0
 80043ea:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80043ee:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80043f2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80043f6:	ebb2 0408 	subs.w	r4, r2, r8
 80043fa:	eb63 0509 	sbc.w	r5, r3, r9
 80043fe:	f04f 0200 	mov.w	r2, #0
 8004402:	f04f 0300 	mov.w	r3, #0
 8004406:	00eb      	lsls	r3, r5, #3
 8004408:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800440c:	00e2      	lsls	r2, r4, #3
 800440e:	4614      	mov	r4, r2
 8004410:	461d      	mov	r5, r3
 8004412:	eb14 030a 	adds.w	r3, r4, sl
 8004416:	603b      	str	r3, [r7, #0]
 8004418:	eb45 030b 	adc.w	r3, r5, fp
 800441c:	607b      	str	r3, [r7, #4]
 800441e:	f04f 0200 	mov.w	r2, #0
 8004422:	f04f 0300 	mov.w	r3, #0
 8004426:	e9d7 4500 	ldrd	r4, r5, [r7]
 800442a:	4629      	mov	r1, r5
 800442c:	028b      	lsls	r3, r1, #10
 800442e:	4621      	mov	r1, r4
 8004430:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004434:	4621      	mov	r1, r4
 8004436:	028a      	lsls	r2, r1, #10
 8004438:	4610      	mov	r0, r2
 800443a:	4619      	mov	r1, r3
 800443c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800443e:	2200      	movs	r2, #0
 8004440:	60bb      	str	r3, [r7, #8]
 8004442:	60fa      	str	r2, [r7, #12]
 8004444:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004448:	f7fb ff1a 	bl	8000280 <__aeabi_uldivmod>
 800444c:	4602      	mov	r2, r0
 800444e:	460b      	mov	r3, r1
 8004450:	4613      	mov	r3, r2
 8004452:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004454:	4b0b      	ldr	r3, [pc, #44]	; (8004484 <HAL_RCC_GetSysClockFreq+0x180>)
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	0c1b      	lsrs	r3, r3, #16
 800445a:	f003 0303 	and.w	r3, r3, #3
 800445e:	3301      	adds	r3, #1
 8004460:	005b      	lsls	r3, r3, #1
 8004462:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004464:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004468:	fbb2 f3f3 	udiv	r3, r2, r3
 800446c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800446e:	e002      	b.n	8004476 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004470:	4b05      	ldr	r3, [pc, #20]	; (8004488 <HAL_RCC_GetSysClockFreq+0x184>)
 8004472:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004474:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004478:	4618      	mov	r0, r3
 800447a:	3740      	adds	r7, #64	; 0x40
 800447c:	46bd      	mov	sp, r7
 800447e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004482:	bf00      	nop
 8004484:	40023800 	.word	0x40023800
 8004488:	00f42400 	.word	0x00f42400
 800448c:	017d7840 	.word	0x017d7840

08004490 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004490:	b480      	push	{r7}
 8004492:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004494:	4b03      	ldr	r3, [pc, #12]	; (80044a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004496:	681b      	ldr	r3, [r3, #0]
}
 8004498:	4618      	mov	r0, r3
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr
 80044a2:	bf00      	nop
 80044a4:	20000004 	.word	0x20000004

080044a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80044ac:	f7ff fff0 	bl	8004490 <HAL_RCC_GetHCLKFreq>
 80044b0:	4602      	mov	r2, r0
 80044b2:	4b05      	ldr	r3, [pc, #20]	; (80044c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	0a9b      	lsrs	r3, r3, #10
 80044b8:	f003 0307 	and.w	r3, r3, #7
 80044bc:	4903      	ldr	r1, [pc, #12]	; (80044cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80044be:	5ccb      	ldrb	r3, [r1, r3]
 80044c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	bd80      	pop	{r7, pc}
 80044c8:	40023800 	.word	0x40023800
 80044cc:	08007690 	.word	0x08007690

080044d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80044d4:	f7ff ffdc 	bl	8004490 <HAL_RCC_GetHCLKFreq>
 80044d8:	4602      	mov	r2, r0
 80044da:	4b05      	ldr	r3, [pc, #20]	; (80044f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	0b5b      	lsrs	r3, r3, #13
 80044e0:	f003 0307 	and.w	r3, r3, #7
 80044e4:	4903      	ldr	r1, [pc, #12]	; (80044f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044e6:	5ccb      	ldrb	r3, [r1, r3]
 80044e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	bd80      	pop	{r7, pc}
 80044f0:	40023800 	.word	0x40023800
 80044f4:	08007690 	.word	0x08007690

080044f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e041      	b.n	800458e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004510:	b2db      	uxtb	r3, r3
 8004512:	2b00      	cmp	r3, #0
 8004514:	d106      	bne.n	8004524 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2200      	movs	r2, #0
 800451a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f7fd fbda 	bl	8001cd8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2202      	movs	r2, #2
 8004528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	3304      	adds	r3, #4
 8004534:	4619      	mov	r1, r3
 8004536:	4610      	mov	r0, r2
 8004538:	f000 fad4 	bl	8004ae4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800458c:	2300      	movs	r3, #0
}
 800458e:	4618      	mov	r0, r3
 8004590:	3708      	adds	r7, #8
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
	...

08004598 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d109      	bne.n	80045bc <HAL_TIM_PWM_Start+0x24>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	bf14      	ite	ne
 80045b4:	2301      	movne	r3, #1
 80045b6:	2300      	moveq	r3, #0
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	e022      	b.n	8004602 <HAL_TIM_PWM_Start+0x6a>
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	2b04      	cmp	r3, #4
 80045c0:	d109      	bne.n	80045d6 <HAL_TIM_PWM_Start+0x3e>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	bf14      	ite	ne
 80045ce:	2301      	movne	r3, #1
 80045d0:	2300      	moveq	r3, #0
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	e015      	b.n	8004602 <HAL_TIM_PWM_Start+0x6a>
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	2b08      	cmp	r3, #8
 80045da:	d109      	bne.n	80045f0 <HAL_TIM_PWM_Start+0x58>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	bf14      	ite	ne
 80045e8:	2301      	movne	r3, #1
 80045ea:	2300      	moveq	r3, #0
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	e008      	b.n	8004602 <HAL_TIM_PWM_Start+0x6a>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	bf14      	ite	ne
 80045fc:	2301      	movne	r3, #1
 80045fe:	2300      	moveq	r3, #0
 8004600:	b2db      	uxtb	r3, r3
 8004602:	2b00      	cmp	r3, #0
 8004604:	d001      	beq.n	800460a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e068      	b.n	80046dc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d104      	bne.n	800461a <HAL_TIM_PWM_Start+0x82>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2202      	movs	r2, #2
 8004614:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004618:	e013      	b.n	8004642 <HAL_TIM_PWM_Start+0xaa>
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	2b04      	cmp	r3, #4
 800461e:	d104      	bne.n	800462a <HAL_TIM_PWM_Start+0x92>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2202      	movs	r2, #2
 8004624:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004628:	e00b      	b.n	8004642 <HAL_TIM_PWM_Start+0xaa>
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	2b08      	cmp	r3, #8
 800462e:	d104      	bne.n	800463a <HAL_TIM_PWM_Start+0xa2>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2202      	movs	r2, #2
 8004634:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004638:	e003      	b.n	8004642 <HAL_TIM_PWM_Start+0xaa>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2202      	movs	r2, #2
 800463e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	2201      	movs	r2, #1
 8004648:	6839      	ldr	r1, [r7, #0]
 800464a:	4618      	mov	r0, r3
 800464c:	f000 fc56 	bl	8004efc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a23      	ldr	r2, [pc, #140]	; (80046e4 <HAL_TIM_PWM_Start+0x14c>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d107      	bne.n	800466a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004668:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a1d      	ldr	r2, [pc, #116]	; (80046e4 <HAL_TIM_PWM_Start+0x14c>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d018      	beq.n	80046a6 <HAL_TIM_PWM_Start+0x10e>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800467c:	d013      	beq.n	80046a6 <HAL_TIM_PWM_Start+0x10e>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a19      	ldr	r2, [pc, #100]	; (80046e8 <HAL_TIM_PWM_Start+0x150>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d00e      	beq.n	80046a6 <HAL_TIM_PWM_Start+0x10e>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a17      	ldr	r2, [pc, #92]	; (80046ec <HAL_TIM_PWM_Start+0x154>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d009      	beq.n	80046a6 <HAL_TIM_PWM_Start+0x10e>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a16      	ldr	r2, [pc, #88]	; (80046f0 <HAL_TIM_PWM_Start+0x158>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d004      	beq.n	80046a6 <HAL_TIM_PWM_Start+0x10e>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a14      	ldr	r2, [pc, #80]	; (80046f4 <HAL_TIM_PWM_Start+0x15c>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d111      	bne.n	80046ca <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f003 0307 	and.w	r3, r3, #7
 80046b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2b06      	cmp	r3, #6
 80046b6:	d010      	beq.n	80046da <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f042 0201 	orr.w	r2, r2, #1
 80046c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046c8:	e007      	b.n	80046da <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f042 0201 	orr.w	r2, r2, #1
 80046d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046da:	2300      	movs	r3, #0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3710      	adds	r7, #16
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}
 80046e4:	40010000 	.word	0x40010000
 80046e8:	40000400 	.word	0x40000400
 80046ec:	40000800 	.word	0x40000800
 80046f0:	40000c00 	.word	0x40000c00
 80046f4:	40014000 	.word	0x40014000

080046f8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b086      	sub	sp, #24
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
 8004700:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d101      	bne.n	800470c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e097      	b.n	800483c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004712:	b2db      	uxtb	r3, r3
 8004714:	2b00      	cmp	r3, #0
 8004716:	d106      	bne.n	8004726 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f7fd fb25 	bl	8001d70 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2202      	movs	r2, #2
 800472a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	6812      	ldr	r2, [r2, #0]
 8004738:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800473c:	f023 0307 	bic.w	r3, r3, #7
 8004740:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	3304      	adds	r3, #4
 800474a:	4619      	mov	r1, r3
 800474c:	4610      	mov	r0, r2
 800474e:	f000 f9c9 	bl	8004ae4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	699b      	ldr	r3, [r3, #24]
 8004760:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	6a1b      	ldr	r3, [r3, #32]
 8004768:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	697a      	ldr	r2, [r7, #20]
 8004770:	4313      	orrs	r3, r2
 8004772:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800477a:	f023 0303 	bic.w	r3, r3, #3
 800477e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	689a      	ldr	r2, [r3, #8]
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	699b      	ldr	r3, [r3, #24]
 8004788:	021b      	lsls	r3, r3, #8
 800478a:	4313      	orrs	r3, r2
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	4313      	orrs	r3, r2
 8004790:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004798:	f023 030c 	bic.w	r3, r3, #12
 800479c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80047a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80047a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	68da      	ldr	r2, [r3, #12]
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	69db      	ldr	r3, [r3, #28]
 80047b2:	021b      	lsls	r3, r3, #8
 80047b4:	4313      	orrs	r3, r2
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	691b      	ldr	r3, [r3, #16]
 80047c0:	011a      	lsls	r2, r3, #4
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	6a1b      	ldr	r3, [r3, #32]
 80047c6:	031b      	lsls	r3, r3, #12
 80047c8:	4313      	orrs	r3, r2
 80047ca:	693a      	ldr	r2, [r7, #16]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80047d6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80047de:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	685a      	ldr	r2, [r3, #4]
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	695b      	ldr	r3, [r3, #20]
 80047e8:	011b      	lsls	r3, r3, #4
 80047ea:	4313      	orrs	r3, r2
 80047ec:	68fa      	ldr	r2, [r7, #12]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	697a      	ldr	r2, [r7, #20]
 80047f8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	693a      	ldr	r2, [r7, #16]
 8004800:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	68fa      	ldr	r2, [r7, #12]
 8004808:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2201      	movs	r2, #1
 800480e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2201      	movs	r2, #1
 800481e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2201      	movs	r2, #1
 8004826:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2201      	movs	r2, #1
 800482e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2201      	movs	r2, #1
 8004836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800483a:	2300      	movs	r3, #0
}
 800483c:	4618      	mov	r0, r3
 800483e:	3718      	adds	r7, #24
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}

08004844 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004854:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800485c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004864:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800486c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d110      	bne.n	8004896 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004874:	7bfb      	ldrb	r3, [r7, #15]
 8004876:	2b01      	cmp	r3, #1
 8004878:	d102      	bne.n	8004880 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800487a:	7b7b      	ldrb	r3, [r7, #13]
 800487c:	2b01      	cmp	r3, #1
 800487e:	d001      	beq.n	8004884 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	e069      	b.n	8004958 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2202      	movs	r2, #2
 8004888:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2202      	movs	r2, #2
 8004890:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004894:	e031      	b.n	80048fa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	2b04      	cmp	r3, #4
 800489a:	d110      	bne.n	80048be <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800489c:	7bbb      	ldrb	r3, [r7, #14]
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d102      	bne.n	80048a8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80048a2:	7b3b      	ldrb	r3, [r7, #12]
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d001      	beq.n	80048ac <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e055      	b.n	8004958 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2202      	movs	r2, #2
 80048b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2202      	movs	r2, #2
 80048b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80048bc:	e01d      	b.n	80048fa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80048be:	7bfb      	ldrb	r3, [r7, #15]
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d108      	bne.n	80048d6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80048c4:	7bbb      	ldrb	r3, [r7, #14]
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d105      	bne.n	80048d6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80048ca:	7b7b      	ldrb	r3, [r7, #13]
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d102      	bne.n	80048d6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80048d0:	7b3b      	ldrb	r3, [r7, #12]
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d001      	beq.n	80048da <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e03e      	b.n	8004958 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2202      	movs	r2, #2
 80048de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2202      	movs	r2, #2
 80048e6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2202      	movs	r2, #2
 80048ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2202      	movs	r2, #2
 80048f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d003      	beq.n	8004908 <HAL_TIM_Encoder_Start+0xc4>
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	2b04      	cmp	r3, #4
 8004904:	d008      	beq.n	8004918 <HAL_TIM_Encoder_Start+0xd4>
 8004906:	e00f      	b.n	8004928 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2201      	movs	r2, #1
 800490e:	2100      	movs	r1, #0
 8004910:	4618      	mov	r0, r3
 8004912:	f000 faf3 	bl	8004efc <TIM_CCxChannelCmd>
      break;
 8004916:	e016      	b.n	8004946 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2201      	movs	r2, #1
 800491e:	2104      	movs	r1, #4
 8004920:	4618      	mov	r0, r3
 8004922:	f000 faeb 	bl	8004efc <TIM_CCxChannelCmd>
      break;
 8004926:	e00e      	b.n	8004946 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2201      	movs	r2, #1
 800492e:	2100      	movs	r1, #0
 8004930:	4618      	mov	r0, r3
 8004932:	f000 fae3 	bl	8004efc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	2201      	movs	r2, #1
 800493c:	2104      	movs	r1, #4
 800493e:	4618      	mov	r0, r3
 8004940:	f000 fadc 	bl	8004efc <TIM_CCxChannelCmd>
      break;
 8004944:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f042 0201 	orr.w	r2, r2, #1
 8004954:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004956:	2300      	movs	r3, #0
}
 8004958:	4618      	mov	r0, r3
 800495a:	3710      	adds	r7, #16
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}

08004960 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b086      	sub	sp, #24
 8004964:	af00      	add	r7, sp, #0
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	60b9      	str	r1, [r7, #8]
 800496a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800496c:	2300      	movs	r3, #0
 800496e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004976:	2b01      	cmp	r3, #1
 8004978:	d101      	bne.n	800497e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800497a:	2302      	movs	r3, #2
 800497c:	e0ae      	b.n	8004adc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2201      	movs	r2, #1
 8004982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2b0c      	cmp	r3, #12
 800498a:	f200 809f 	bhi.w	8004acc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800498e:	a201      	add	r2, pc, #4	; (adr r2, 8004994 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004994:	080049c9 	.word	0x080049c9
 8004998:	08004acd 	.word	0x08004acd
 800499c:	08004acd 	.word	0x08004acd
 80049a0:	08004acd 	.word	0x08004acd
 80049a4:	08004a09 	.word	0x08004a09
 80049a8:	08004acd 	.word	0x08004acd
 80049ac:	08004acd 	.word	0x08004acd
 80049b0:	08004acd 	.word	0x08004acd
 80049b4:	08004a4b 	.word	0x08004a4b
 80049b8:	08004acd 	.word	0x08004acd
 80049bc:	08004acd 	.word	0x08004acd
 80049c0:	08004acd 	.word	0x08004acd
 80049c4:	08004a8b 	.word	0x08004a8b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	68b9      	ldr	r1, [r7, #8]
 80049ce:	4618      	mov	r0, r3
 80049d0:	f000 f908 	bl	8004be4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	699a      	ldr	r2, [r3, #24]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f042 0208 	orr.w	r2, r2, #8
 80049e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	699a      	ldr	r2, [r3, #24]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f022 0204 	bic.w	r2, r2, #4
 80049f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	6999      	ldr	r1, [r3, #24]
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	691a      	ldr	r2, [r3, #16]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	430a      	orrs	r2, r1
 8004a04:	619a      	str	r2, [r3, #24]
      break;
 8004a06:	e064      	b.n	8004ad2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	68b9      	ldr	r1, [r7, #8]
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f000 f94e 	bl	8004cb0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	699a      	ldr	r2, [r3, #24]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	699a      	ldr	r2, [r3, #24]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	6999      	ldr	r1, [r3, #24]
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	691b      	ldr	r3, [r3, #16]
 8004a3e:	021a      	lsls	r2, r3, #8
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	430a      	orrs	r2, r1
 8004a46:	619a      	str	r2, [r3, #24]
      break;
 8004a48:	e043      	b.n	8004ad2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	68b9      	ldr	r1, [r7, #8]
 8004a50:	4618      	mov	r0, r3
 8004a52:	f000 f999 	bl	8004d88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	69da      	ldr	r2, [r3, #28]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f042 0208 	orr.w	r2, r2, #8
 8004a64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	69da      	ldr	r2, [r3, #28]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f022 0204 	bic.w	r2, r2, #4
 8004a74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	69d9      	ldr	r1, [r3, #28]
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	691a      	ldr	r2, [r3, #16]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	430a      	orrs	r2, r1
 8004a86:	61da      	str	r2, [r3, #28]
      break;
 8004a88:	e023      	b.n	8004ad2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	68b9      	ldr	r1, [r7, #8]
 8004a90:	4618      	mov	r0, r3
 8004a92:	f000 f9e3 	bl	8004e5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	69da      	ldr	r2, [r3, #28]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004aa4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	69da      	ldr	r2, [r3, #28]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ab4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	69d9      	ldr	r1, [r3, #28]
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	691b      	ldr	r3, [r3, #16]
 8004ac0:	021a      	lsls	r2, r3, #8
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	61da      	str	r2, [r3, #28]
      break;
 8004aca:	e002      	b.n	8004ad2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	75fb      	strb	r3, [r7, #23]
      break;
 8004ad0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004ada:	7dfb      	ldrb	r3, [r7, #23]
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3718      	adds	r7, #24
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b085      	sub	sp, #20
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	4a34      	ldr	r2, [pc, #208]	; (8004bc8 <TIM_Base_SetConfig+0xe4>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d00f      	beq.n	8004b1c <TIM_Base_SetConfig+0x38>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b02:	d00b      	beq.n	8004b1c <TIM_Base_SetConfig+0x38>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	4a31      	ldr	r2, [pc, #196]	; (8004bcc <TIM_Base_SetConfig+0xe8>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d007      	beq.n	8004b1c <TIM_Base_SetConfig+0x38>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	4a30      	ldr	r2, [pc, #192]	; (8004bd0 <TIM_Base_SetConfig+0xec>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d003      	beq.n	8004b1c <TIM_Base_SetConfig+0x38>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	4a2f      	ldr	r2, [pc, #188]	; (8004bd4 <TIM_Base_SetConfig+0xf0>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d108      	bne.n	8004b2e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	68fa      	ldr	r2, [r7, #12]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a25      	ldr	r2, [pc, #148]	; (8004bc8 <TIM_Base_SetConfig+0xe4>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d01b      	beq.n	8004b6e <TIM_Base_SetConfig+0x8a>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b3c:	d017      	beq.n	8004b6e <TIM_Base_SetConfig+0x8a>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a22      	ldr	r2, [pc, #136]	; (8004bcc <TIM_Base_SetConfig+0xe8>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d013      	beq.n	8004b6e <TIM_Base_SetConfig+0x8a>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a21      	ldr	r2, [pc, #132]	; (8004bd0 <TIM_Base_SetConfig+0xec>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d00f      	beq.n	8004b6e <TIM_Base_SetConfig+0x8a>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4a20      	ldr	r2, [pc, #128]	; (8004bd4 <TIM_Base_SetConfig+0xf0>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d00b      	beq.n	8004b6e <TIM_Base_SetConfig+0x8a>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	4a1f      	ldr	r2, [pc, #124]	; (8004bd8 <TIM_Base_SetConfig+0xf4>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d007      	beq.n	8004b6e <TIM_Base_SetConfig+0x8a>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	4a1e      	ldr	r2, [pc, #120]	; (8004bdc <TIM_Base_SetConfig+0xf8>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d003      	beq.n	8004b6e <TIM_Base_SetConfig+0x8a>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	4a1d      	ldr	r2, [pc, #116]	; (8004be0 <TIM_Base_SetConfig+0xfc>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d108      	bne.n	8004b80 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	695b      	ldr	r3, [r3, #20]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	68fa      	ldr	r2, [r7, #12]
 8004b92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	689a      	ldr	r2, [r3, #8]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a08      	ldr	r2, [pc, #32]	; (8004bc8 <TIM_Base_SetConfig+0xe4>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d103      	bne.n	8004bb4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	691a      	ldr	r2, [r3, #16]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	615a      	str	r2, [r3, #20]
}
 8004bba:	bf00      	nop
 8004bbc:	3714      	adds	r7, #20
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr
 8004bc6:	bf00      	nop
 8004bc8:	40010000 	.word	0x40010000
 8004bcc:	40000400 	.word	0x40000400
 8004bd0:	40000800 	.word	0x40000800
 8004bd4:	40000c00 	.word	0x40000c00
 8004bd8:	40014000 	.word	0x40014000
 8004bdc:	40014400 	.word	0x40014400
 8004be0:	40014800 	.word	0x40014800

08004be4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b087      	sub	sp, #28
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a1b      	ldr	r3, [r3, #32]
 8004bf2:	f023 0201 	bic.w	r2, r3, #1
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6a1b      	ldr	r3, [r3, #32]
 8004bfe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	699b      	ldr	r3, [r3, #24]
 8004c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f023 0303 	bic.w	r3, r3, #3
 8004c1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	68fa      	ldr	r2, [r7, #12]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	f023 0302 	bic.w	r3, r3, #2
 8004c2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	697a      	ldr	r2, [r7, #20]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	4a1c      	ldr	r2, [pc, #112]	; (8004cac <TIM_OC1_SetConfig+0xc8>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d10c      	bne.n	8004c5a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	f023 0308 	bic.w	r3, r3, #8
 8004c46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	68db      	ldr	r3, [r3, #12]
 8004c4c:	697a      	ldr	r2, [r7, #20]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	f023 0304 	bic.w	r3, r3, #4
 8004c58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a13      	ldr	r2, [pc, #76]	; (8004cac <TIM_OC1_SetConfig+0xc8>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d111      	bne.n	8004c86 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	695b      	ldr	r3, [r3, #20]
 8004c76:	693a      	ldr	r2, [r7, #16]
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	699b      	ldr	r3, [r3, #24]
 8004c80:	693a      	ldr	r2, [r7, #16]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	693a      	ldr	r2, [r7, #16]
 8004c8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	68fa      	ldr	r2, [r7, #12]
 8004c90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	685a      	ldr	r2, [r3, #4]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	697a      	ldr	r2, [r7, #20]
 8004c9e:	621a      	str	r2, [r3, #32]
}
 8004ca0:	bf00      	nop
 8004ca2:	371c      	adds	r7, #28
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr
 8004cac:	40010000 	.word	0x40010000

08004cb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b087      	sub	sp, #28
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6a1b      	ldr	r3, [r3, #32]
 8004cbe:	f023 0210 	bic.w	r2, r3, #16
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a1b      	ldr	r3, [r3, #32]
 8004cca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	699b      	ldr	r3, [r3, #24]
 8004cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ce6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	021b      	lsls	r3, r3, #8
 8004cee:	68fa      	ldr	r2, [r7, #12]
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	f023 0320 	bic.w	r3, r3, #32
 8004cfa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	011b      	lsls	r3, r3, #4
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	4a1e      	ldr	r2, [pc, #120]	; (8004d84 <TIM_OC2_SetConfig+0xd4>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d10d      	bne.n	8004d2c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	68db      	ldr	r3, [r3, #12]
 8004d1c:	011b      	lsls	r3, r3, #4
 8004d1e:	697a      	ldr	r2, [r7, #20]
 8004d20:	4313      	orrs	r3, r2
 8004d22:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d2a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	4a15      	ldr	r2, [pc, #84]	; (8004d84 <TIM_OC2_SetConfig+0xd4>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d113      	bne.n	8004d5c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d3a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d42:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	695b      	ldr	r3, [r3, #20]
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	693a      	ldr	r2, [r7, #16]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	699b      	ldr	r3, [r3, #24]
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	693a      	ldr	r2, [r7, #16]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	693a      	ldr	r2, [r7, #16]
 8004d60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	68fa      	ldr	r2, [r7, #12]
 8004d66:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	685a      	ldr	r2, [r3, #4]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	697a      	ldr	r2, [r7, #20]
 8004d74:	621a      	str	r2, [r3, #32]
}
 8004d76:	bf00      	nop
 8004d78:	371c      	adds	r7, #28
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr
 8004d82:	bf00      	nop
 8004d84:	40010000 	.word	0x40010000

08004d88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b087      	sub	sp, #28
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6a1b      	ldr	r3, [r3, #32]
 8004d96:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6a1b      	ldr	r3, [r3, #32]
 8004da2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	69db      	ldr	r3, [r3, #28]
 8004dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004db6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f023 0303 	bic.w	r3, r3, #3
 8004dbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68fa      	ldr	r2, [r7, #12]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004dd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	021b      	lsls	r3, r3, #8
 8004dd8:	697a      	ldr	r2, [r7, #20]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a1d      	ldr	r2, [pc, #116]	; (8004e58 <TIM_OC3_SetConfig+0xd0>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d10d      	bne.n	8004e02 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004dec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	021b      	lsls	r3, r3, #8
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a14      	ldr	r2, [pc, #80]	; (8004e58 <TIM_OC3_SetConfig+0xd0>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d113      	bne.n	8004e32 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	695b      	ldr	r3, [r3, #20]
 8004e1e:	011b      	lsls	r3, r3, #4
 8004e20:	693a      	ldr	r2, [r7, #16]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	699b      	ldr	r3, [r3, #24]
 8004e2a:	011b      	lsls	r3, r3, #4
 8004e2c:	693a      	ldr	r2, [r7, #16]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	68fa      	ldr	r2, [r7, #12]
 8004e3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	685a      	ldr	r2, [r3, #4]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	697a      	ldr	r2, [r7, #20]
 8004e4a:	621a      	str	r2, [r3, #32]
}
 8004e4c:	bf00      	nop
 8004e4e:	371c      	adds	r7, #28
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr
 8004e58:	40010000 	.word	0x40010000

08004e5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b087      	sub	sp, #28
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6a1b      	ldr	r3, [r3, #32]
 8004e6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6a1b      	ldr	r3, [r3, #32]
 8004e76:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	69db      	ldr	r3, [r3, #28]
 8004e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	021b      	lsls	r3, r3, #8
 8004e9a:	68fa      	ldr	r2, [r7, #12]
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ea6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	031b      	lsls	r3, r3, #12
 8004eae:	693a      	ldr	r2, [r7, #16]
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4a10      	ldr	r2, [pc, #64]	; (8004ef8 <TIM_OC4_SetConfig+0x9c>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d109      	bne.n	8004ed0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ec2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	695b      	ldr	r3, [r3, #20]
 8004ec8:	019b      	lsls	r3, r3, #6
 8004eca:	697a      	ldr	r2, [r7, #20]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	697a      	ldr	r2, [r7, #20]
 8004ed4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	685a      	ldr	r2, [r3, #4]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	693a      	ldr	r2, [r7, #16]
 8004ee8:	621a      	str	r2, [r3, #32]
}
 8004eea:	bf00      	nop
 8004eec:	371c      	adds	r7, #28
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef4:	4770      	bx	lr
 8004ef6:	bf00      	nop
 8004ef8:	40010000 	.word	0x40010000

08004efc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b087      	sub	sp, #28
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	60b9      	str	r1, [r7, #8]
 8004f06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	f003 031f 	and.w	r3, r3, #31
 8004f0e:	2201      	movs	r2, #1
 8004f10:	fa02 f303 	lsl.w	r3, r2, r3
 8004f14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6a1a      	ldr	r2, [r3, #32]
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	43db      	mvns	r3, r3
 8004f1e:	401a      	ands	r2, r3
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6a1a      	ldr	r2, [r3, #32]
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	f003 031f 	and.w	r3, r3, #31
 8004f2e:	6879      	ldr	r1, [r7, #4]
 8004f30:	fa01 f303 	lsl.w	r3, r1, r3
 8004f34:	431a      	orrs	r2, r3
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	621a      	str	r2, [r3, #32]
}
 8004f3a:	bf00      	nop
 8004f3c:	371c      	adds	r7, #28
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr
	...

08004f48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b085      	sub	sp, #20
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d101      	bne.n	8004f60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f5c:	2302      	movs	r3, #2
 8004f5e:	e050      	b.n	8005002 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2201      	movs	r2, #1
 8004f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2202      	movs	r2, #2
 8004f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	68fa      	ldr	r2, [r7, #12]
 8004f98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a1c      	ldr	r2, [pc, #112]	; (8005010 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d018      	beq.n	8004fd6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fac:	d013      	beq.n	8004fd6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a18      	ldr	r2, [pc, #96]	; (8005014 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d00e      	beq.n	8004fd6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a16      	ldr	r2, [pc, #88]	; (8005018 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d009      	beq.n	8004fd6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a15      	ldr	r2, [pc, #84]	; (800501c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d004      	beq.n	8004fd6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a13      	ldr	r2, [pc, #76]	; (8005020 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d10c      	bne.n	8004ff0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fdc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	68ba      	ldr	r2, [r7, #8]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	68ba      	ldr	r2, [r7, #8]
 8004fee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005000:	2300      	movs	r3, #0
}
 8005002:	4618      	mov	r0, r3
 8005004:	3714      	adds	r7, #20
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	40010000 	.word	0x40010000
 8005014:	40000400 	.word	0x40000400
 8005018:	40000800 	.word	0x40000800
 800501c:	40000c00 	.word	0x40000c00
 8005020:	40014000 	.word	0x40014000

08005024 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005024:	b480      	push	{r7}
 8005026:	b085      	sub	sp, #20
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800502e:	2300      	movs	r3, #0
 8005030:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005038:	2b01      	cmp	r3, #1
 800503a:	d101      	bne.n	8005040 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800503c:	2302      	movs	r3, #2
 800503e:	e03d      	b.n	80050bc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	68db      	ldr	r3, [r3, #12]
 8005052:	4313      	orrs	r3, r2
 8005054:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	4313      	orrs	r3, r2
 8005062:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	4313      	orrs	r3, r2
 8005070:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4313      	orrs	r3, r2
 800507e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	4313      	orrs	r3, r2
 800508c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	695b      	ldr	r3, [r3, #20]
 8005098:	4313      	orrs	r3, r2
 800509a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	69db      	ldr	r3, [r3, #28]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	68fa      	ldr	r2, [r7, #12]
 80050b0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050ba:	2300      	movs	r3, #0
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3714      	adds	r7, #20
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr

080050c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b082      	sub	sp, #8
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d101      	bne.n	80050da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e03f      	b.n	800515a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d106      	bne.n	80050f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f7fc ff40 	bl	8001f74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2224      	movs	r2, #36	; 0x24
 80050f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68da      	ldr	r2, [r3, #12]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800510a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f000 fde9 	bl	8005ce4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	691a      	ldr	r2, [r3, #16]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005120:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	695a      	ldr	r2, [r3, #20]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005130:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	68da      	ldr	r2, [r3, #12]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005140:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2200      	movs	r2, #0
 8005146:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2220      	movs	r2, #32
 800514c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2220      	movs	r2, #32
 8005154:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005158:	2300      	movs	r3, #0
}
 800515a:	4618      	mov	r0, r3
 800515c:	3708      	adds	r7, #8
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}

08005162 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005162:	b580      	push	{r7, lr}
 8005164:	b08a      	sub	sp, #40	; 0x28
 8005166:	af02      	add	r7, sp, #8
 8005168:	60f8      	str	r0, [r7, #12]
 800516a:	60b9      	str	r1, [r7, #8]
 800516c:	603b      	str	r3, [r7, #0]
 800516e:	4613      	mov	r3, r2
 8005170:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005172:	2300      	movs	r3, #0
 8005174:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800517c:	b2db      	uxtb	r3, r3
 800517e:	2b20      	cmp	r3, #32
 8005180:	d17c      	bne.n	800527c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d002      	beq.n	800518e <HAL_UART_Transmit+0x2c>
 8005188:	88fb      	ldrh	r3, [r7, #6]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d101      	bne.n	8005192 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e075      	b.n	800527e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005198:	2b01      	cmp	r3, #1
 800519a:	d101      	bne.n	80051a0 <HAL_UART_Transmit+0x3e>
 800519c:	2302      	movs	r3, #2
 800519e:	e06e      	b.n	800527e <HAL_UART_Transmit+0x11c>
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2200      	movs	r2, #0
 80051ac:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2221      	movs	r2, #33	; 0x21
 80051b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051b6:	f7fd f8e9 	bl	800238c <HAL_GetTick>
 80051ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	88fa      	ldrh	r2, [r7, #6]
 80051c0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	88fa      	ldrh	r2, [r7, #6]
 80051c6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051d0:	d108      	bne.n	80051e4 <HAL_UART_Transmit+0x82>
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	691b      	ldr	r3, [r3, #16]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d104      	bne.n	80051e4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80051da:	2300      	movs	r3, #0
 80051dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	61bb      	str	r3, [r7, #24]
 80051e2:	e003      	b.n	80051ec <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051e8:	2300      	movs	r3, #0
 80051ea:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80051f4:	e02a      	b.n	800524c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	9300      	str	r3, [sp, #0]
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	2200      	movs	r2, #0
 80051fe:	2180      	movs	r1, #128	; 0x80
 8005200:	68f8      	ldr	r0, [r7, #12]
 8005202:	f000 fb29 	bl	8005858 <UART_WaitOnFlagUntilTimeout>
 8005206:	4603      	mov	r3, r0
 8005208:	2b00      	cmp	r3, #0
 800520a:	d001      	beq.n	8005210 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800520c:	2303      	movs	r3, #3
 800520e:	e036      	b.n	800527e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005210:	69fb      	ldr	r3, [r7, #28]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d10b      	bne.n	800522e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005216:	69bb      	ldr	r3, [r7, #24]
 8005218:	881b      	ldrh	r3, [r3, #0]
 800521a:	461a      	mov	r2, r3
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005224:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005226:	69bb      	ldr	r3, [r7, #24]
 8005228:	3302      	adds	r3, #2
 800522a:	61bb      	str	r3, [r7, #24]
 800522c:	e007      	b.n	800523e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800522e:	69fb      	ldr	r3, [r7, #28]
 8005230:	781a      	ldrb	r2, [r3, #0]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005238:	69fb      	ldr	r3, [r7, #28]
 800523a:	3301      	adds	r3, #1
 800523c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005242:	b29b      	uxth	r3, r3
 8005244:	3b01      	subs	r3, #1
 8005246:	b29a      	uxth	r2, r3
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005250:	b29b      	uxth	r3, r3
 8005252:	2b00      	cmp	r3, #0
 8005254:	d1cf      	bne.n	80051f6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	9300      	str	r3, [sp, #0]
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	2200      	movs	r2, #0
 800525e:	2140      	movs	r1, #64	; 0x40
 8005260:	68f8      	ldr	r0, [r7, #12]
 8005262:	f000 faf9 	bl	8005858 <UART_WaitOnFlagUntilTimeout>
 8005266:	4603      	mov	r3, r0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d001      	beq.n	8005270 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800526c:	2303      	movs	r3, #3
 800526e:	e006      	b.n	800527e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2220      	movs	r2, #32
 8005274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005278:	2300      	movs	r3, #0
 800527a:	e000      	b.n	800527e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800527c:	2302      	movs	r3, #2
  }
}
 800527e:	4618      	mov	r0, r3
 8005280:	3720      	adds	r7, #32
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}

08005286 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005286:	b580      	push	{r7, lr}
 8005288:	b084      	sub	sp, #16
 800528a:	af00      	add	r7, sp, #0
 800528c:	60f8      	str	r0, [r7, #12]
 800528e:	60b9      	str	r1, [r7, #8]
 8005290:	4613      	mov	r3, r2
 8005292:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800529a:	b2db      	uxtb	r3, r3
 800529c:	2b20      	cmp	r3, #32
 800529e:	d11d      	bne.n	80052dc <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d002      	beq.n	80052ac <HAL_UART_Receive_IT+0x26>
 80052a6:	88fb      	ldrh	r3, [r7, #6]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d101      	bne.n	80052b0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	e016      	b.n	80052de <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d101      	bne.n	80052be <HAL_UART_Receive_IT+0x38>
 80052ba:	2302      	movs	r3, #2
 80052bc:	e00f      	b.n	80052de <HAL_UART_Receive_IT+0x58>
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2201      	movs	r2, #1
 80052c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80052cc:	88fb      	ldrh	r3, [r7, #6]
 80052ce:	461a      	mov	r2, r3
 80052d0:	68b9      	ldr	r1, [r7, #8]
 80052d2:	68f8      	ldr	r0, [r7, #12]
 80052d4:	f000 fb2e 	bl	8005934 <UART_Start_Receive_IT>
 80052d8:	4603      	mov	r3, r0
 80052da:	e000      	b.n	80052de <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80052dc:	2302      	movs	r3, #2
  }
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3710      	adds	r7, #16
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
	...

080052e8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b0ba      	sub	sp, #232	; 0xe8
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	68db      	ldr	r3, [r3, #12]
 8005300:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	695b      	ldr	r3, [r3, #20]
 800530a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800530e:	2300      	movs	r3, #0
 8005310:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005314:	2300      	movs	r3, #0
 8005316:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800531a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800531e:	f003 030f 	and.w	r3, r3, #15
 8005322:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005326:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800532a:	2b00      	cmp	r3, #0
 800532c:	d10f      	bne.n	800534e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800532e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005332:	f003 0320 	and.w	r3, r3, #32
 8005336:	2b00      	cmp	r3, #0
 8005338:	d009      	beq.n	800534e <HAL_UART_IRQHandler+0x66>
 800533a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800533e:	f003 0320 	and.w	r3, r3, #32
 8005342:	2b00      	cmp	r3, #0
 8005344:	d003      	beq.n	800534e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 fc11 	bl	8005b6e <UART_Receive_IT>
      return;
 800534c:	e256      	b.n	80057fc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800534e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005352:	2b00      	cmp	r3, #0
 8005354:	f000 80de 	beq.w	8005514 <HAL_UART_IRQHandler+0x22c>
 8005358:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800535c:	f003 0301 	and.w	r3, r3, #1
 8005360:	2b00      	cmp	r3, #0
 8005362:	d106      	bne.n	8005372 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005364:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005368:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800536c:	2b00      	cmp	r3, #0
 800536e:	f000 80d1 	beq.w	8005514 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005372:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005376:	f003 0301 	and.w	r3, r3, #1
 800537a:	2b00      	cmp	r3, #0
 800537c:	d00b      	beq.n	8005396 <HAL_UART_IRQHandler+0xae>
 800537e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005382:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005386:	2b00      	cmp	r3, #0
 8005388:	d005      	beq.n	8005396 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800538e:	f043 0201 	orr.w	r2, r3, #1
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005396:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800539a:	f003 0304 	and.w	r3, r3, #4
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d00b      	beq.n	80053ba <HAL_UART_IRQHandler+0xd2>
 80053a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d005      	beq.n	80053ba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b2:	f043 0202 	orr.w	r2, r3, #2
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053be:	f003 0302 	and.w	r3, r3, #2
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d00b      	beq.n	80053de <HAL_UART_IRQHandler+0xf6>
 80053c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053ca:	f003 0301 	and.w	r3, r3, #1
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d005      	beq.n	80053de <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d6:	f043 0204 	orr.w	r2, r3, #4
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80053de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053e2:	f003 0308 	and.w	r3, r3, #8
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d011      	beq.n	800540e <HAL_UART_IRQHandler+0x126>
 80053ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053ee:	f003 0320 	and.w	r3, r3, #32
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d105      	bne.n	8005402 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80053f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053fa:	f003 0301 	and.w	r3, r3, #1
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d005      	beq.n	800540e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005406:	f043 0208 	orr.w	r2, r3, #8
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005412:	2b00      	cmp	r3, #0
 8005414:	f000 81ed 	beq.w	80057f2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800541c:	f003 0320 	and.w	r3, r3, #32
 8005420:	2b00      	cmp	r3, #0
 8005422:	d008      	beq.n	8005436 <HAL_UART_IRQHandler+0x14e>
 8005424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005428:	f003 0320 	and.w	r3, r3, #32
 800542c:	2b00      	cmp	r3, #0
 800542e:	d002      	beq.n	8005436 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f000 fb9c 	bl	8005b6e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	695b      	ldr	r3, [r3, #20]
 800543c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005440:	2b40      	cmp	r3, #64	; 0x40
 8005442:	bf0c      	ite	eq
 8005444:	2301      	moveq	r3, #1
 8005446:	2300      	movne	r3, #0
 8005448:	b2db      	uxtb	r3, r3
 800544a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005452:	f003 0308 	and.w	r3, r3, #8
 8005456:	2b00      	cmp	r3, #0
 8005458:	d103      	bne.n	8005462 <HAL_UART_IRQHandler+0x17a>
 800545a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800545e:	2b00      	cmp	r3, #0
 8005460:	d04f      	beq.n	8005502 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 faa4 	bl	80059b0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	695b      	ldr	r3, [r3, #20]
 800546e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005472:	2b40      	cmp	r3, #64	; 0x40
 8005474:	d141      	bne.n	80054fa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	3314      	adds	r3, #20
 800547c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005480:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005484:	e853 3f00 	ldrex	r3, [r3]
 8005488:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800548c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005490:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005494:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	3314      	adds	r3, #20
 800549e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80054a2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80054a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80054ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80054b2:	e841 2300 	strex	r3, r2, [r1]
 80054b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80054ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d1d9      	bne.n	8005476 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d013      	beq.n	80054f2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ce:	4a7d      	ldr	r2, [pc, #500]	; (80056c4 <HAL_UART_IRQHandler+0x3dc>)
 80054d0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054d6:	4618      	mov	r0, r3
 80054d8:	f7fd f909 	bl	80026ee <HAL_DMA_Abort_IT>
 80054dc:	4603      	mov	r3, r0
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d016      	beq.n	8005510 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80054ec:	4610      	mov	r0, r2
 80054ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054f0:	e00e      	b.n	8005510 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 f99a 	bl	800582c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054f8:	e00a      	b.n	8005510 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 f996 	bl	800582c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005500:	e006      	b.n	8005510 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f000 f992 	bl	800582c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800550e:	e170      	b.n	80057f2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005510:	bf00      	nop
    return;
 8005512:	e16e      	b.n	80057f2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005518:	2b01      	cmp	r3, #1
 800551a:	f040 814a 	bne.w	80057b2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800551e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005522:	f003 0310 	and.w	r3, r3, #16
 8005526:	2b00      	cmp	r3, #0
 8005528:	f000 8143 	beq.w	80057b2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800552c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005530:	f003 0310 	and.w	r3, r3, #16
 8005534:	2b00      	cmp	r3, #0
 8005536:	f000 813c 	beq.w	80057b2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800553a:	2300      	movs	r3, #0
 800553c:	60bb      	str	r3, [r7, #8]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	60bb      	str	r3, [r7, #8]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	60bb      	str	r3, [r7, #8]
 800554e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	695b      	ldr	r3, [r3, #20]
 8005556:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800555a:	2b40      	cmp	r3, #64	; 0x40
 800555c:	f040 80b4 	bne.w	80056c8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800556c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005570:	2b00      	cmp	r3, #0
 8005572:	f000 8140 	beq.w	80057f6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800557a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800557e:	429a      	cmp	r2, r3
 8005580:	f080 8139 	bcs.w	80057f6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800558a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005590:	69db      	ldr	r3, [r3, #28]
 8005592:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005596:	f000 8088 	beq.w	80056aa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	330c      	adds	r3, #12
 80055a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80055a8:	e853 3f00 	ldrex	r3, [r3]
 80055ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80055b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80055b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	330c      	adds	r3, #12
 80055c2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80055c6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80055ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80055d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80055d6:	e841 2300 	strex	r3, r2, [r1]
 80055da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80055de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d1d9      	bne.n	800559a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	3314      	adds	r3, #20
 80055ec:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80055f0:	e853 3f00 	ldrex	r3, [r3]
 80055f4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80055f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80055f8:	f023 0301 	bic.w	r3, r3, #1
 80055fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	3314      	adds	r3, #20
 8005606:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800560a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800560e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005610:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005612:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005616:	e841 2300 	strex	r3, r2, [r1]
 800561a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800561c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800561e:	2b00      	cmp	r3, #0
 8005620:	d1e1      	bne.n	80055e6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	3314      	adds	r3, #20
 8005628:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800562a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800562c:	e853 3f00 	ldrex	r3, [r3]
 8005630:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005632:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005634:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005638:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	3314      	adds	r3, #20
 8005642:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005646:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005648:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800564a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800564c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800564e:	e841 2300 	strex	r3, r2, [r1]
 8005652:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005654:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005656:	2b00      	cmp	r3, #0
 8005658:	d1e3      	bne.n	8005622 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2220      	movs	r2, #32
 800565e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	330c      	adds	r3, #12
 800566e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005670:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005672:	e853 3f00 	ldrex	r3, [r3]
 8005676:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005678:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800567a:	f023 0310 	bic.w	r3, r3, #16
 800567e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	330c      	adds	r3, #12
 8005688:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800568c:	65ba      	str	r2, [r7, #88]	; 0x58
 800568e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005690:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005692:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005694:	e841 2300 	strex	r3, r2, [r1]
 8005698:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800569a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800569c:	2b00      	cmp	r3, #0
 800569e:	d1e3      	bne.n	8005668 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a4:	4618      	mov	r0, r3
 80056a6:	f7fc ffb2 	bl	800260e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	1ad3      	subs	r3, r2, r3
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	4619      	mov	r1, r3
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f000 f8c0 	bl	8005840 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80056c0:	e099      	b.n	80057f6 <HAL_UART_IRQHandler+0x50e>
 80056c2:	bf00      	nop
 80056c4:	08005a77 	.word	0x08005a77
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	1ad3      	subs	r3, r2, r3
 80056d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056dc:	b29b      	uxth	r3, r3
 80056de:	2b00      	cmp	r3, #0
 80056e0:	f000 808b 	beq.w	80057fa <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80056e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	f000 8086 	beq.w	80057fa <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	330c      	adds	r3, #12
 80056f4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056f8:	e853 3f00 	ldrex	r3, [r3]
 80056fc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80056fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005700:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005704:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	330c      	adds	r3, #12
 800570e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005712:	647a      	str	r2, [r7, #68]	; 0x44
 8005714:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005716:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005718:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800571a:	e841 2300 	strex	r3, r2, [r1]
 800571e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005720:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005722:	2b00      	cmp	r3, #0
 8005724:	d1e3      	bne.n	80056ee <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	3314      	adds	r3, #20
 800572c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800572e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005730:	e853 3f00 	ldrex	r3, [r3]
 8005734:	623b      	str	r3, [r7, #32]
   return(result);
 8005736:	6a3b      	ldr	r3, [r7, #32]
 8005738:	f023 0301 	bic.w	r3, r3, #1
 800573c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	3314      	adds	r3, #20
 8005746:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800574a:	633a      	str	r2, [r7, #48]	; 0x30
 800574c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800574e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005750:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005752:	e841 2300 	strex	r3, r2, [r1]
 8005756:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800575a:	2b00      	cmp	r3, #0
 800575c:	d1e3      	bne.n	8005726 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2220      	movs	r2, #32
 8005762:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	330c      	adds	r3, #12
 8005772:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	e853 3f00 	ldrex	r3, [r3]
 800577a:	60fb      	str	r3, [r7, #12]
   return(result);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f023 0310 	bic.w	r3, r3, #16
 8005782:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	330c      	adds	r3, #12
 800578c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005790:	61fa      	str	r2, [r7, #28]
 8005792:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005794:	69b9      	ldr	r1, [r7, #24]
 8005796:	69fa      	ldr	r2, [r7, #28]
 8005798:	e841 2300 	strex	r3, r2, [r1]
 800579c:	617b      	str	r3, [r7, #20]
   return(result);
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d1e3      	bne.n	800576c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80057a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80057a8:	4619      	mov	r1, r3
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 f848 	bl	8005840 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80057b0:	e023      	b.n	80057fa <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80057b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d009      	beq.n	80057d2 <HAL_UART_IRQHandler+0x4ea>
 80057be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d003      	beq.n	80057d2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 f967 	bl	8005a9e <UART_Transmit_IT>
    return;
 80057d0:	e014      	b.n	80057fc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80057d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d00e      	beq.n	80057fc <HAL_UART_IRQHandler+0x514>
 80057de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d008      	beq.n	80057fc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 f9a7 	bl	8005b3e <UART_EndTransmit_IT>
    return;
 80057f0:	e004      	b.n	80057fc <HAL_UART_IRQHandler+0x514>
    return;
 80057f2:	bf00      	nop
 80057f4:	e002      	b.n	80057fc <HAL_UART_IRQHandler+0x514>
      return;
 80057f6:	bf00      	nop
 80057f8:	e000      	b.n	80057fc <HAL_UART_IRQHandler+0x514>
      return;
 80057fa:	bf00      	nop
  }
}
 80057fc:	37e8      	adds	r7, #232	; 0xe8
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop

08005804 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005804:	b480      	push	{r7}
 8005806:	b083      	sub	sp, #12
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800580c:	bf00      	nop
 800580e:	370c      	adds	r7, #12
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr

08005818 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005820:	bf00      	nop
 8005822:	370c      	adds	r7, #12
 8005824:	46bd      	mov	sp, r7
 8005826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582a:	4770      	bx	lr

0800582c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800582c:	b480      	push	{r7}
 800582e:	b083      	sub	sp, #12
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005834:	bf00      	nop
 8005836:	370c      	adds	r7, #12
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr

08005840 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005840:	b480      	push	{r7}
 8005842:	b083      	sub	sp, #12
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	460b      	mov	r3, r1
 800584a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800584c:	bf00      	nop
 800584e:	370c      	adds	r7, #12
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr

08005858 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b090      	sub	sp, #64	; 0x40
 800585c:	af00      	add	r7, sp, #0
 800585e:	60f8      	str	r0, [r7, #12]
 8005860:	60b9      	str	r1, [r7, #8]
 8005862:	603b      	str	r3, [r7, #0]
 8005864:	4613      	mov	r3, r2
 8005866:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005868:	e050      	b.n	800590c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800586a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800586c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005870:	d04c      	beq.n	800590c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005872:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005874:	2b00      	cmp	r3, #0
 8005876:	d007      	beq.n	8005888 <UART_WaitOnFlagUntilTimeout+0x30>
 8005878:	f7fc fd88 	bl	800238c <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005884:	429a      	cmp	r2, r3
 8005886:	d241      	bcs.n	800590c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	330c      	adds	r3, #12
 800588e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005892:	e853 3f00 	ldrex	r3, [r3]
 8005896:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800589a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800589e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	330c      	adds	r3, #12
 80058a6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80058a8:	637a      	str	r2, [r7, #52]	; 0x34
 80058aa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80058ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80058b0:	e841 2300 	strex	r3, r2, [r1]
 80058b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80058b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d1e5      	bne.n	8005888 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	3314      	adds	r3, #20
 80058c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	e853 3f00 	ldrex	r3, [r3]
 80058ca:	613b      	str	r3, [r7, #16]
   return(result);
 80058cc:	693b      	ldr	r3, [r7, #16]
 80058ce:	f023 0301 	bic.w	r3, r3, #1
 80058d2:	63bb      	str	r3, [r7, #56]	; 0x38
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	3314      	adds	r3, #20
 80058da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80058dc:	623a      	str	r2, [r7, #32]
 80058de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e0:	69f9      	ldr	r1, [r7, #28]
 80058e2:	6a3a      	ldr	r2, [r7, #32]
 80058e4:	e841 2300 	strex	r3, r2, [r1]
 80058e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80058ea:	69bb      	ldr	r3, [r7, #24]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d1e5      	bne.n	80058bc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2220      	movs	r2, #32
 80058f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2220      	movs	r2, #32
 80058fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2200      	movs	r2, #0
 8005904:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005908:	2303      	movs	r3, #3
 800590a:	e00f      	b.n	800592c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	4013      	ands	r3, r2
 8005916:	68ba      	ldr	r2, [r7, #8]
 8005918:	429a      	cmp	r2, r3
 800591a:	bf0c      	ite	eq
 800591c:	2301      	moveq	r3, #1
 800591e:	2300      	movne	r3, #0
 8005920:	b2db      	uxtb	r3, r3
 8005922:	461a      	mov	r2, r3
 8005924:	79fb      	ldrb	r3, [r7, #7]
 8005926:	429a      	cmp	r2, r3
 8005928:	d09f      	beq.n	800586a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800592a:	2300      	movs	r3, #0
}
 800592c:	4618      	mov	r0, r3
 800592e:	3740      	adds	r7, #64	; 0x40
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}

08005934 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005934:	b480      	push	{r7}
 8005936:	b085      	sub	sp, #20
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	4613      	mov	r3, r2
 8005940:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	68ba      	ldr	r2, [r7, #8]
 8005946:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	88fa      	ldrh	r2, [r7, #6]
 800594c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	88fa      	ldrh	r2, [r7, #6]
 8005952:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2222      	movs	r2, #34	; 0x22
 800595e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d007      	beq.n	8005982 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	68da      	ldr	r2, [r3, #12]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005980:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	695a      	ldr	r2, [r3, #20]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f042 0201 	orr.w	r2, r2, #1
 8005990:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	68da      	ldr	r2, [r3, #12]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f042 0220 	orr.w	r2, r2, #32
 80059a0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80059a2:	2300      	movs	r3, #0
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3714      	adds	r7, #20
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr

080059b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b095      	sub	sp, #84	; 0x54
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	330c      	adds	r3, #12
 80059be:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059c2:	e853 3f00 	ldrex	r3, [r3]
 80059c6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80059c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80059ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	330c      	adds	r3, #12
 80059d6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80059d8:	643a      	str	r2, [r7, #64]	; 0x40
 80059da:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059dc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80059de:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80059e0:	e841 2300 	strex	r3, r2, [r1]
 80059e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80059e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d1e5      	bne.n	80059b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	3314      	adds	r3, #20
 80059f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f4:	6a3b      	ldr	r3, [r7, #32]
 80059f6:	e853 3f00 	ldrex	r3, [r3]
 80059fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	f023 0301 	bic.w	r3, r3, #1
 8005a02:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	3314      	adds	r3, #20
 8005a0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a0c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a14:	e841 2300 	strex	r3, r2, [r1]
 8005a18:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d1e5      	bne.n	80059ec <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d119      	bne.n	8005a5c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	330c      	adds	r3, #12
 8005a2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	e853 3f00 	ldrex	r3, [r3]
 8005a36:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	f023 0310 	bic.w	r3, r3, #16
 8005a3e:	647b      	str	r3, [r7, #68]	; 0x44
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	330c      	adds	r3, #12
 8005a46:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005a48:	61ba      	str	r2, [r7, #24]
 8005a4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a4c:	6979      	ldr	r1, [r7, #20]
 8005a4e:	69ba      	ldr	r2, [r7, #24]
 8005a50:	e841 2300 	strex	r3, r2, [r1]
 8005a54:	613b      	str	r3, [r7, #16]
   return(result);
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d1e5      	bne.n	8005a28 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2220      	movs	r2, #32
 8005a60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005a6a:	bf00      	nop
 8005a6c:	3754      	adds	r7, #84	; 0x54
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr

08005a76 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a76:	b580      	push	{r7, lr}
 8005a78:	b084      	sub	sp, #16
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a82:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2200      	movs	r2, #0
 8005a88:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a90:	68f8      	ldr	r0, [r7, #12]
 8005a92:	f7ff fecb 	bl	800582c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a96:	bf00      	nop
 8005a98:	3710      	adds	r7, #16
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}

08005a9e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005a9e:	b480      	push	{r7}
 8005aa0:	b085      	sub	sp, #20
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	2b21      	cmp	r3, #33	; 0x21
 8005ab0:	d13e      	bne.n	8005b30 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	689b      	ldr	r3, [r3, #8]
 8005ab6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005aba:	d114      	bne.n	8005ae6 <UART_Transmit_IT+0x48>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	691b      	ldr	r3, [r3, #16]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d110      	bne.n	8005ae6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6a1b      	ldr	r3, [r3, #32]
 8005ac8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	881b      	ldrh	r3, [r3, #0]
 8005ace:	461a      	mov	r2, r3
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ad8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6a1b      	ldr	r3, [r3, #32]
 8005ade:	1c9a      	adds	r2, r3, #2
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	621a      	str	r2, [r3, #32]
 8005ae4:	e008      	b.n	8005af8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6a1b      	ldr	r3, [r3, #32]
 8005aea:	1c59      	adds	r1, r3, #1
 8005aec:	687a      	ldr	r2, [r7, #4]
 8005aee:	6211      	str	r1, [r2, #32]
 8005af0:	781a      	ldrb	r2, [r3, #0]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005afc:	b29b      	uxth	r3, r3
 8005afe:	3b01      	subs	r3, #1
 8005b00:	b29b      	uxth	r3, r3
 8005b02:	687a      	ldr	r2, [r7, #4]
 8005b04:	4619      	mov	r1, r3
 8005b06:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d10f      	bne.n	8005b2c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	68da      	ldr	r2, [r3, #12]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b1a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68da      	ldr	r2, [r3, #12]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b2a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	e000      	b.n	8005b32 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005b30:	2302      	movs	r3, #2
  }
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3714      	adds	r7, #20
 8005b36:	46bd      	mov	sp, r7
 8005b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3c:	4770      	bx	lr

08005b3e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005b3e:	b580      	push	{r7, lr}
 8005b40:	b082      	sub	sp, #8
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	68da      	ldr	r2, [r3, #12]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b54:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2220      	movs	r2, #32
 8005b5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f7ff fe50 	bl	8005804 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005b64:	2300      	movs	r3, #0
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3708      	adds	r7, #8
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}

08005b6e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005b6e:	b580      	push	{r7, lr}
 8005b70:	b08c      	sub	sp, #48	; 0x30
 8005b72:	af00      	add	r7, sp, #0
 8005b74:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	2b22      	cmp	r3, #34	; 0x22
 8005b80:	f040 80ab 	bne.w	8005cda <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b8c:	d117      	bne.n	8005bbe <UART_Receive_IT+0x50>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	691b      	ldr	r3, [r3, #16]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d113      	bne.n	8005bbe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005b96:	2300      	movs	r3, #0
 8005b98:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b9e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bac:	b29a      	uxth	r2, r3
 8005bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bb0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bb6:	1c9a      	adds	r2, r3, #2
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	629a      	str	r2, [r3, #40]	; 0x28
 8005bbc:	e026      	b.n	8005c0c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bd0:	d007      	beq.n	8005be2 <UART_Receive_IT+0x74>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	689b      	ldr	r3, [r3, #8]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d10a      	bne.n	8005bf0 <UART_Receive_IT+0x82>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	691b      	ldr	r3, [r3, #16]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d106      	bne.n	8005bf0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	b2da      	uxtb	r2, r3
 8005bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bec:	701a      	strb	r2, [r3, #0]
 8005bee:	e008      	b.n	8005c02 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	b2db      	uxtb	r3, r3
 8005bf8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005bfc:	b2da      	uxtb	r2, r3
 8005bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c00:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c06:	1c5a      	adds	r2, r3, #1
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	3b01      	subs	r3, #1
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	687a      	ldr	r2, [r7, #4]
 8005c18:	4619      	mov	r1, r3
 8005c1a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d15a      	bne.n	8005cd6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	68da      	ldr	r2, [r3, #12]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f022 0220 	bic.w	r2, r2, #32
 8005c2e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68da      	ldr	r2, [r3, #12]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005c3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	695a      	ldr	r2, [r3, #20]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f022 0201 	bic.w	r2, r2, #1
 8005c4e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2220      	movs	r2, #32
 8005c54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	d135      	bne.n	8005ccc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	330c      	adds	r3, #12
 8005c6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	e853 3f00 	ldrex	r3, [r3]
 8005c74:	613b      	str	r3, [r7, #16]
   return(result);
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	f023 0310 	bic.w	r3, r3, #16
 8005c7c:	627b      	str	r3, [r7, #36]	; 0x24
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	330c      	adds	r3, #12
 8005c84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c86:	623a      	str	r2, [r7, #32]
 8005c88:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c8a:	69f9      	ldr	r1, [r7, #28]
 8005c8c:	6a3a      	ldr	r2, [r7, #32]
 8005c8e:	e841 2300 	strex	r3, r2, [r1]
 8005c92:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c94:	69bb      	ldr	r3, [r7, #24]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d1e5      	bne.n	8005c66 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 0310 	and.w	r3, r3, #16
 8005ca4:	2b10      	cmp	r3, #16
 8005ca6:	d10a      	bne.n	8005cbe <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ca8:	2300      	movs	r3, #0
 8005caa:	60fb      	str	r3, [r7, #12]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	60fb      	str	r3, [r7, #12]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	60fb      	str	r3, [r7, #12]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005cc2:	4619      	mov	r1, r3
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f7ff fdbb 	bl	8005840 <HAL_UARTEx_RxEventCallback>
 8005cca:	e002      	b.n	8005cd2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f7ff fda3 	bl	8005818 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	e002      	b.n	8005cdc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	e000      	b.n	8005cdc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005cda:	2302      	movs	r3, #2
  }
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3730      	adds	r7, #48	; 0x30
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}

08005ce4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ce4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ce8:	b0c0      	sub	sp, #256	; 0x100
 8005cea:	af00      	add	r7, sp, #0
 8005cec:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	691b      	ldr	r3, [r3, #16]
 8005cf8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d00:	68d9      	ldr	r1, [r3, #12]
 8005d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	ea40 0301 	orr.w	r3, r0, r1
 8005d0c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d12:	689a      	ldr	r2, [r3, #8]
 8005d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d18:	691b      	ldr	r3, [r3, #16]
 8005d1a:	431a      	orrs	r2, r3
 8005d1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d20:	695b      	ldr	r3, [r3, #20]
 8005d22:	431a      	orrs	r2, r3
 8005d24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d28:	69db      	ldr	r3, [r3, #28]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	68db      	ldr	r3, [r3, #12]
 8005d38:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005d3c:	f021 010c 	bic.w	r1, r1, #12
 8005d40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005d4a:	430b      	orrs	r3, r1
 8005d4c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	695b      	ldr	r3, [r3, #20]
 8005d56:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005d5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d5e:	6999      	ldr	r1, [r3, #24]
 8005d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	ea40 0301 	orr.w	r3, r0, r1
 8005d6a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	4b8f      	ldr	r3, [pc, #572]	; (8005fb0 <UART_SetConfig+0x2cc>)
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d005      	beq.n	8005d84 <UART_SetConfig+0xa0>
 8005d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	4b8d      	ldr	r3, [pc, #564]	; (8005fb4 <UART_SetConfig+0x2d0>)
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d104      	bne.n	8005d8e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005d84:	f7fe fba4 	bl	80044d0 <HAL_RCC_GetPCLK2Freq>
 8005d88:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005d8c:	e003      	b.n	8005d96 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005d8e:	f7fe fb8b 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 8005d92:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d9a:	69db      	ldr	r3, [r3, #28]
 8005d9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005da0:	f040 810c 	bne.w	8005fbc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005da4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005da8:	2200      	movs	r2, #0
 8005daa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005dae:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005db2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005db6:	4622      	mov	r2, r4
 8005db8:	462b      	mov	r3, r5
 8005dba:	1891      	adds	r1, r2, r2
 8005dbc:	65b9      	str	r1, [r7, #88]	; 0x58
 8005dbe:	415b      	adcs	r3, r3
 8005dc0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005dc2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005dc6:	4621      	mov	r1, r4
 8005dc8:	eb12 0801 	adds.w	r8, r2, r1
 8005dcc:	4629      	mov	r1, r5
 8005dce:	eb43 0901 	adc.w	r9, r3, r1
 8005dd2:	f04f 0200 	mov.w	r2, #0
 8005dd6:	f04f 0300 	mov.w	r3, #0
 8005dda:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005dde:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005de2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005de6:	4690      	mov	r8, r2
 8005de8:	4699      	mov	r9, r3
 8005dea:	4623      	mov	r3, r4
 8005dec:	eb18 0303 	adds.w	r3, r8, r3
 8005df0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005df4:	462b      	mov	r3, r5
 8005df6:	eb49 0303 	adc.w	r3, r9, r3
 8005dfa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e02:	685b      	ldr	r3, [r3, #4]
 8005e04:	2200      	movs	r2, #0
 8005e06:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005e0a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005e0e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005e12:	460b      	mov	r3, r1
 8005e14:	18db      	adds	r3, r3, r3
 8005e16:	653b      	str	r3, [r7, #80]	; 0x50
 8005e18:	4613      	mov	r3, r2
 8005e1a:	eb42 0303 	adc.w	r3, r2, r3
 8005e1e:	657b      	str	r3, [r7, #84]	; 0x54
 8005e20:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005e24:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005e28:	f7fa fa2a 	bl	8000280 <__aeabi_uldivmod>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	460b      	mov	r3, r1
 8005e30:	4b61      	ldr	r3, [pc, #388]	; (8005fb8 <UART_SetConfig+0x2d4>)
 8005e32:	fba3 2302 	umull	r2, r3, r3, r2
 8005e36:	095b      	lsrs	r3, r3, #5
 8005e38:	011c      	lsls	r4, r3, #4
 8005e3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005e44:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005e48:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005e4c:	4642      	mov	r2, r8
 8005e4e:	464b      	mov	r3, r9
 8005e50:	1891      	adds	r1, r2, r2
 8005e52:	64b9      	str	r1, [r7, #72]	; 0x48
 8005e54:	415b      	adcs	r3, r3
 8005e56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e58:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005e5c:	4641      	mov	r1, r8
 8005e5e:	eb12 0a01 	adds.w	sl, r2, r1
 8005e62:	4649      	mov	r1, r9
 8005e64:	eb43 0b01 	adc.w	fp, r3, r1
 8005e68:	f04f 0200 	mov.w	r2, #0
 8005e6c:	f04f 0300 	mov.w	r3, #0
 8005e70:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005e74:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005e78:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e7c:	4692      	mov	sl, r2
 8005e7e:	469b      	mov	fp, r3
 8005e80:	4643      	mov	r3, r8
 8005e82:	eb1a 0303 	adds.w	r3, sl, r3
 8005e86:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005e8a:	464b      	mov	r3, r9
 8005e8c:	eb4b 0303 	adc.w	r3, fp, r3
 8005e90:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005ea0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005ea4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005ea8:	460b      	mov	r3, r1
 8005eaa:	18db      	adds	r3, r3, r3
 8005eac:	643b      	str	r3, [r7, #64]	; 0x40
 8005eae:	4613      	mov	r3, r2
 8005eb0:	eb42 0303 	adc.w	r3, r2, r3
 8005eb4:	647b      	str	r3, [r7, #68]	; 0x44
 8005eb6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005eba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005ebe:	f7fa f9df 	bl	8000280 <__aeabi_uldivmod>
 8005ec2:	4602      	mov	r2, r0
 8005ec4:	460b      	mov	r3, r1
 8005ec6:	4611      	mov	r1, r2
 8005ec8:	4b3b      	ldr	r3, [pc, #236]	; (8005fb8 <UART_SetConfig+0x2d4>)
 8005eca:	fba3 2301 	umull	r2, r3, r3, r1
 8005ece:	095b      	lsrs	r3, r3, #5
 8005ed0:	2264      	movs	r2, #100	; 0x64
 8005ed2:	fb02 f303 	mul.w	r3, r2, r3
 8005ed6:	1acb      	subs	r3, r1, r3
 8005ed8:	00db      	lsls	r3, r3, #3
 8005eda:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005ede:	4b36      	ldr	r3, [pc, #216]	; (8005fb8 <UART_SetConfig+0x2d4>)
 8005ee0:	fba3 2302 	umull	r2, r3, r3, r2
 8005ee4:	095b      	lsrs	r3, r3, #5
 8005ee6:	005b      	lsls	r3, r3, #1
 8005ee8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005eec:	441c      	add	r4, r3
 8005eee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005ef8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005efc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005f00:	4642      	mov	r2, r8
 8005f02:	464b      	mov	r3, r9
 8005f04:	1891      	adds	r1, r2, r2
 8005f06:	63b9      	str	r1, [r7, #56]	; 0x38
 8005f08:	415b      	adcs	r3, r3
 8005f0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f0c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005f10:	4641      	mov	r1, r8
 8005f12:	1851      	adds	r1, r2, r1
 8005f14:	6339      	str	r1, [r7, #48]	; 0x30
 8005f16:	4649      	mov	r1, r9
 8005f18:	414b      	adcs	r3, r1
 8005f1a:	637b      	str	r3, [r7, #52]	; 0x34
 8005f1c:	f04f 0200 	mov.w	r2, #0
 8005f20:	f04f 0300 	mov.w	r3, #0
 8005f24:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005f28:	4659      	mov	r1, fp
 8005f2a:	00cb      	lsls	r3, r1, #3
 8005f2c:	4651      	mov	r1, sl
 8005f2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f32:	4651      	mov	r1, sl
 8005f34:	00ca      	lsls	r2, r1, #3
 8005f36:	4610      	mov	r0, r2
 8005f38:	4619      	mov	r1, r3
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	4642      	mov	r2, r8
 8005f3e:	189b      	adds	r3, r3, r2
 8005f40:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005f44:	464b      	mov	r3, r9
 8005f46:	460a      	mov	r2, r1
 8005f48:	eb42 0303 	adc.w	r3, r2, r3
 8005f4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	2200      	movs	r2, #0
 8005f58:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005f5c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005f60:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005f64:	460b      	mov	r3, r1
 8005f66:	18db      	adds	r3, r3, r3
 8005f68:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f6a:	4613      	mov	r3, r2
 8005f6c:	eb42 0303 	adc.w	r3, r2, r3
 8005f70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f72:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005f76:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005f7a:	f7fa f981 	bl	8000280 <__aeabi_uldivmod>
 8005f7e:	4602      	mov	r2, r0
 8005f80:	460b      	mov	r3, r1
 8005f82:	4b0d      	ldr	r3, [pc, #52]	; (8005fb8 <UART_SetConfig+0x2d4>)
 8005f84:	fba3 1302 	umull	r1, r3, r3, r2
 8005f88:	095b      	lsrs	r3, r3, #5
 8005f8a:	2164      	movs	r1, #100	; 0x64
 8005f8c:	fb01 f303 	mul.w	r3, r1, r3
 8005f90:	1ad3      	subs	r3, r2, r3
 8005f92:	00db      	lsls	r3, r3, #3
 8005f94:	3332      	adds	r3, #50	; 0x32
 8005f96:	4a08      	ldr	r2, [pc, #32]	; (8005fb8 <UART_SetConfig+0x2d4>)
 8005f98:	fba2 2303 	umull	r2, r3, r2, r3
 8005f9c:	095b      	lsrs	r3, r3, #5
 8005f9e:	f003 0207 	and.w	r2, r3, #7
 8005fa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4422      	add	r2, r4
 8005faa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005fac:	e105      	b.n	80061ba <UART_SetConfig+0x4d6>
 8005fae:	bf00      	nop
 8005fb0:	40011000 	.word	0x40011000
 8005fb4:	40011400 	.word	0x40011400
 8005fb8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005fbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005fc6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005fca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005fce:	4642      	mov	r2, r8
 8005fd0:	464b      	mov	r3, r9
 8005fd2:	1891      	adds	r1, r2, r2
 8005fd4:	6239      	str	r1, [r7, #32]
 8005fd6:	415b      	adcs	r3, r3
 8005fd8:	627b      	str	r3, [r7, #36]	; 0x24
 8005fda:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005fde:	4641      	mov	r1, r8
 8005fe0:	1854      	adds	r4, r2, r1
 8005fe2:	4649      	mov	r1, r9
 8005fe4:	eb43 0501 	adc.w	r5, r3, r1
 8005fe8:	f04f 0200 	mov.w	r2, #0
 8005fec:	f04f 0300 	mov.w	r3, #0
 8005ff0:	00eb      	lsls	r3, r5, #3
 8005ff2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ff6:	00e2      	lsls	r2, r4, #3
 8005ff8:	4614      	mov	r4, r2
 8005ffa:	461d      	mov	r5, r3
 8005ffc:	4643      	mov	r3, r8
 8005ffe:	18e3      	adds	r3, r4, r3
 8006000:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006004:	464b      	mov	r3, r9
 8006006:	eb45 0303 	adc.w	r3, r5, r3
 800600a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800600e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800601a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800601e:	f04f 0200 	mov.w	r2, #0
 8006022:	f04f 0300 	mov.w	r3, #0
 8006026:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800602a:	4629      	mov	r1, r5
 800602c:	008b      	lsls	r3, r1, #2
 800602e:	4621      	mov	r1, r4
 8006030:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006034:	4621      	mov	r1, r4
 8006036:	008a      	lsls	r2, r1, #2
 8006038:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800603c:	f7fa f920 	bl	8000280 <__aeabi_uldivmod>
 8006040:	4602      	mov	r2, r0
 8006042:	460b      	mov	r3, r1
 8006044:	4b60      	ldr	r3, [pc, #384]	; (80061c8 <UART_SetConfig+0x4e4>)
 8006046:	fba3 2302 	umull	r2, r3, r3, r2
 800604a:	095b      	lsrs	r3, r3, #5
 800604c:	011c      	lsls	r4, r3, #4
 800604e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006052:	2200      	movs	r2, #0
 8006054:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006058:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800605c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006060:	4642      	mov	r2, r8
 8006062:	464b      	mov	r3, r9
 8006064:	1891      	adds	r1, r2, r2
 8006066:	61b9      	str	r1, [r7, #24]
 8006068:	415b      	adcs	r3, r3
 800606a:	61fb      	str	r3, [r7, #28]
 800606c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006070:	4641      	mov	r1, r8
 8006072:	1851      	adds	r1, r2, r1
 8006074:	6139      	str	r1, [r7, #16]
 8006076:	4649      	mov	r1, r9
 8006078:	414b      	adcs	r3, r1
 800607a:	617b      	str	r3, [r7, #20]
 800607c:	f04f 0200 	mov.w	r2, #0
 8006080:	f04f 0300 	mov.w	r3, #0
 8006084:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006088:	4659      	mov	r1, fp
 800608a:	00cb      	lsls	r3, r1, #3
 800608c:	4651      	mov	r1, sl
 800608e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006092:	4651      	mov	r1, sl
 8006094:	00ca      	lsls	r2, r1, #3
 8006096:	4610      	mov	r0, r2
 8006098:	4619      	mov	r1, r3
 800609a:	4603      	mov	r3, r0
 800609c:	4642      	mov	r2, r8
 800609e:	189b      	adds	r3, r3, r2
 80060a0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80060a4:	464b      	mov	r3, r9
 80060a6:	460a      	mov	r2, r1
 80060a8:	eb42 0303 	adc.w	r3, r2, r3
 80060ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80060b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	2200      	movs	r2, #0
 80060b8:	67bb      	str	r3, [r7, #120]	; 0x78
 80060ba:	67fa      	str	r2, [r7, #124]	; 0x7c
 80060bc:	f04f 0200 	mov.w	r2, #0
 80060c0:	f04f 0300 	mov.w	r3, #0
 80060c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80060c8:	4649      	mov	r1, r9
 80060ca:	008b      	lsls	r3, r1, #2
 80060cc:	4641      	mov	r1, r8
 80060ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060d2:	4641      	mov	r1, r8
 80060d4:	008a      	lsls	r2, r1, #2
 80060d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80060da:	f7fa f8d1 	bl	8000280 <__aeabi_uldivmod>
 80060de:	4602      	mov	r2, r0
 80060e0:	460b      	mov	r3, r1
 80060e2:	4b39      	ldr	r3, [pc, #228]	; (80061c8 <UART_SetConfig+0x4e4>)
 80060e4:	fba3 1302 	umull	r1, r3, r3, r2
 80060e8:	095b      	lsrs	r3, r3, #5
 80060ea:	2164      	movs	r1, #100	; 0x64
 80060ec:	fb01 f303 	mul.w	r3, r1, r3
 80060f0:	1ad3      	subs	r3, r2, r3
 80060f2:	011b      	lsls	r3, r3, #4
 80060f4:	3332      	adds	r3, #50	; 0x32
 80060f6:	4a34      	ldr	r2, [pc, #208]	; (80061c8 <UART_SetConfig+0x4e4>)
 80060f8:	fba2 2303 	umull	r2, r3, r2, r3
 80060fc:	095b      	lsrs	r3, r3, #5
 80060fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006102:	441c      	add	r4, r3
 8006104:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006108:	2200      	movs	r2, #0
 800610a:	673b      	str	r3, [r7, #112]	; 0x70
 800610c:	677a      	str	r2, [r7, #116]	; 0x74
 800610e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006112:	4642      	mov	r2, r8
 8006114:	464b      	mov	r3, r9
 8006116:	1891      	adds	r1, r2, r2
 8006118:	60b9      	str	r1, [r7, #8]
 800611a:	415b      	adcs	r3, r3
 800611c:	60fb      	str	r3, [r7, #12]
 800611e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006122:	4641      	mov	r1, r8
 8006124:	1851      	adds	r1, r2, r1
 8006126:	6039      	str	r1, [r7, #0]
 8006128:	4649      	mov	r1, r9
 800612a:	414b      	adcs	r3, r1
 800612c:	607b      	str	r3, [r7, #4]
 800612e:	f04f 0200 	mov.w	r2, #0
 8006132:	f04f 0300 	mov.w	r3, #0
 8006136:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800613a:	4659      	mov	r1, fp
 800613c:	00cb      	lsls	r3, r1, #3
 800613e:	4651      	mov	r1, sl
 8006140:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006144:	4651      	mov	r1, sl
 8006146:	00ca      	lsls	r2, r1, #3
 8006148:	4610      	mov	r0, r2
 800614a:	4619      	mov	r1, r3
 800614c:	4603      	mov	r3, r0
 800614e:	4642      	mov	r2, r8
 8006150:	189b      	adds	r3, r3, r2
 8006152:	66bb      	str	r3, [r7, #104]	; 0x68
 8006154:	464b      	mov	r3, r9
 8006156:	460a      	mov	r2, r1
 8006158:	eb42 0303 	adc.w	r3, r2, r3
 800615c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800615e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	663b      	str	r3, [r7, #96]	; 0x60
 8006168:	667a      	str	r2, [r7, #100]	; 0x64
 800616a:	f04f 0200 	mov.w	r2, #0
 800616e:	f04f 0300 	mov.w	r3, #0
 8006172:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006176:	4649      	mov	r1, r9
 8006178:	008b      	lsls	r3, r1, #2
 800617a:	4641      	mov	r1, r8
 800617c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006180:	4641      	mov	r1, r8
 8006182:	008a      	lsls	r2, r1, #2
 8006184:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006188:	f7fa f87a 	bl	8000280 <__aeabi_uldivmod>
 800618c:	4602      	mov	r2, r0
 800618e:	460b      	mov	r3, r1
 8006190:	4b0d      	ldr	r3, [pc, #52]	; (80061c8 <UART_SetConfig+0x4e4>)
 8006192:	fba3 1302 	umull	r1, r3, r3, r2
 8006196:	095b      	lsrs	r3, r3, #5
 8006198:	2164      	movs	r1, #100	; 0x64
 800619a:	fb01 f303 	mul.w	r3, r1, r3
 800619e:	1ad3      	subs	r3, r2, r3
 80061a0:	011b      	lsls	r3, r3, #4
 80061a2:	3332      	adds	r3, #50	; 0x32
 80061a4:	4a08      	ldr	r2, [pc, #32]	; (80061c8 <UART_SetConfig+0x4e4>)
 80061a6:	fba2 2303 	umull	r2, r3, r2, r3
 80061aa:	095b      	lsrs	r3, r3, #5
 80061ac:	f003 020f 	and.w	r2, r3, #15
 80061b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4422      	add	r2, r4
 80061b8:	609a      	str	r2, [r3, #8]
}
 80061ba:	bf00      	nop
 80061bc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80061c0:	46bd      	mov	sp, r7
 80061c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061c6:	bf00      	nop
 80061c8:	51eb851f 	.word	0x51eb851f

080061cc <_Znaj>:
 80061cc:	f000 b800 	b.w	80061d0 <_Znwj>

080061d0 <_Znwj>:
 80061d0:	2801      	cmp	r0, #1
 80061d2:	bf38      	it	cc
 80061d4:	2001      	movcc	r0, #1
 80061d6:	b510      	push	{r4, lr}
 80061d8:	4604      	mov	r4, r0
 80061da:	4620      	mov	r0, r4
 80061dc:	f000 f844 	bl	8006268 <malloc>
 80061e0:	b930      	cbnz	r0, 80061f0 <_Znwj+0x20>
 80061e2:	f000 f807 	bl	80061f4 <_ZSt15get_new_handlerv>
 80061e6:	b908      	cbnz	r0, 80061ec <_Znwj+0x1c>
 80061e8:	f000 f80c 	bl	8006204 <abort>
 80061ec:	4780      	blx	r0
 80061ee:	e7f4      	b.n	80061da <_Znwj+0xa>
 80061f0:	bd10      	pop	{r4, pc}
	...

080061f4 <_ZSt15get_new_handlerv>:
 80061f4:	4b02      	ldr	r3, [pc, #8]	; (8006200 <_ZSt15get_new_handlerv+0xc>)
 80061f6:	6818      	ldr	r0, [r3, #0]
 80061f8:	f3bf 8f5b 	dmb	ish
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop
 8006200:	2000029c 	.word	0x2000029c

08006204 <abort>:
 8006204:	b508      	push	{r3, lr}
 8006206:	2006      	movs	r0, #6
 8006208:	f000 f96e 	bl	80064e8 <raise>
 800620c:	2001      	movs	r0, #1
 800620e:	f7fb ff6d 	bl	80020ec <_exit>
	...

08006214 <__errno>:
 8006214:	4b01      	ldr	r3, [pc, #4]	; (800621c <__errno+0x8>)
 8006216:	6818      	ldr	r0, [r3, #0]
 8006218:	4770      	bx	lr
 800621a:	bf00      	nop
 800621c:	20000010 	.word	0x20000010

08006220 <__libc_init_array>:
 8006220:	b570      	push	{r4, r5, r6, lr}
 8006222:	4d0d      	ldr	r5, [pc, #52]	; (8006258 <__libc_init_array+0x38>)
 8006224:	4c0d      	ldr	r4, [pc, #52]	; (800625c <__libc_init_array+0x3c>)
 8006226:	1b64      	subs	r4, r4, r5
 8006228:	10a4      	asrs	r4, r4, #2
 800622a:	2600      	movs	r6, #0
 800622c:	42a6      	cmp	r6, r4
 800622e:	d109      	bne.n	8006244 <__libc_init_array+0x24>
 8006230:	4d0b      	ldr	r5, [pc, #44]	; (8006260 <__libc_init_array+0x40>)
 8006232:	4c0c      	ldr	r4, [pc, #48]	; (8006264 <__libc_init_array+0x44>)
 8006234:	f001 f9d6 	bl	80075e4 <_init>
 8006238:	1b64      	subs	r4, r4, r5
 800623a:	10a4      	asrs	r4, r4, #2
 800623c:	2600      	movs	r6, #0
 800623e:	42a6      	cmp	r6, r4
 8006240:	d105      	bne.n	800624e <__libc_init_array+0x2e>
 8006242:	bd70      	pop	{r4, r5, r6, pc}
 8006244:	f855 3b04 	ldr.w	r3, [r5], #4
 8006248:	4798      	blx	r3
 800624a:	3601      	adds	r6, #1
 800624c:	e7ee      	b.n	800622c <__libc_init_array+0xc>
 800624e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006252:	4798      	blx	r3
 8006254:	3601      	adds	r6, #1
 8006256:	e7f2      	b.n	800623e <__libc_init_array+0x1e>
 8006258:	08007738 	.word	0x08007738
 800625c:	08007738 	.word	0x08007738
 8006260:	08007738 	.word	0x08007738
 8006264:	0800773c 	.word	0x0800773c

08006268 <malloc>:
 8006268:	4b02      	ldr	r3, [pc, #8]	; (8006274 <malloc+0xc>)
 800626a:	4601      	mov	r1, r0
 800626c:	6818      	ldr	r0, [r3, #0]
 800626e:	f000 b877 	b.w	8006360 <_malloc_r>
 8006272:	bf00      	nop
 8006274:	20000010 	.word	0x20000010

08006278 <memset>:
 8006278:	4402      	add	r2, r0
 800627a:	4603      	mov	r3, r0
 800627c:	4293      	cmp	r3, r2
 800627e:	d100      	bne.n	8006282 <memset+0xa>
 8006280:	4770      	bx	lr
 8006282:	f803 1b01 	strb.w	r1, [r3], #1
 8006286:	e7f9      	b.n	800627c <memset+0x4>

08006288 <_free_r>:
 8006288:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800628a:	2900      	cmp	r1, #0
 800628c:	d044      	beq.n	8006318 <_free_r+0x90>
 800628e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006292:	9001      	str	r0, [sp, #4]
 8006294:	2b00      	cmp	r3, #0
 8006296:	f1a1 0404 	sub.w	r4, r1, #4
 800629a:	bfb8      	it	lt
 800629c:	18e4      	addlt	r4, r4, r3
 800629e:	f000 fa57 	bl	8006750 <__malloc_lock>
 80062a2:	4a1e      	ldr	r2, [pc, #120]	; (800631c <_free_r+0x94>)
 80062a4:	9801      	ldr	r0, [sp, #4]
 80062a6:	6813      	ldr	r3, [r2, #0]
 80062a8:	b933      	cbnz	r3, 80062b8 <_free_r+0x30>
 80062aa:	6063      	str	r3, [r4, #4]
 80062ac:	6014      	str	r4, [r2, #0]
 80062ae:	b003      	add	sp, #12
 80062b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80062b4:	f000 ba52 	b.w	800675c <__malloc_unlock>
 80062b8:	42a3      	cmp	r3, r4
 80062ba:	d908      	bls.n	80062ce <_free_r+0x46>
 80062bc:	6825      	ldr	r5, [r4, #0]
 80062be:	1961      	adds	r1, r4, r5
 80062c0:	428b      	cmp	r3, r1
 80062c2:	bf01      	itttt	eq
 80062c4:	6819      	ldreq	r1, [r3, #0]
 80062c6:	685b      	ldreq	r3, [r3, #4]
 80062c8:	1949      	addeq	r1, r1, r5
 80062ca:	6021      	streq	r1, [r4, #0]
 80062cc:	e7ed      	b.n	80062aa <_free_r+0x22>
 80062ce:	461a      	mov	r2, r3
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	b10b      	cbz	r3, 80062d8 <_free_r+0x50>
 80062d4:	42a3      	cmp	r3, r4
 80062d6:	d9fa      	bls.n	80062ce <_free_r+0x46>
 80062d8:	6811      	ldr	r1, [r2, #0]
 80062da:	1855      	adds	r5, r2, r1
 80062dc:	42a5      	cmp	r5, r4
 80062de:	d10b      	bne.n	80062f8 <_free_r+0x70>
 80062e0:	6824      	ldr	r4, [r4, #0]
 80062e2:	4421      	add	r1, r4
 80062e4:	1854      	adds	r4, r2, r1
 80062e6:	42a3      	cmp	r3, r4
 80062e8:	6011      	str	r1, [r2, #0]
 80062ea:	d1e0      	bne.n	80062ae <_free_r+0x26>
 80062ec:	681c      	ldr	r4, [r3, #0]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	6053      	str	r3, [r2, #4]
 80062f2:	4421      	add	r1, r4
 80062f4:	6011      	str	r1, [r2, #0]
 80062f6:	e7da      	b.n	80062ae <_free_r+0x26>
 80062f8:	d902      	bls.n	8006300 <_free_r+0x78>
 80062fa:	230c      	movs	r3, #12
 80062fc:	6003      	str	r3, [r0, #0]
 80062fe:	e7d6      	b.n	80062ae <_free_r+0x26>
 8006300:	6825      	ldr	r5, [r4, #0]
 8006302:	1961      	adds	r1, r4, r5
 8006304:	428b      	cmp	r3, r1
 8006306:	bf04      	itt	eq
 8006308:	6819      	ldreq	r1, [r3, #0]
 800630a:	685b      	ldreq	r3, [r3, #4]
 800630c:	6063      	str	r3, [r4, #4]
 800630e:	bf04      	itt	eq
 8006310:	1949      	addeq	r1, r1, r5
 8006312:	6021      	streq	r1, [r4, #0]
 8006314:	6054      	str	r4, [r2, #4]
 8006316:	e7ca      	b.n	80062ae <_free_r+0x26>
 8006318:	b003      	add	sp, #12
 800631a:	bd30      	pop	{r4, r5, pc}
 800631c:	200002a0 	.word	0x200002a0

08006320 <sbrk_aligned>:
 8006320:	b570      	push	{r4, r5, r6, lr}
 8006322:	4e0e      	ldr	r6, [pc, #56]	; (800635c <sbrk_aligned+0x3c>)
 8006324:	460c      	mov	r4, r1
 8006326:	6831      	ldr	r1, [r6, #0]
 8006328:	4605      	mov	r5, r0
 800632a:	b911      	cbnz	r1, 8006332 <sbrk_aligned+0x12>
 800632c:	f000 f8a4 	bl	8006478 <_sbrk_r>
 8006330:	6030      	str	r0, [r6, #0]
 8006332:	4621      	mov	r1, r4
 8006334:	4628      	mov	r0, r5
 8006336:	f000 f89f 	bl	8006478 <_sbrk_r>
 800633a:	1c43      	adds	r3, r0, #1
 800633c:	d00a      	beq.n	8006354 <sbrk_aligned+0x34>
 800633e:	1cc4      	adds	r4, r0, #3
 8006340:	f024 0403 	bic.w	r4, r4, #3
 8006344:	42a0      	cmp	r0, r4
 8006346:	d007      	beq.n	8006358 <sbrk_aligned+0x38>
 8006348:	1a21      	subs	r1, r4, r0
 800634a:	4628      	mov	r0, r5
 800634c:	f000 f894 	bl	8006478 <_sbrk_r>
 8006350:	3001      	adds	r0, #1
 8006352:	d101      	bne.n	8006358 <sbrk_aligned+0x38>
 8006354:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006358:	4620      	mov	r0, r4
 800635a:	bd70      	pop	{r4, r5, r6, pc}
 800635c:	200002a4 	.word	0x200002a4

08006360 <_malloc_r>:
 8006360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006364:	1ccd      	adds	r5, r1, #3
 8006366:	f025 0503 	bic.w	r5, r5, #3
 800636a:	3508      	adds	r5, #8
 800636c:	2d0c      	cmp	r5, #12
 800636e:	bf38      	it	cc
 8006370:	250c      	movcc	r5, #12
 8006372:	2d00      	cmp	r5, #0
 8006374:	4607      	mov	r7, r0
 8006376:	db01      	blt.n	800637c <_malloc_r+0x1c>
 8006378:	42a9      	cmp	r1, r5
 800637a:	d905      	bls.n	8006388 <_malloc_r+0x28>
 800637c:	230c      	movs	r3, #12
 800637e:	603b      	str	r3, [r7, #0]
 8006380:	2600      	movs	r6, #0
 8006382:	4630      	mov	r0, r6
 8006384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006388:	4e2e      	ldr	r6, [pc, #184]	; (8006444 <_malloc_r+0xe4>)
 800638a:	f000 f9e1 	bl	8006750 <__malloc_lock>
 800638e:	6833      	ldr	r3, [r6, #0]
 8006390:	461c      	mov	r4, r3
 8006392:	bb34      	cbnz	r4, 80063e2 <_malloc_r+0x82>
 8006394:	4629      	mov	r1, r5
 8006396:	4638      	mov	r0, r7
 8006398:	f7ff ffc2 	bl	8006320 <sbrk_aligned>
 800639c:	1c43      	adds	r3, r0, #1
 800639e:	4604      	mov	r4, r0
 80063a0:	d14d      	bne.n	800643e <_malloc_r+0xde>
 80063a2:	6834      	ldr	r4, [r6, #0]
 80063a4:	4626      	mov	r6, r4
 80063a6:	2e00      	cmp	r6, #0
 80063a8:	d140      	bne.n	800642c <_malloc_r+0xcc>
 80063aa:	6823      	ldr	r3, [r4, #0]
 80063ac:	4631      	mov	r1, r6
 80063ae:	4638      	mov	r0, r7
 80063b0:	eb04 0803 	add.w	r8, r4, r3
 80063b4:	f000 f860 	bl	8006478 <_sbrk_r>
 80063b8:	4580      	cmp	r8, r0
 80063ba:	d13a      	bne.n	8006432 <_malloc_r+0xd2>
 80063bc:	6821      	ldr	r1, [r4, #0]
 80063be:	3503      	adds	r5, #3
 80063c0:	1a6d      	subs	r5, r5, r1
 80063c2:	f025 0503 	bic.w	r5, r5, #3
 80063c6:	3508      	adds	r5, #8
 80063c8:	2d0c      	cmp	r5, #12
 80063ca:	bf38      	it	cc
 80063cc:	250c      	movcc	r5, #12
 80063ce:	4629      	mov	r1, r5
 80063d0:	4638      	mov	r0, r7
 80063d2:	f7ff ffa5 	bl	8006320 <sbrk_aligned>
 80063d6:	3001      	adds	r0, #1
 80063d8:	d02b      	beq.n	8006432 <_malloc_r+0xd2>
 80063da:	6823      	ldr	r3, [r4, #0]
 80063dc:	442b      	add	r3, r5
 80063de:	6023      	str	r3, [r4, #0]
 80063e0:	e00e      	b.n	8006400 <_malloc_r+0xa0>
 80063e2:	6822      	ldr	r2, [r4, #0]
 80063e4:	1b52      	subs	r2, r2, r5
 80063e6:	d41e      	bmi.n	8006426 <_malloc_r+0xc6>
 80063e8:	2a0b      	cmp	r2, #11
 80063ea:	d916      	bls.n	800641a <_malloc_r+0xba>
 80063ec:	1961      	adds	r1, r4, r5
 80063ee:	42a3      	cmp	r3, r4
 80063f0:	6025      	str	r5, [r4, #0]
 80063f2:	bf18      	it	ne
 80063f4:	6059      	strne	r1, [r3, #4]
 80063f6:	6863      	ldr	r3, [r4, #4]
 80063f8:	bf08      	it	eq
 80063fa:	6031      	streq	r1, [r6, #0]
 80063fc:	5162      	str	r2, [r4, r5]
 80063fe:	604b      	str	r3, [r1, #4]
 8006400:	4638      	mov	r0, r7
 8006402:	f104 060b 	add.w	r6, r4, #11
 8006406:	f000 f9a9 	bl	800675c <__malloc_unlock>
 800640a:	f026 0607 	bic.w	r6, r6, #7
 800640e:	1d23      	adds	r3, r4, #4
 8006410:	1af2      	subs	r2, r6, r3
 8006412:	d0b6      	beq.n	8006382 <_malloc_r+0x22>
 8006414:	1b9b      	subs	r3, r3, r6
 8006416:	50a3      	str	r3, [r4, r2]
 8006418:	e7b3      	b.n	8006382 <_malloc_r+0x22>
 800641a:	6862      	ldr	r2, [r4, #4]
 800641c:	42a3      	cmp	r3, r4
 800641e:	bf0c      	ite	eq
 8006420:	6032      	streq	r2, [r6, #0]
 8006422:	605a      	strne	r2, [r3, #4]
 8006424:	e7ec      	b.n	8006400 <_malloc_r+0xa0>
 8006426:	4623      	mov	r3, r4
 8006428:	6864      	ldr	r4, [r4, #4]
 800642a:	e7b2      	b.n	8006392 <_malloc_r+0x32>
 800642c:	4634      	mov	r4, r6
 800642e:	6876      	ldr	r6, [r6, #4]
 8006430:	e7b9      	b.n	80063a6 <_malloc_r+0x46>
 8006432:	230c      	movs	r3, #12
 8006434:	603b      	str	r3, [r7, #0]
 8006436:	4638      	mov	r0, r7
 8006438:	f000 f990 	bl	800675c <__malloc_unlock>
 800643c:	e7a1      	b.n	8006382 <_malloc_r+0x22>
 800643e:	6025      	str	r5, [r4, #0]
 8006440:	e7de      	b.n	8006400 <_malloc_r+0xa0>
 8006442:	bf00      	nop
 8006444:	200002a0 	.word	0x200002a0

08006448 <iprintf>:
 8006448:	b40f      	push	{r0, r1, r2, r3}
 800644a:	4b0a      	ldr	r3, [pc, #40]	; (8006474 <iprintf+0x2c>)
 800644c:	b513      	push	{r0, r1, r4, lr}
 800644e:	681c      	ldr	r4, [r3, #0]
 8006450:	b124      	cbz	r4, 800645c <iprintf+0x14>
 8006452:	69a3      	ldr	r3, [r4, #24]
 8006454:	b913      	cbnz	r3, 800645c <iprintf+0x14>
 8006456:	4620      	mov	r0, r4
 8006458:	f000 f8da 	bl	8006610 <__sinit>
 800645c:	ab05      	add	r3, sp, #20
 800645e:	9a04      	ldr	r2, [sp, #16]
 8006460:	68a1      	ldr	r1, [r4, #8]
 8006462:	9301      	str	r3, [sp, #4]
 8006464:	4620      	mov	r0, r4
 8006466:	f000 fb05 	bl	8006a74 <_vfiprintf_r>
 800646a:	b002      	add	sp, #8
 800646c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006470:	b004      	add	sp, #16
 8006472:	4770      	bx	lr
 8006474:	20000010 	.word	0x20000010

08006478 <_sbrk_r>:
 8006478:	b538      	push	{r3, r4, r5, lr}
 800647a:	4d06      	ldr	r5, [pc, #24]	; (8006494 <_sbrk_r+0x1c>)
 800647c:	2300      	movs	r3, #0
 800647e:	4604      	mov	r4, r0
 8006480:	4608      	mov	r0, r1
 8006482:	602b      	str	r3, [r5, #0]
 8006484:	f7fb feaa 	bl	80021dc <_sbrk>
 8006488:	1c43      	adds	r3, r0, #1
 800648a:	d102      	bne.n	8006492 <_sbrk_r+0x1a>
 800648c:	682b      	ldr	r3, [r5, #0]
 800648e:	b103      	cbz	r3, 8006492 <_sbrk_r+0x1a>
 8006490:	6023      	str	r3, [r4, #0]
 8006492:	bd38      	pop	{r3, r4, r5, pc}
 8006494:	200002ac 	.word	0x200002ac

08006498 <_raise_r>:
 8006498:	291f      	cmp	r1, #31
 800649a:	b538      	push	{r3, r4, r5, lr}
 800649c:	4604      	mov	r4, r0
 800649e:	460d      	mov	r5, r1
 80064a0:	d904      	bls.n	80064ac <_raise_r+0x14>
 80064a2:	2316      	movs	r3, #22
 80064a4:	6003      	str	r3, [r0, #0]
 80064a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80064aa:	bd38      	pop	{r3, r4, r5, pc}
 80064ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80064ae:	b112      	cbz	r2, 80064b6 <_raise_r+0x1e>
 80064b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80064b4:	b94b      	cbnz	r3, 80064ca <_raise_r+0x32>
 80064b6:	4620      	mov	r0, r4
 80064b8:	f000 f830 	bl	800651c <_getpid_r>
 80064bc:	462a      	mov	r2, r5
 80064be:	4601      	mov	r1, r0
 80064c0:	4620      	mov	r0, r4
 80064c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064c6:	f000 b817 	b.w	80064f8 <_kill_r>
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d00a      	beq.n	80064e4 <_raise_r+0x4c>
 80064ce:	1c59      	adds	r1, r3, #1
 80064d0:	d103      	bne.n	80064da <_raise_r+0x42>
 80064d2:	2316      	movs	r3, #22
 80064d4:	6003      	str	r3, [r0, #0]
 80064d6:	2001      	movs	r0, #1
 80064d8:	e7e7      	b.n	80064aa <_raise_r+0x12>
 80064da:	2400      	movs	r4, #0
 80064dc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80064e0:	4628      	mov	r0, r5
 80064e2:	4798      	blx	r3
 80064e4:	2000      	movs	r0, #0
 80064e6:	e7e0      	b.n	80064aa <_raise_r+0x12>

080064e8 <raise>:
 80064e8:	4b02      	ldr	r3, [pc, #8]	; (80064f4 <raise+0xc>)
 80064ea:	4601      	mov	r1, r0
 80064ec:	6818      	ldr	r0, [r3, #0]
 80064ee:	f7ff bfd3 	b.w	8006498 <_raise_r>
 80064f2:	bf00      	nop
 80064f4:	20000010 	.word	0x20000010

080064f8 <_kill_r>:
 80064f8:	b538      	push	{r3, r4, r5, lr}
 80064fa:	4d07      	ldr	r5, [pc, #28]	; (8006518 <_kill_r+0x20>)
 80064fc:	2300      	movs	r3, #0
 80064fe:	4604      	mov	r4, r0
 8006500:	4608      	mov	r0, r1
 8006502:	4611      	mov	r1, r2
 8006504:	602b      	str	r3, [r5, #0]
 8006506:	f7fb fde1 	bl	80020cc <_kill>
 800650a:	1c43      	adds	r3, r0, #1
 800650c:	d102      	bne.n	8006514 <_kill_r+0x1c>
 800650e:	682b      	ldr	r3, [r5, #0]
 8006510:	b103      	cbz	r3, 8006514 <_kill_r+0x1c>
 8006512:	6023      	str	r3, [r4, #0]
 8006514:	bd38      	pop	{r3, r4, r5, pc}
 8006516:	bf00      	nop
 8006518:	200002ac 	.word	0x200002ac

0800651c <_getpid_r>:
 800651c:	f7fb bdce 	b.w	80020bc <_getpid>

08006520 <siprintf>:
 8006520:	b40e      	push	{r1, r2, r3}
 8006522:	b500      	push	{lr}
 8006524:	b09c      	sub	sp, #112	; 0x70
 8006526:	ab1d      	add	r3, sp, #116	; 0x74
 8006528:	9002      	str	r0, [sp, #8]
 800652a:	9006      	str	r0, [sp, #24]
 800652c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006530:	4809      	ldr	r0, [pc, #36]	; (8006558 <siprintf+0x38>)
 8006532:	9107      	str	r1, [sp, #28]
 8006534:	9104      	str	r1, [sp, #16]
 8006536:	4909      	ldr	r1, [pc, #36]	; (800655c <siprintf+0x3c>)
 8006538:	f853 2b04 	ldr.w	r2, [r3], #4
 800653c:	9105      	str	r1, [sp, #20]
 800653e:	6800      	ldr	r0, [r0, #0]
 8006540:	9301      	str	r3, [sp, #4]
 8006542:	a902      	add	r1, sp, #8
 8006544:	f000 f96c 	bl	8006820 <_svfiprintf_r>
 8006548:	9b02      	ldr	r3, [sp, #8]
 800654a:	2200      	movs	r2, #0
 800654c:	701a      	strb	r2, [r3, #0]
 800654e:	b01c      	add	sp, #112	; 0x70
 8006550:	f85d eb04 	ldr.w	lr, [sp], #4
 8006554:	b003      	add	sp, #12
 8006556:	4770      	bx	lr
 8006558:	20000010 	.word	0x20000010
 800655c:	ffff0208 	.word	0xffff0208

08006560 <std>:
 8006560:	2300      	movs	r3, #0
 8006562:	b510      	push	{r4, lr}
 8006564:	4604      	mov	r4, r0
 8006566:	e9c0 3300 	strd	r3, r3, [r0]
 800656a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800656e:	6083      	str	r3, [r0, #8]
 8006570:	8181      	strh	r1, [r0, #12]
 8006572:	6643      	str	r3, [r0, #100]	; 0x64
 8006574:	81c2      	strh	r2, [r0, #14]
 8006576:	6183      	str	r3, [r0, #24]
 8006578:	4619      	mov	r1, r3
 800657a:	2208      	movs	r2, #8
 800657c:	305c      	adds	r0, #92	; 0x5c
 800657e:	f7ff fe7b 	bl	8006278 <memset>
 8006582:	4b05      	ldr	r3, [pc, #20]	; (8006598 <std+0x38>)
 8006584:	6263      	str	r3, [r4, #36]	; 0x24
 8006586:	4b05      	ldr	r3, [pc, #20]	; (800659c <std+0x3c>)
 8006588:	62a3      	str	r3, [r4, #40]	; 0x28
 800658a:	4b05      	ldr	r3, [pc, #20]	; (80065a0 <std+0x40>)
 800658c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800658e:	4b05      	ldr	r3, [pc, #20]	; (80065a4 <std+0x44>)
 8006590:	6224      	str	r4, [r4, #32]
 8006592:	6323      	str	r3, [r4, #48]	; 0x30
 8006594:	bd10      	pop	{r4, pc}
 8006596:	bf00      	nop
 8006598:	08006ffd 	.word	0x08006ffd
 800659c:	0800701f 	.word	0x0800701f
 80065a0:	08007057 	.word	0x08007057
 80065a4:	0800707b 	.word	0x0800707b

080065a8 <_cleanup_r>:
 80065a8:	4901      	ldr	r1, [pc, #4]	; (80065b0 <_cleanup_r+0x8>)
 80065aa:	f000 b8af 	b.w	800670c <_fwalk_reent>
 80065ae:	bf00      	nop
 80065b0:	08007355 	.word	0x08007355

080065b4 <__sfmoreglue>:
 80065b4:	b570      	push	{r4, r5, r6, lr}
 80065b6:	2268      	movs	r2, #104	; 0x68
 80065b8:	1e4d      	subs	r5, r1, #1
 80065ba:	4355      	muls	r5, r2
 80065bc:	460e      	mov	r6, r1
 80065be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80065c2:	f7ff fecd 	bl	8006360 <_malloc_r>
 80065c6:	4604      	mov	r4, r0
 80065c8:	b140      	cbz	r0, 80065dc <__sfmoreglue+0x28>
 80065ca:	2100      	movs	r1, #0
 80065cc:	e9c0 1600 	strd	r1, r6, [r0]
 80065d0:	300c      	adds	r0, #12
 80065d2:	60a0      	str	r0, [r4, #8]
 80065d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80065d8:	f7ff fe4e 	bl	8006278 <memset>
 80065dc:	4620      	mov	r0, r4
 80065de:	bd70      	pop	{r4, r5, r6, pc}

080065e0 <__sfp_lock_acquire>:
 80065e0:	4801      	ldr	r0, [pc, #4]	; (80065e8 <__sfp_lock_acquire+0x8>)
 80065e2:	f000 b8b3 	b.w	800674c <__retarget_lock_acquire_recursive>
 80065e6:	bf00      	nop
 80065e8:	200002a9 	.word	0x200002a9

080065ec <__sfp_lock_release>:
 80065ec:	4801      	ldr	r0, [pc, #4]	; (80065f4 <__sfp_lock_release+0x8>)
 80065ee:	f000 b8ae 	b.w	800674e <__retarget_lock_release_recursive>
 80065f2:	bf00      	nop
 80065f4:	200002a9 	.word	0x200002a9

080065f8 <__sinit_lock_acquire>:
 80065f8:	4801      	ldr	r0, [pc, #4]	; (8006600 <__sinit_lock_acquire+0x8>)
 80065fa:	f000 b8a7 	b.w	800674c <__retarget_lock_acquire_recursive>
 80065fe:	bf00      	nop
 8006600:	200002aa 	.word	0x200002aa

08006604 <__sinit_lock_release>:
 8006604:	4801      	ldr	r0, [pc, #4]	; (800660c <__sinit_lock_release+0x8>)
 8006606:	f000 b8a2 	b.w	800674e <__retarget_lock_release_recursive>
 800660a:	bf00      	nop
 800660c:	200002aa 	.word	0x200002aa

08006610 <__sinit>:
 8006610:	b510      	push	{r4, lr}
 8006612:	4604      	mov	r4, r0
 8006614:	f7ff fff0 	bl	80065f8 <__sinit_lock_acquire>
 8006618:	69a3      	ldr	r3, [r4, #24]
 800661a:	b11b      	cbz	r3, 8006624 <__sinit+0x14>
 800661c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006620:	f7ff bff0 	b.w	8006604 <__sinit_lock_release>
 8006624:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006628:	6523      	str	r3, [r4, #80]	; 0x50
 800662a:	4b13      	ldr	r3, [pc, #76]	; (8006678 <__sinit+0x68>)
 800662c:	4a13      	ldr	r2, [pc, #76]	; (800667c <__sinit+0x6c>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	62a2      	str	r2, [r4, #40]	; 0x28
 8006632:	42a3      	cmp	r3, r4
 8006634:	bf04      	itt	eq
 8006636:	2301      	moveq	r3, #1
 8006638:	61a3      	streq	r3, [r4, #24]
 800663a:	4620      	mov	r0, r4
 800663c:	f000 f820 	bl	8006680 <__sfp>
 8006640:	6060      	str	r0, [r4, #4]
 8006642:	4620      	mov	r0, r4
 8006644:	f000 f81c 	bl	8006680 <__sfp>
 8006648:	60a0      	str	r0, [r4, #8]
 800664a:	4620      	mov	r0, r4
 800664c:	f000 f818 	bl	8006680 <__sfp>
 8006650:	2200      	movs	r2, #0
 8006652:	60e0      	str	r0, [r4, #12]
 8006654:	2104      	movs	r1, #4
 8006656:	6860      	ldr	r0, [r4, #4]
 8006658:	f7ff ff82 	bl	8006560 <std>
 800665c:	68a0      	ldr	r0, [r4, #8]
 800665e:	2201      	movs	r2, #1
 8006660:	2109      	movs	r1, #9
 8006662:	f7ff ff7d 	bl	8006560 <std>
 8006666:	68e0      	ldr	r0, [r4, #12]
 8006668:	2202      	movs	r2, #2
 800666a:	2112      	movs	r1, #18
 800666c:	f7ff ff78 	bl	8006560 <std>
 8006670:	2301      	movs	r3, #1
 8006672:	61a3      	str	r3, [r4, #24]
 8006674:	e7d2      	b.n	800661c <__sinit+0xc>
 8006676:	bf00      	nop
 8006678:	08007698 	.word	0x08007698
 800667c:	080065a9 	.word	0x080065a9

08006680 <__sfp>:
 8006680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006682:	4607      	mov	r7, r0
 8006684:	f7ff ffac 	bl	80065e0 <__sfp_lock_acquire>
 8006688:	4b1e      	ldr	r3, [pc, #120]	; (8006704 <__sfp+0x84>)
 800668a:	681e      	ldr	r6, [r3, #0]
 800668c:	69b3      	ldr	r3, [r6, #24]
 800668e:	b913      	cbnz	r3, 8006696 <__sfp+0x16>
 8006690:	4630      	mov	r0, r6
 8006692:	f7ff ffbd 	bl	8006610 <__sinit>
 8006696:	3648      	adds	r6, #72	; 0x48
 8006698:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800669c:	3b01      	subs	r3, #1
 800669e:	d503      	bpl.n	80066a8 <__sfp+0x28>
 80066a0:	6833      	ldr	r3, [r6, #0]
 80066a2:	b30b      	cbz	r3, 80066e8 <__sfp+0x68>
 80066a4:	6836      	ldr	r6, [r6, #0]
 80066a6:	e7f7      	b.n	8006698 <__sfp+0x18>
 80066a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80066ac:	b9d5      	cbnz	r5, 80066e4 <__sfp+0x64>
 80066ae:	4b16      	ldr	r3, [pc, #88]	; (8006708 <__sfp+0x88>)
 80066b0:	60e3      	str	r3, [r4, #12]
 80066b2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80066b6:	6665      	str	r5, [r4, #100]	; 0x64
 80066b8:	f000 f847 	bl	800674a <__retarget_lock_init_recursive>
 80066bc:	f7ff ff96 	bl	80065ec <__sfp_lock_release>
 80066c0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80066c4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80066c8:	6025      	str	r5, [r4, #0]
 80066ca:	61a5      	str	r5, [r4, #24]
 80066cc:	2208      	movs	r2, #8
 80066ce:	4629      	mov	r1, r5
 80066d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80066d4:	f7ff fdd0 	bl	8006278 <memset>
 80066d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80066dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80066e0:	4620      	mov	r0, r4
 80066e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066e4:	3468      	adds	r4, #104	; 0x68
 80066e6:	e7d9      	b.n	800669c <__sfp+0x1c>
 80066e8:	2104      	movs	r1, #4
 80066ea:	4638      	mov	r0, r7
 80066ec:	f7ff ff62 	bl	80065b4 <__sfmoreglue>
 80066f0:	4604      	mov	r4, r0
 80066f2:	6030      	str	r0, [r6, #0]
 80066f4:	2800      	cmp	r0, #0
 80066f6:	d1d5      	bne.n	80066a4 <__sfp+0x24>
 80066f8:	f7ff ff78 	bl	80065ec <__sfp_lock_release>
 80066fc:	230c      	movs	r3, #12
 80066fe:	603b      	str	r3, [r7, #0]
 8006700:	e7ee      	b.n	80066e0 <__sfp+0x60>
 8006702:	bf00      	nop
 8006704:	08007698 	.word	0x08007698
 8006708:	ffff0001 	.word	0xffff0001

0800670c <_fwalk_reent>:
 800670c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006710:	4606      	mov	r6, r0
 8006712:	4688      	mov	r8, r1
 8006714:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006718:	2700      	movs	r7, #0
 800671a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800671e:	f1b9 0901 	subs.w	r9, r9, #1
 8006722:	d505      	bpl.n	8006730 <_fwalk_reent+0x24>
 8006724:	6824      	ldr	r4, [r4, #0]
 8006726:	2c00      	cmp	r4, #0
 8006728:	d1f7      	bne.n	800671a <_fwalk_reent+0xe>
 800672a:	4638      	mov	r0, r7
 800672c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006730:	89ab      	ldrh	r3, [r5, #12]
 8006732:	2b01      	cmp	r3, #1
 8006734:	d907      	bls.n	8006746 <_fwalk_reent+0x3a>
 8006736:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800673a:	3301      	adds	r3, #1
 800673c:	d003      	beq.n	8006746 <_fwalk_reent+0x3a>
 800673e:	4629      	mov	r1, r5
 8006740:	4630      	mov	r0, r6
 8006742:	47c0      	blx	r8
 8006744:	4307      	orrs	r7, r0
 8006746:	3568      	adds	r5, #104	; 0x68
 8006748:	e7e9      	b.n	800671e <_fwalk_reent+0x12>

0800674a <__retarget_lock_init_recursive>:
 800674a:	4770      	bx	lr

0800674c <__retarget_lock_acquire_recursive>:
 800674c:	4770      	bx	lr

0800674e <__retarget_lock_release_recursive>:
 800674e:	4770      	bx	lr

08006750 <__malloc_lock>:
 8006750:	4801      	ldr	r0, [pc, #4]	; (8006758 <__malloc_lock+0x8>)
 8006752:	f7ff bffb 	b.w	800674c <__retarget_lock_acquire_recursive>
 8006756:	bf00      	nop
 8006758:	200002a8 	.word	0x200002a8

0800675c <__malloc_unlock>:
 800675c:	4801      	ldr	r0, [pc, #4]	; (8006764 <__malloc_unlock+0x8>)
 800675e:	f7ff bff6 	b.w	800674e <__retarget_lock_release_recursive>
 8006762:	bf00      	nop
 8006764:	200002a8 	.word	0x200002a8

08006768 <__ssputs_r>:
 8006768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800676c:	688e      	ldr	r6, [r1, #8]
 800676e:	429e      	cmp	r6, r3
 8006770:	4682      	mov	sl, r0
 8006772:	460c      	mov	r4, r1
 8006774:	4690      	mov	r8, r2
 8006776:	461f      	mov	r7, r3
 8006778:	d838      	bhi.n	80067ec <__ssputs_r+0x84>
 800677a:	898a      	ldrh	r2, [r1, #12]
 800677c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006780:	d032      	beq.n	80067e8 <__ssputs_r+0x80>
 8006782:	6825      	ldr	r5, [r4, #0]
 8006784:	6909      	ldr	r1, [r1, #16]
 8006786:	eba5 0901 	sub.w	r9, r5, r1
 800678a:	6965      	ldr	r5, [r4, #20]
 800678c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006790:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006794:	3301      	adds	r3, #1
 8006796:	444b      	add	r3, r9
 8006798:	106d      	asrs	r5, r5, #1
 800679a:	429d      	cmp	r5, r3
 800679c:	bf38      	it	cc
 800679e:	461d      	movcc	r5, r3
 80067a0:	0553      	lsls	r3, r2, #21
 80067a2:	d531      	bpl.n	8006808 <__ssputs_r+0xa0>
 80067a4:	4629      	mov	r1, r5
 80067a6:	f7ff fddb 	bl	8006360 <_malloc_r>
 80067aa:	4606      	mov	r6, r0
 80067ac:	b950      	cbnz	r0, 80067c4 <__ssputs_r+0x5c>
 80067ae:	230c      	movs	r3, #12
 80067b0:	f8ca 3000 	str.w	r3, [sl]
 80067b4:	89a3      	ldrh	r3, [r4, #12]
 80067b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067ba:	81a3      	strh	r3, [r4, #12]
 80067bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80067c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067c4:	6921      	ldr	r1, [r4, #16]
 80067c6:	464a      	mov	r2, r9
 80067c8:	f000 fe78 	bl	80074bc <memcpy>
 80067cc:	89a3      	ldrh	r3, [r4, #12]
 80067ce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80067d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067d6:	81a3      	strh	r3, [r4, #12]
 80067d8:	6126      	str	r6, [r4, #16]
 80067da:	6165      	str	r5, [r4, #20]
 80067dc:	444e      	add	r6, r9
 80067de:	eba5 0509 	sub.w	r5, r5, r9
 80067e2:	6026      	str	r6, [r4, #0]
 80067e4:	60a5      	str	r5, [r4, #8]
 80067e6:	463e      	mov	r6, r7
 80067e8:	42be      	cmp	r6, r7
 80067ea:	d900      	bls.n	80067ee <__ssputs_r+0x86>
 80067ec:	463e      	mov	r6, r7
 80067ee:	6820      	ldr	r0, [r4, #0]
 80067f0:	4632      	mov	r2, r6
 80067f2:	4641      	mov	r1, r8
 80067f4:	f000 fe70 	bl	80074d8 <memmove>
 80067f8:	68a3      	ldr	r3, [r4, #8]
 80067fa:	1b9b      	subs	r3, r3, r6
 80067fc:	60a3      	str	r3, [r4, #8]
 80067fe:	6823      	ldr	r3, [r4, #0]
 8006800:	4433      	add	r3, r6
 8006802:	6023      	str	r3, [r4, #0]
 8006804:	2000      	movs	r0, #0
 8006806:	e7db      	b.n	80067c0 <__ssputs_r+0x58>
 8006808:	462a      	mov	r2, r5
 800680a:	f000 fe7f 	bl	800750c <_realloc_r>
 800680e:	4606      	mov	r6, r0
 8006810:	2800      	cmp	r0, #0
 8006812:	d1e1      	bne.n	80067d8 <__ssputs_r+0x70>
 8006814:	6921      	ldr	r1, [r4, #16]
 8006816:	4650      	mov	r0, sl
 8006818:	f7ff fd36 	bl	8006288 <_free_r>
 800681c:	e7c7      	b.n	80067ae <__ssputs_r+0x46>
	...

08006820 <_svfiprintf_r>:
 8006820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006824:	4698      	mov	r8, r3
 8006826:	898b      	ldrh	r3, [r1, #12]
 8006828:	061b      	lsls	r3, r3, #24
 800682a:	b09d      	sub	sp, #116	; 0x74
 800682c:	4607      	mov	r7, r0
 800682e:	460d      	mov	r5, r1
 8006830:	4614      	mov	r4, r2
 8006832:	d50e      	bpl.n	8006852 <_svfiprintf_r+0x32>
 8006834:	690b      	ldr	r3, [r1, #16]
 8006836:	b963      	cbnz	r3, 8006852 <_svfiprintf_r+0x32>
 8006838:	2140      	movs	r1, #64	; 0x40
 800683a:	f7ff fd91 	bl	8006360 <_malloc_r>
 800683e:	6028      	str	r0, [r5, #0]
 8006840:	6128      	str	r0, [r5, #16]
 8006842:	b920      	cbnz	r0, 800684e <_svfiprintf_r+0x2e>
 8006844:	230c      	movs	r3, #12
 8006846:	603b      	str	r3, [r7, #0]
 8006848:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800684c:	e0d1      	b.n	80069f2 <_svfiprintf_r+0x1d2>
 800684e:	2340      	movs	r3, #64	; 0x40
 8006850:	616b      	str	r3, [r5, #20]
 8006852:	2300      	movs	r3, #0
 8006854:	9309      	str	r3, [sp, #36]	; 0x24
 8006856:	2320      	movs	r3, #32
 8006858:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800685c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006860:	2330      	movs	r3, #48	; 0x30
 8006862:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006a0c <_svfiprintf_r+0x1ec>
 8006866:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800686a:	f04f 0901 	mov.w	r9, #1
 800686e:	4623      	mov	r3, r4
 8006870:	469a      	mov	sl, r3
 8006872:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006876:	b10a      	cbz	r2, 800687c <_svfiprintf_r+0x5c>
 8006878:	2a25      	cmp	r2, #37	; 0x25
 800687a:	d1f9      	bne.n	8006870 <_svfiprintf_r+0x50>
 800687c:	ebba 0b04 	subs.w	fp, sl, r4
 8006880:	d00b      	beq.n	800689a <_svfiprintf_r+0x7a>
 8006882:	465b      	mov	r3, fp
 8006884:	4622      	mov	r2, r4
 8006886:	4629      	mov	r1, r5
 8006888:	4638      	mov	r0, r7
 800688a:	f7ff ff6d 	bl	8006768 <__ssputs_r>
 800688e:	3001      	adds	r0, #1
 8006890:	f000 80aa 	beq.w	80069e8 <_svfiprintf_r+0x1c8>
 8006894:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006896:	445a      	add	r2, fp
 8006898:	9209      	str	r2, [sp, #36]	; 0x24
 800689a:	f89a 3000 	ldrb.w	r3, [sl]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	f000 80a2 	beq.w	80069e8 <_svfiprintf_r+0x1c8>
 80068a4:	2300      	movs	r3, #0
 80068a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80068aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068ae:	f10a 0a01 	add.w	sl, sl, #1
 80068b2:	9304      	str	r3, [sp, #16]
 80068b4:	9307      	str	r3, [sp, #28]
 80068b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80068ba:	931a      	str	r3, [sp, #104]	; 0x68
 80068bc:	4654      	mov	r4, sl
 80068be:	2205      	movs	r2, #5
 80068c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068c4:	4851      	ldr	r0, [pc, #324]	; (8006a0c <_svfiprintf_r+0x1ec>)
 80068c6:	f7f9 fc8b 	bl	80001e0 <memchr>
 80068ca:	9a04      	ldr	r2, [sp, #16]
 80068cc:	b9d8      	cbnz	r0, 8006906 <_svfiprintf_r+0xe6>
 80068ce:	06d0      	lsls	r0, r2, #27
 80068d0:	bf44      	itt	mi
 80068d2:	2320      	movmi	r3, #32
 80068d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80068d8:	0711      	lsls	r1, r2, #28
 80068da:	bf44      	itt	mi
 80068dc:	232b      	movmi	r3, #43	; 0x2b
 80068de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80068e2:	f89a 3000 	ldrb.w	r3, [sl]
 80068e6:	2b2a      	cmp	r3, #42	; 0x2a
 80068e8:	d015      	beq.n	8006916 <_svfiprintf_r+0xf6>
 80068ea:	9a07      	ldr	r2, [sp, #28]
 80068ec:	4654      	mov	r4, sl
 80068ee:	2000      	movs	r0, #0
 80068f0:	f04f 0c0a 	mov.w	ip, #10
 80068f4:	4621      	mov	r1, r4
 80068f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068fa:	3b30      	subs	r3, #48	; 0x30
 80068fc:	2b09      	cmp	r3, #9
 80068fe:	d94e      	bls.n	800699e <_svfiprintf_r+0x17e>
 8006900:	b1b0      	cbz	r0, 8006930 <_svfiprintf_r+0x110>
 8006902:	9207      	str	r2, [sp, #28]
 8006904:	e014      	b.n	8006930 <_svfiprintf_r+0x110>
 8006906:	eba0 0308 	sub.w	r3, r0, r8
 800690a:	fa09 f303 	lsl.w	r3, r9, r3
 800690e:	4313      	orrs	r3, r2
 8006910:	9304      	str	r3, [sp, #16]
 8006912:	46a2      	mov	sl, r4
 8006914:	e7d2      	b.n	80068bc <_svfiprintf_r+0x9c>
 8006916:	9b03      	ldr	r3, [sp, #12]
 8006918:	1d19      	adds	r1, r3, #4
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	9103      	str	r1, [sp, #12]
 800691e:	2b00      	cmp	r3, #0
 8006920:	bfbb      	ittet	lt
 8006922:	425b      	neglt	r3, r3
 8006924:	f042 0202 	orrlt.w	r2, r2, #2
 8006928:	9307      	strge	r3, [sp, #28]
 800692a:	9307      	strlt	r3, [sp, #28]
 800692c:	bfb8      	it	lt
 800692e:	9204      	strlt	r2, [sp, #16]
 8006930:	7823      	ldrb	r3, [r4, #0]
 8006932:	2b2e      	cmp	r3, #46	; 0x2e
 8006934:	d10c      	bne.n	8006950 <_svfiprintf_r+0x130>
 8006936:	7863      	ldrb	r3, [r4, #1]
 8006938:	2b2a      	cmp	r3, #42	; 0x2a
 800693a:	d135      	bne.n	80069a8 <_svfiprintf_r+0x188>
 800693c:	9b03      	ldr	r3, [sp, #12]
 800693e:	1d1a      	adds	r2, r3, #4
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	9203      	str	r2, [sp, #12]
 8006944:	2b00      	cmp	r3, #0
 8006946:	bfb8      	it	lt
 8006948:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800694c:	3402      	adds	r4, #2
 800694e:	9305      	str	r3, [sp, #20]
 8006950:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006a1c <_svfiprintf_r+0x1fc>
 8006954:	7821      	ldrb	r1, [r4, #0]
 8006956:	2203      	movs	r2, #3
 8006958:	4650      	mov	r0, sl
 800695a:	f7f9 fc41 	bl	80001e0 <memchr>
 800695e:	b140      	cbz	r0, 8006972 <_svfiprintf_r+0x152>
 8006960:	2340      	movs	r3, #64	; 0x40
 8006962:	eba0 000a 	sub.w	r0, r0, sl
 8006966:	fa03 f000 	lsl.w	r0, r3, r0
 800696a:	9b04      	ldr	r3, [sp, #16]
 800696c:	4303      	orrs	r3, r0
 800696e:	3401      	adds	r4, #1
 8006970:	9304      	str	r3, [sp, #16]
 8006972:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006976:	4826      	ldr	r0, [pc, #152]	; (8006a10 <_svfiprintf_r+0x1f0>)
 8006978:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800697c:	2206      	movs	r2, #6
 800697e:	f7f9 fc2f 	bl	80001e0 <memchr>
 8006982:	2800      	cmp	r0, #0
 8006984:	d038      	beq.n	80069f8 <_svfiprintf_r+0x1d8>
 8006986:	4b23      	ldr	r3, [pc, #140]	; (8006a14 <_svfiprintf_r+0x1f4>)
 8006988:	bb1b      	cbnz	r3, 80069d2 <_svfiprintf_r+0x1b2>
 800698a:	9b03      	ldr	r3, [sp, #12]
 800698c:	3307      	adds	r3, #7
 800698e:	f023 0307 	bic.w	r3, r3, #7
 8006992:	3308      	adds	r3, #8
 8006994:	9303      	str	r3, [sp, #12]
 8006996:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006998:	4433      	add	r3, r6
 800699a:	9309      	str	r3, [sp, #36]	; 0x24
 800699c:	e767      	b.n	800686e <_svfiprintf_r+0x4e>
 800699e:	fb0c 3202 	mla	r2, ip, r2, r3
 80069a2:	460c      	mov	r4, r1
 80069a4:	2001      	movs	r0, #1
 80069a6:	e7a5      	b.n	80068f4 <_svfiprintf_r+0xd4>
 80069a8:	2300      	movs	r3, #0
 80069aa:	3401      	adds	r4, #1
 80069ac:	9305      	str	r3, [sp, #20]
 80069ae:	4619      	mov	r1, r3
 80069b0:	f04f 0c0a 	mov.w	ip, #10
 80069b4:	4620      	mov	r0, r4
 80069b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069ba:	3a30      	subs	r2, #48	; 0x30
 80069bc:	2a09      	cmp	r2, #9
 80069be:	d903      	bls.n	80069c8 <_svfiprintf_r+0x1a8>
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d0c5      	beq.n	8006950 <_svfiprintf_r+0x130>
 80069c4:	9105      	str	r1, [sp, #20]
 80069c6:	e7c3      	b.n	8006950 <_svfiprintf_r+0x130>
 80069c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80069cc:	4604      	mov	r4, r0
 80069ce:	2301      	movs	r3, #1
 80069d0:	e7f0      	b.n	80069b4 <_svfiprintf_r+0x194>
 80069d2:	ab03      	add	r3, sp, #12
 80069d4:	9300      	str	r3, [sp, #0]
 80069d6:	462a      	mov	r2, r5
 80069d8:	4b0f      	ldr	r3, [pc, #60]	; (8006a18 <_svfiprintf_r+0x1f8>)
 80069da:	a904      	add	r1, sp, #16
 80069dc:	4638      	mov	r0, r7
 80069de:	f3af 8000 	nop.w
 80069e2:	1c42      	adds	r2, r0, #1
 80069e4:	4606      	mov	r6, r0
 80069e6:	d1d6      	bne.n	8006996 <_svfiprintf_r+0x176>
 80069e8:	89ab      	ldrh	r3, [r5, #12]
 80069ea:	065b      	lsls	r3, r3, #25
 80069ec:	f53f af2c 	bmi.w	8006848 <_svfiprintf_r+0x28>
 80069f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80069f2:	b01d      	add	sp, #116	; 0x74
 80069f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069f8:	ab03      	add	r3, sp, #12
 80069fa:	9300      	str	r3, [sp, #0]
 80069fc:	462a      	mov	r2, r5
 80069fe:	4b06      	ldr	r3, [pc, #24]	; (8006a18 <_svfiprintf_r+0x1f8>)
 8006a00:	a904      	add	r1, sp, #16
 8006a02:	4638      	mov	r0, r7
 8006a04:	f000 f9d4 	bl	8006db0 <_printf_i>
 8006a08:	e7eb      	b.n	80069e2 <_svfiprintf_r+0x1c2>
 8006a0a:	bf00      	nop
 8006a0c:	080076fc 	.word	0x080076fc
 8006a10:	08007706 	.word	0x08007706
 8006a14:	00000000 	.word	0x00000000
 8006a18:	08006769 	.word	0x08006769
 8006a1c:	08007702 	.word	0x08007702

08006a20 <__sfputc_r>:
 8006a20:	6893      	ldr	r3, [r2, #8]
 8006a22:	3b01      	subs	r3, #1
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	b410      	push	{r4}
 8006a28:	6093      	str	r3, [r2, #8]
 8006a2a:	da08      	bge.n	8006a3e <__sfputc_r+0x1e>
 8006a2c:	6994      	ldr	r4, [r2, #24]
 8006a2e:	42a3      	cmp	r3, r4
 8006a30:	db01      	blt.n	8006a36 <__sfputc_r+0x16>
 8006a32:	290a      	cmp	r1, #10
 8006a34:	d103      	bne.n	8006a3e <__sfputc_r+0x1e>
 8006a36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a3a:	f000 bb23 	b.w	8007084 <__swbuf_r>
 8006a3e:	6813      	ldr	r3, [r2, #0]
 8006a40:	1c58      	adds	r0, r3, #1
 8006a42:	6010      	str	r0, [r2, #0]
 8006a44:	7019      	strb	r1, [r3, #0]
 8006a46:	4608      	mov	r0, r1
 8006a48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a4c:	4770      	bx	lr

08006a4e <__sfputs_r>:
 8006a4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a50:	4606      	mov	r6, r0
 8006a52:	460f      	mov	r7, r1
 8006a54:	4614      	mov	r4, r2
 8006a56:	18d5      	adds	r5, r2, r3
 8006a58:	42ac      	cmp	r4, r5
 8006a5a:	d101      	bne.n	8006a60 <__sfputs_r+0x12>
 8006a5c:	2000      	movs	r0, #0
 8006a5e:	e007      	b.n	8006a70 <__sfputs_r+0x22>
 8006a60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a64:	463a      	mov	r2, r7
 8006a66:	4630      	mov	r0, r6
 8006a68:	f7ff ffda 	bl	8006a20 <__sfputc_r>
 8006a6c:	1c43      	adds	r3, r0, #1
 8006a6e:	d1f3      	bne.n	8006a58 <__sfputs_r+0xa>
 8006a70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006a74 <_vfiprintf_r>:
 8006a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a78:	460d      	mov	r5, r1
 8006a7a:	b09d      	sub	sp, #116	; 0x74
 8006a7c:	4614      	mov	r4, r2
 8006a7e:	4698      	mov	r8, r3
 8006a80:	4606      	mov	r6, r0
 8006a82:	b118      	cbz	r0, 8006a8c <_vfiprintf_r+0x18>
 8006a84:	6983      	ldr	r3, [r0, #24]
 8006a86:	b90b      	cbnz	r3, 8006a8c <_vfiprintf_r+0x18>
 8006a88:	f7ff fdc2 	bl	8006610 <__sinit>
 8006a8c:	4b89      	ldr	r3, [pc, #548]	; (8006cb4 <_vfiprintf_r+0x240>)
 8006a8e:	429d      	cmp	r5, r3
 8006a90:	d11b      	bne.n	8006aca <_vfiprintf_r+0x56>
 8006a92:	6875      	ldr	r5, [r6, #4]
 8006a94:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a96:	07d9      	lsls	r1, r3, #31
 8006a98:	d405      	bmi.n	8006aa6 <_vfiprintf_r+0x32>
 8006a9a:	89ab      	ldrh	r3, [r5, #12]
 8006a9c:	059a      	lsls	r2, r3, #22
 8006a9e:	d402      	bmi.n	8006aa6 <_vfiprintf_r+0x32>
 8006aa0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006aa2:	f7ff fe53 	bl	800674c <__retarget_lock_acquire_recursive>
 8006aa6:	89ab      	ldrh	r3, [r5, #12]
 8006aa8:	071b      	lsls	r3, r3, #28
 8006aaa:	d501      	bpl.n	8006ab0 <_vfiprintf_r+0x3c>
 8006aac:	692b      	ldr	r3, [r5, #16]
 8006aae:	b9eb      	cbnz	r3, 8006aec <_vfiprintf_r+0x78>
 8006ab0:	4629      	mov	r1, r5
 8006ab2:	4630      	mov	r0, r6
 8006ab4:	f000 fb4a 	bl	800714c <__swsetup_r>
 8006ab8:	b1c0      	cbz	r0, 8006aec <_vfiprintf_r+0x78>
 8006aba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006abc:	07dc      	lsls	r4, r3, #31
 8006abe:	d50e      	bpl.n	8006ade <_vfiprintf_r+0x6a>
 8006ac0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ac4:	b01d      	add	sp, #116	; 0x74
 8006ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aca:	4b7b      	ldr	r3, [pc, #492]	; (8006cb8 <_vfiprintf_r+0x244>)
 8006acc:	429d      	cmp	r5, r3
 8006ace:	d101      	bne.n	8006ad4 <_vfiprintf_r+0x60>
 8006ad0:	68b5      	ldr	r5, [r6, #8]
 8006ad2:	e7df      	b.n	8006a94 <_vfiprintf_r+0x20>
 8006ad4:	4b79      	ldr	r3, [pc, #484]	; (8006cbc <_vfiprintf_r+0x248>)
 8006ad6:	429d      	cmp	r5, r3
 8006ad8:	bf08      	it	eq
 8006ada:	68f5      	ldreq	r5, [r6, #12]
 8006adc:	e7da      	b.n	8006a94 <_vfiprintf_r+0x20>
 8006ade:	89ab      	ldrh	r3, [r5, #12]
 8006ae0:	0598      	lsls	r0, r3, #22
 8006ae2:	d4ed      	bmi.n	8006ac0 <_vfiprintf_r+0x4c>
 8006ae4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ae6:	f7ff fe32 	bl	800674e <__retarget_lock_release_recursive>
 8006aea:	e7e9      	b.n	8006ac0 <_vfiprintf_r+0x4c>
 8006aec:	2300      	movs	r3, #0
 8006aee:	9309      	str	r3, [sp, #36]	; 0x24
 8006af0:	2320      	movs	r3, #32
 8006af2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006af6:	f8cd 800c 	str.w	r8, [sp, #12]
 8006afa:	2330      	movs	r3, #48	; 0x30
 8006afc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006cc0 <_vfiprintf_r+0x24c>
 8006b00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006b04:	f04f 0901 	mov.w	r9, #1
 8006b08:	4623      	mov	r3, r4
 8006b0a:	469a      	mov	sl, r3
 8006b0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b10:	b10a      	cbz	r2, 8006b16 <_vfiprintf_r+0xa2>
 8006b12:	2a25      	cmp	r2, #37	; 0x25
 8006b14:	d1f9      	bne.n	8006b0a <_vfiprintf_r+0x96>
 8006b16:	ebba 0b04 	subs.w	fp, sl, r4
 8006b1a:	d00b      	beq.n	8006b34 <_vfiprintf_r+0xc0>
 8006b1c:	465b      	mov	r3, fp
 8006b1e:	4622      	mov	r2, r4
 8006b20:	4629      	mov	r1, r5
 8006b22:	4630      	mov	r0, r6
 8006b24:	f7ff ff93 	bl	8006a4e <__sfputs_r>
 8006b28:	3001      	adds	r0, #1
 8006b2a:	f000 80aa 	beq.w	8006c82 <_vfiprintf_r+0x20e>
 8006b2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b30:	445a      	add	r2, fp
 8006b32:	9209      	str	r2, [sp, #36]	; 0x24
 8006b34:	f89a 3000 	ldrb.w	r3, [sl]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	f000 80a2 	beq.w	8006c82 <_vfiprintf_r+0x20e>
 8006b3e:	2300      	movs	r3, #0
 8006b40:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006b44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b48:	f10a 0a01 	add.w	sl, sl, #1
 8006b4c:	9304      	str	r3, [sp, #16]
 8006b4e:	9307      	str	r3, [sp, #28]
 8006b50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b54:	931a      	str	r3, [sp, #104]	; 0x68
 8006b56:	4654      	mov	r4, sl
 8006b58:	2205      	movs	r2, #5
 8006b5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b5e:	4858      	ldr	r0, [pc, #352]	; (8006cc0 <_vfiprintf_r+0x24c>)
 8006b60:	f7f9 fb3e 	bl	80001e0 <memchr>
 8006b64:	9a04      	ldr	r2, [sp, #16]
 8006b66:	b9d8      	cbnz	r0, 8006ba0 <_vfiprintf_r+0x12c>
 8006b68:	06d1      	lsls	r1, r2, #27
 8006b6a:	bf44      	itt	mi
 8006b6c:	2320      	movmi	r3, #32
 8006b6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b72:	0713      	lsls	r3, r2, #28
 8006b74:	bf44      	itt	mi
 8006b76:	232b      	movmi	r3, #43	; 0x2b
 8006b78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b7c:	f89a 3000 	ldrb.w	r3, [sl]
 8006b80:	2b2a      	cmp	r3, #42	; 0x2a
 8006b82:	d015      	beq.n	8006bb0 <_vfiprintf_r+0x13c>
 8006b84:	9a07      	ldr	r2, [sp, #28]
 8006b86:	4654      	mov	r4, sl
 8006b88:	2000      	movs	r0, #0
 8006b8a:	f04f 0c0a 	mov.w	ip, #10
 8006b8e:	4621      	mov	r1, r4
 8006b90:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b94:	3b30      	subs	r3, #48	; 0x30
 8006b96:	2b09      	cmp	r3, #9
 8006b98:	d94e      	bls.n	8006c38 <_vfiprintf_r+0x1c4>
 8006b9a:	b1b0      	cbz	r0, 8006bca <_vfiprintf_r+0x156>
 8006b9c:	9207      	str	r2, [sp, #28]
 8006b9e:	e014      	b.n	8006bca <_vfiprintf_r+0x156>
 8006ba0:	eba0 0308 	sub.w	r3, r0, r8
 8006ba4:	fa09 f303 	lsl.w	r3, r9, r3
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	9304      	str	r3, [sp, #16]
 8006bac:	46a2      	mov	sl, r4
 8006bae:	e7d2      	b.n	8006b56 <_vfiprintf_r+0xe2>
 8006bb0:	9b03      	ldr	r3, [sp, #12]
 8006bb2:	1d19      	adds	r1, r3, #4
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	9103      	str	r1, [sp, #12]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	bfbb      	ittet	lt
 8006bbc:	425b      	neglt	r3, r3
 8006bbe:	f042 0202 	orrlt.w	r2, r2, #2
 8006bc2:	9307      	strge	r3, [sp, #28]
 8006bc4:	9307      	strlt	r3, [sp, #28]
 8006bc6:	bfb8      	it	lt
 8006bc8:	9204      	strlt	r2, [sp, #16]
 8006bca:	7823      	ldrb	r3, [r4, #0]
 8006bcc:	2b2e      	cmp	r3, #46	; 0x2e
 8006bce:	d10c      	bne.n	8006bea <_vfiprintf_r+0x176>
 8006bd0:	7863      	ldrb	r3, [r4, #1]
 8006bd2:	2b2a      	cmp	r3, #42	; 0x2a
 8006bd4:	d135      	bne.n	8006c42 <_vfiprintf_r+0x1ce>
 8006bd6:	9b03      	ldr	r3, [sp, #12]
 8006bd8:	1d1a      	adds	r2, r3, #4
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	9203      	str	r2, [sp, #12]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	bfb8      	it	lt
 8006be2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006be6:	3402      	adds	r4, #2
 8006be8:	9305      	str	r3, [sp, #20]
 8006bea:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006cd0 <_vfiprintf_r+0x25c>
 8006bee:	7821      	ldrb	r1, [r4, #0]
 8006bf0:	2203      	movs	r2, #3
 8006bf2:	4650      	mov	r0, sl
 8006bf4:	f7f9 faf4 	bl	80001e0 <memchr>
 8006bf8:	b140      	cbz	r0, 8006c0c <_vfiprintf_r+0x198>
 8006bfa:	2340      	movs	r3, #64	; 0x40
 8006bfc:	eba0 000a 	sub.w	r0, r0, sl
 8006c00:	fa03 f000 	lsl.w	r0, r3, r0
 8006c04:	9b04      	ldr	r3, [sp, #16]
 8006c06:	4303      	orrs	r3, r0
 8006c08:	3401      	adds	r4, #1
 8006c0a:	9304      	str	r3, [sp, #16]
 8006c0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c10:	482c      	ldr	r0, [pc, #176]	; (8006cc4 <_vfiprintf_r+0x250>)
 8006c12:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006c16:	2206      	movs	r2, #6
 8006c18:	f7f9 fae2 	bl	80001e0 <memchr>
 8006c1c:	2800      	cmp	r0, #0
 8006c1e:	d03f      	beq.n	8006ca0 <_vfiprintf_r+0x22c>
 8006c20:	4b29      	ldr	r3, [pc, #164]	; (8006cc8 <_vfiprintf_r+0x254>)
 8006c22:	bb1b      	cbnz	r3, 8006c6c <_vfiprintf_r+0x1f8>
 8006c24:	9b03      	ldr	r3, [sp, #12]
 8006c26:	3307      	adds	r3, #7
 8006c28:	f023 0307 	bic.w	r3, r3, #7
 8006c2c:	3308      	adds	r3, #8
 8006c2e:	9303      	str	r3, [sp, #12]
 8006c30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c32:	443b      	add	r3, r7
 8006c34:	9309      	str	r3, [sp, #36]	; 0x24
 8006c36:	e767      	b.n	8006b08 <_vfiprintf_r+0x94>
 8006c38:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c3c:	460c      	mov	r4, r1
 8006c3e:	2001      	movs	r0, #1
 8006c40:	e7a5      	b.n	8006b8e <_vfiprintf_r+0x11a>
 8006c42:	2300      	movs	r3, #0
 8006c44:	3401      	adds	r4, #1
 8006c46:	9305      	str	r3, [sp, #20]
 8006c48:	4619      	mov	r1, r3
 8006c4a:	f04f 0c0a 	mov.w	ip, #10
 8006c4e:	4620      	mov	r0, r4
 8006c50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c54:	3a30      	subs	r2, #48	; 0x30
 8006c56:	2a09      	cmp	r2, #9
 8006c58:	d903      	bls.n	8006c62 <_vfiprintf_r+0x1ee>
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d0c5      	beq.n	8006bea <_vfiprintf_r+0x176>
 8006c5e:	9105      	str	r1, [sp, #20]
 8006c60:	e7c3      	b.n	8006bea <_vfiprintf_r+0x176>
 8006c62:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c66:	4604      	mov	r4, r0
 8006c68:	2301      	movs	r3, #1
 8006c6a:	e7f0      	b.n	8006c4e <_vfiprintf_r+0x1da>
 8006c6c:	ab03      	add	r3, sp, #12
 8006c6e:	9300      	str	r3, [sp, #0]
 8006c70:	462a      	mov	r2, r5
 8006c72:	4b16      	ldr	r3, [pc, #88]	; (8006ccc <_vfiprintf_r+0x258>)
 8006c74:	a904      	add	r1, sp, #16
 8006c76:	4630      	mov	r0, r6
 8006c78:	f3af 8000 	nop.w
 8006c7c:	4607      	mov	r7, r0
 8006c7e:	1c78      	adds	r0, r7, #1
 8006c80:	d1d6      	bne.n	8006c30 <_vfiprintf_r+0x1bc>
 8006c82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c84:	07d9      	lsls	r1, r3, #31
 8006c86:	d405      	bmi.n	8006c94 <_vfiprintf_r+0x220>
 8006c88:	89ab      	ldrh	r3, [r5, #12]
 8006c8a:	059a      	lsls	r2, r3, #22
 8006c8c:	d402      	bmi.n	8006c94 <_vfiprintf_r+0x220>
 8006c8e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c90:	f7ff fd5d 	bl	800674e <__retarget_lock_release_recursive>
 8006c94:	89ab      	ldrh	r3, [r5, #12]
 8006c96:	065b      	lsls	r3, r3, #25
 8006c98:	f53f af12 	bmi.w	8006ac0 <_vfiprintf_r+0x4c>
 8006c9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c9e:	e711      	b.n	8006ac4 <_vfiprintf_r+0x50>
 8006ca0:	ab03      	add	r3, sp, #12
 8006ca2:	9300      	str	r3, [sp, #0]
 8006ca4:	462a      	mov	r2, r5
 8006ca6:	4b09      	ldr	r3, [pc, #36]	; (8006ccc <_vfiprintf_r+0x258>)
 8006ca8:	a904      	add	r1, sp, #16
 8006caa:	4630      	mov	r0, r6
 8006cac:	f000 f880 	bl	8006db0 <_printf_i>
 8006cb0:	e7e4      	b.n	8006c7c <_vfiprintf_r+0x208>
 8006cb2:	bf00      	nop
 8006cb4:	080076bc 	.word	0x080076bc
 8006cb8:	080076dc 	.word	0x080076dc
 8006cbc:	0800769c 	.word	0x0800769c
 8006cc0:	080076fc 	.word	0x080076fc
 8006cc4:	08007706 	.word	0x08007706
 8006cc8:	00000000 	.word	0x00000000
 8006ccc:	08006a4f 	.word	0x08006a4f
 8006cd0:	08007702 	.word	0x08007702

08006cd4 <_printf_common>:
 8006cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cd8:	4616      	mov	r6, r2
 8006cda:	4699      	mov	r9, r3
 8006cdc:	688a      	ldr	r2, [r1, #8]
 8006cde:	690b      	ldr	r3, [r1, #16]
 8006ce0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	bfb8      	it	lt
 8006ce8:	4613      	movlt	r3, r2
 8006cea:	6033      	str	r3, [r6, #0]
 8006cec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006cf0:	4607      	mov	r7, r0
 8006cf2:	460c      	mov	r4, r1
 8006cf4:	b10a      	cbz	r2, 8006cfa <_printf_common+0x26>
 8006cf6:	3301      	adds	r3, #1
 8006cf8:	6033      	str	r3, [r6, #0]
 8006cfa:	6823      	ldr	r3, [r4, #0]
 8006cfc:	0699      	lsls	r1, r3, #26
 8006cfe:	bf42      	ittt	mi
 8006d00:	6833      	ldrmi	r3, [r6, #0]
 8006d02:	3302      	addmi	r3, #2
 8006d04:	6033      	strmi	r3, [r6, #0]
 8006d06:	6825      	ldr	r5, [r4, #0]
 8006d08:	f015 0506 	ands.w	r5, r5, #6
 8006d0c:	d106      	bne.n	8006d1c <_printf_common+0x48>
 8006d0e:	f104 0a19 	add.w	sl, r4, #25
 8006d12:	68e3      	ldr	r3, [r4, #12]
 8006d14:	6832      	ldr	r2, [r6, #0]
 8006d16:	1a9b      	subs	r3, r3, r2
 8006d18:	42ab      	cmp	r3, r5
 8006d1a:	dc26      	bgt.n	8006d6a <_printf_common+0x96>
 8006d1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006d20:	1e13      	subs	r3, r2, #0
 8006d22:	6822      	ldr	r2, [r4, #0]
 8006d24:	bf18      	it	ne
 8006d26:	2301      	movne	r3, #1
 8006d28:	0692      	lsls	r2, r2, #26
 8006d2a:	d42b      	bmi.n	8006d84 <_printf_common+0xb0>
 8006d2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006d30:	4649      	mov	r1, r9
 8006d32:	4638      	mov	r0, r7
 8006d34:	47c0      	blx	r8
 8006d36:	3001      	adds	r0, #1
 8006d38:	d01e      	beq.n	8006d78 <_printf_common+0xa4>
 8006d3a:	6823      	ldr	r3, [r4, #0]
 8006d3c:	68e5      	ldr	r5, [r4, #12]
 8006d3e:	6832      	ldr	r2, [r6, #0]
 8006d40:	f003 0306 	and.w	r3, r3, #6
 8006d44:	2b04      	cmp	r3, #4
 8006d46:	bf08      	it	eq
 8006d48:	1aad      	subeq	r5, r5, r2
 8006d4a:	68a3      	ldr	r3, [r4, #8]
 8006d4c:	6922      	ldr	r2, [r4, #16]
 8006d4e:	bf0c      	ite	eq
 8006d50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d54:	2500      	movne	r5, #0
 8006d56:	4293      	cmp	r3, r2
 8006d58:	bfc4      	itt	gt
 8006d5a:	1a9b      	subgt	r3, r3, r2
 8006d5c:	18ed      	addgt	r5, r5, r3
 8006d5e:	2600      	movs	r6, #0
 8006d60:	341a      	adds	r4, #26
 8006d62:	42b5      	cmp	r5, r6
 8006d64:	d11a      	bne.n	8006d9c <_printf_common+0xc8>
 8006d66:	2000      	movs	r0, #0
 8006d68:	e008      	b.n	8006d7c <_printf_common+0xa8>
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	4652      	mov	r2, sl
 8006d6e:	4649      	mov	r1, r9
 8006d70:	4638      	mov	r0, r7
 8006d72:	47c0      	blx	r8
 8006d74:	3001      	adds	r0, #1
 8006d76:	d103      	bne.n	8006d80 <_printf_common+0xac>
 8006d78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d80:	3501      	adds	r5, #1
 8006d82:	e7c6      	b.n	8006d12 <_printf_common+0x3e>
 8006d84:	18e1      	adds	r1, r4, r3
 8006d86:	1c5a      	adds	r2, r3, #1
 8006d88:	2030      	movs	r0, #48	; 0x30
 8006d8a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006d8e:	4422      	add	r2, r4
 8006d90:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006d94:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006d98:	3302      	adds	r3, #2
 8006d9a:	e7c7      	b.n	8006d2c <_printf_common+0x58>
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	4622      	mov	r2, r4
 8006da0:	4649      	mov	r1, r9
 8006da2:	4638      	mov	r0, r7
 8006da4:	47c0      	blx	r8
 8006da6:	3001      	adds	r0, #1
 8006da8:	d0e6      	beq.n	8006d78 <_printf_common+0xa4>
 8006daa:	3601      	adds	r6, #1
 8006dac:	e7d9      	b.n	8006d62 <_printf_common+0x8e>
	...

08006db0 <_printf_i>:
 8006db0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006db4:	7e0f      	ldrb	r7, [r1, #24]
 8006db6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006db8:	2f78      	cmp	r7, #120	; 0x78
 8006dba:	4691      	mov	r9, r2
 8006dbc:	4680      	mov	r8, r0
 8006dbe:	460c      	mov	r4, r1
 8006dc0:	469a      	mov	sl, r3
 8006dc2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006dc6:	d807      	bhi.n	8006dd8 <_printf_i+0x28>
 8006dc8:	2f62      	cmp	r7, #98	; 0x62
 8006dca:	d80a      	bhi.n	8006de2 <_printf_i+0x32>
 8006dcc:	2f00      	cmp	r7, #0
 8006dce:	f000 80d8 	beq.w	8006f82 <_printf_i+0x1d2>
 8006dd2:	2f58      	cmp	r7, #88	; 0x58
 8006dd4:	f000 80a3 	beq.w	8006f1e <_printf_i+0x16e>
 8006dd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ddc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006de0:	e03a      	b.n	8006e58 <_printf_i+0xa8>
 8006de2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006de6:	2b15      	cmp	r3, #21
 8006de8:	d8f6      	bhi.n	8006dd8 <_printf_i+0x28>
 8006dea:	a101      	add	r1, pc, #4	; (adr r1, 8006df0 <_printf_i+0x40>)
 8006dec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006df0:	08006e49 	.word	0x08006e49
 8006df4:	08006e5d 	.word	0x08006e5d
 8006df8:	08006dd9 	.word	0x08006dd9
 8006dfc:	08006dd9 	.word	0x08006dd9
 8006e00:	08006dd9 	.word	0x08006dd9
 8006e04:	08006dd9 	.word	0x08006dd9
 8006e08:	08006e5d 	.word	0x08006e5d
 8006e0c:	08006dd9 	.word	0x08006dd9
 8006e10:	08006dd9 	.word	0x08006dd9
 8006e14:	08006dd9 	.word	0x08006dd9
 8006e18:	08006dd9 	.word	0x08006dd9
 8006e1c:	08006f69 	.word	0x08006f69
 8006e20:	08006e8d 	.word	0x08006e8d
 8006e24:	08006f4b 	.word	0x08006f4b
 8006e28:	08006dd9 	.word	0x08006dd9
 8006e2c:	08006dd9 	.word	0x08006dd9
 8006e30:	08006f8b 	.word	0x08006f8b
 8006e34:	08006dd9 	.word	0x08006dd9
 8006e38:	08006e8d 	.word	0x08006e8d
 8006e3c:	08006dd9 	.word	0x08006dd9
 8006e40:	08006dd9 	.word	0x08006dd9
 8006e44:	08006f53 	.word	0x08006f53
 8006e48:	682b      	ldr	r3, [r5, #0]
 8006e4a:	1d1a      	adds	r2, r3, #4
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	602a      	str	r2, [r5, #0]
 8006e50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006e58:	2301      	movs	r3, #1
 8006e5a:	e0a3      	b.n	8006fa4 <_printf_i+0x1f4>
 8006e5c:	6820      	ldr	r0, [r4, #0]
 8006e5e:	6829      	ldr	r1, [r5, #0]
 8006e60:	0606      	lsls	r6, r0, #24
 8006e62:	f101 0304 	add.w	r3, r1, #4
 8006e66:	d50a      	bpl.n	8006e7e <_printf_i+0xce>
 8006e68:	680e      	ldr	r6, [r1, #0]
 8006e6a:	602b      	str	r3, [r5, #0]
 8006e6c:	2e00      	cmp	r6, #0
 8006e6e:	da03      	bge.n	8006e78 <_printf_i+0xc8>
 8006e70:	232d      	movs	r3, #45	; 0x2d
 8006e72:	4276      	negs	r6, r6
 8006e74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e78:	485e      	ldr	r0, [pc, #376]	; (8006ff4 <_printf_i+0x244>)
 8006e7a:	230a      	movs	r3, #10
 8006e7c:	e019      	b.n	8006eb2 <_printf_i+0x102>
 8006e7e:	680e      	ldr	r6, [r1, #0]
 8006e80:	602b      	str	r3, [r5, #0]
 8006e82:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006e86:	bf18      	it	ne
 8006e88:	b236      	sxthne	r6, r6
 8006e8a:	e7ef      	b.n	8006e6c <_printf_i+0xbc>
 8006e8c:	682b      	ldr	r3, [r5, #0]
 8006e8e:	6820      	ldr	r0, [r4, #0]
 8006e90:	1d19      	adds	r1, r3, #4
 8006e92:	6029      	str	r1, [r5, #0]
 8006e94:	0601      	lsls	r1, r0, #24
 8006e96:	d501      	bpl.n	8006e9c <_printf_i+0xec>
 8006e98:	681e      	ldr	r6, [r3, #0]
 8006e9a:	e002      	b.n	8006ea2 <_printf_i+0xf2>
 8006e9c:	0646      	lsls	r6, r0, #25
 8006e9e:	d5fb      	bpl.n	8006e98 <_printf_i+0xe8>
 8006ea0:	881e      	ldrh	r6, [r3, #0]
 8006ea2:	4854      	ldr	r0, [pc, #336]	; (8006ff4 <_printf_i+0x244>)
 8006ea4:	2f6f      	cmp	r7, #111	; 0x6f
 8006ea6:	bf0c      	ite	eq
 8006ea8:	2308      	moveq	r3, #8
 8006eaa:	230a      	movne	r3, #10
 8006eac:	2100      	movs	r1, #0
 8006eae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006eb2:	6865      	ldr	r5, [r4, #4]
 8006eb4:	60a5      	str	r5, [r4, #8]
 8006eb6:	2d00      	cmp	r5, #0
 8006eb8:	bfa2      	ittt	ge
 8006eba:	6821      	ldrge	r1, [r4, #0]
 8006ebc:	f021 0104 	bicge.w	r1, r1, #4
 8006ec0:	6021      	strge	r1, [r4, #0]
 8006ec2:	b90e      	cbnz	r6, 8006ec8 <_printf_i+0x118>
 8006ec4:	2d00      	cmp	r5, #0
 8006ec6:	d04d      	beq.n	8006f64 <_printf_i+0x1b4>
 8006ec8:	4615      	mov	r5, r2
 8006eca:	fbb6 f1f3 	udiv	r1, r6, r3
 8006ece:	fb03 6711 	mls	r7, r3, r1, r6
 8006ed2:	5dc7      	ldrb	r7, [r0, r7]
 8006ed4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006ed8:	4637      	mov	r7, r6
 8006eda:	42bb      	cmp	r3, r7
 8006edc:	460e      	mov	r6, r1
 8006ede:	d9f4      	bls.n	8006eca <_printf_i+0x11a>
 8006ee0:	2b08      	cmp	r3, #8
 8006ee2:	d10b      	bne.n	8006efc <_printf_i+0x14c>
 8006ee4:	6823      	ldr	r3, [r4, #0]
 8006ee6:	07de      	lsls	r6, r3, #31
 8006ee8:	d508      	bpl.n	8006efc <_printf_i+0x14c>
 8006eea:	6923      	ldr	r3, [r4, #16]
 8006eec:	6861      	ldr	r1, [r4, #4]
 8006eee:	4299      	cmp	r1, r3
 8006ef0:	bfde      	ittt	le
 8006ef2:	2330      	movle	r3, #48	; 0x30
 8006ef4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006ef8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006efc:	1b52      	subs	r2, r2, r5
 8006efe:	6122      	str	r2, [r4, #16]
 8006f00:	f8cd a000 	str.w	sl, [sp]
 8006f04:	464b      	mov	r3, r9
 8006f06:	aa03      	add	r2, sp, #12
 8006f08:	4621      	mov	r1, r4
 8006f0a:	4640      	mov	r0, r8
 8006f0c:	f7ff fee2 	bl	8006cd4 <_printf_common>
 8006f10:	3001      	adds	r0, #1
 8006f12:	d14c      	bne.n	8006fae <_printf_i+0x1fe>
 8006f14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f18:	b004      	add	sp, #16
 8006f1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f1e:	4835      	ldr	r0, [pc, #212]	; (8006ff4 <_printf_i+0x244>)
 8006f20:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006f24:	6829      	ldr	r1, [r5, #0]
 8006f26:	6823      	ldr	r3, [r4, #0]
 8006f28:	f851 6b04 	ldr.w	r6, [r1], #4
 8006f2c:	6029      	str	r1, [r5, #0]
 8006f2e:	061d      	lsls	r5, r3, #24
 8006f30:	d514      	bpl.n	8006f5c <_printf_i+0x1ac>
 8006f32:	07df      	lsls	r7, r3, #31
 8006f34:	bf44      	itt	mi
 8006f36:	f043 0320 	orrmi.w	r3, r3, #32
 8006f3a:	6023      	strmi	r3, [r4, #0]
 8006f3c:	b91e      	cbnz	r6, 8006f46 <_printf_i+0x196>
 8006f3e:	6823      	ldr	r3, [r4, #0]
 8006f40:	f023 0320 	bic.w	r3, r3, #32
 8006f44:	6023      	str	r3, [r4, #0]
 8006f46:	2310      	movs	r3, #16
 8006f48:	e7b0      	b.n	8006eac <_printf_i+0xfc>
 8006f4a:	6823      	ldr	r3, [r4, #0]
 8006f4c:	f043 0320 	orr.w	r3, r3, #32
 8006f50:	6023      	str	r3, [r4, #0]
 8006f52:	2378      	movs	r3, #120	; 0x78
 8006f54:	4828      	ldr	r0, [pc, #160]	; (8006ff8 <_printf_i+0x248>)
 8006f56:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006f5a:	e7e3      	b.n	8006f24 <_printf_i+0x174>
 8006f5c:	0659      	lsls	r1, r3, #25
 8006f5e:	bf48      	it	mi
 8006f60:	b2b6      	uxthmi	r6, r6
 8006f62:	e7e6      	b.n	8006f32 <_printf_i+0x182>
 8006f64:	4615      	mov	r5, r2
 8006f66:	e7bb      	b.n	8006ee0 <_printf_i+0x130>
 8006f68:	682b      	ldr	r3, [r5, #0]
 8006f6a:	6826      	ldr	r6, [r4, #0]
 8006f6c:	6961      	ldr	r1, [r4, #20]
 8006f6e:	1d18      	adds	r0, r3, #4
 8006f70:	6028      	str	r0, [r5, #0]
 8006f72:	0635      	lsls	r5, r6, #24
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	d501      	bpl.n	8006f7c <_printf_i+0x1cc>
 8006f78:	6019      	str	r1, [r3, #0]
 8006f7a:	e002      	b.n	8006f82 <_printf_i+0x1d2>
 8006f7c:	0670      	lsls	r0, r6, #25
 8006f7e:	d5fb      	bpl.n	8006f78 <_printf_i+0x1c8>
 8006f80:	8019      	strh	r1, [r3, #0]
 8006f82:	2300      	movs	r3, #0
 8006f84:	6123      	str	r3, [r4, #16]
 8006f86:	4615      	mov	r5, r2
 8006f88:	e7ba      	b.n	8006f00 <_printf_i+0x150>
 8006f8a:	682b      	ldr	r3, [r5, #0]
 8006f8c:	1d1a      	adds	r2, r3, #4
 8006f8e:	602a      	str	r2, [r5, #0]
 8006f90:	681d      	ldr	r5, [r3, #0]
 8006f92:	6862      	ldr	r2, [r4, #4]
 8006f94:	2100      	movs	r1, #0
 8006f96:	4628      	mov	r0, r5
 8006f98:	f7f9 f922 	bl	80001e0 <memchr>
 8006f9c:	b108      	cbz	r0, 8006fa2 <_printf_i+0x1f2>
 8006f9e:	1b40      	subs	r0, r0, r5
 8006fa0:	6060      	str	r0, [r4, #4]
 8006fa2:	6863      	ldr	r3, [r4, #4]
 8006fa4:	6123      	str	r3, [r4, #16]
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fac:	e7a8      	b.n	8006f00 <_printf_i+0x150>
 8006fae:	6923      	ldr	r3, [r4, #16]
 8006fb0:	462a      	mov	r2, r5
 8006fb2:	4649      	mov	r1, r9
 8006fb4:	4640      	mov	r0, r8
 8006fb6:	47d0      	blx	sl
 8006fb8:	3001      	adds	r0, #1
 8006fba:	d0ab      	beq.n	8006f14 <_printf_i+0x164>
 8006fbc:	6823      	ldr	r3, [r4, #0]
 8006fbe:	079b      	lsls	r3, r3, #30
 8006fc0:	d413      	bmi.n	8006fea <_printf_i+0x23a>
 8006fc2:	68e0      	ldr	r0, [r4, #12]
 8006fc4:	9b03      	ldr	r3, [sp, #12]
 8006fc6:	4298      	cmp	r0, r3
 8006fc8:	bfb8      	it	lt
 8006fca:	4618      	movlt	r0, r3
 8006fcc:	e7a4      	b.n	8006f18 <_printf_i+0x168>
 8006fce:	2301      	movs	r3, #1
 8006fd0:	4632      	mov	r2, r6
 8006fd2:	4649      	mov	r1, r9
 8006fd4:	4640      	mov	r0, r8
 8006fd6:	47d0      	blx	sl
 8006fd8:	3001      	adds	r0, #1
 8006fda:	d09b      	beq.n	8006f14 <_printf_i+0x164>
 8006fdc:	3501      	adds	r5, #1
 8006fde:	68e3      	ldr	r3, [r4, #12]
 8006fe0:	9903      	ldr	r1, [sp, #12]
 8006fe2:	1a5b      	subs	r3, r3, r1
 8006fe4:	42ab      	cmp	r3, r5
 8006fe6:	dcf2      	bgt.n	8006fce <_printf_i+0x21e>
 8006fe8:	e7eb      	b.n	8006fc2 <_printf_i+0x212>
 8006fea:	2500      	movs	r5, #0
 8006fec:	f104 0619 	add.w	r6, r4, #25
 8006ff0:	e7f5      	b.n	8006fde <_printf_i+0x22e>
 8006ff2:	bf00      	nop
 8006ff4:	0800770d 	.word	0x0800770d
 8006ff8:	0800771e 	.word	0x0800771e

08006ffc <__sread>:
 8006ffc:	b510      	push	{r4, lr}
 8006ffe:	460c      	mov	r4, r1
 8007000:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007004:	f000 fab2 	bl	800756c <_read_r>
 8007008:	2800      	cmp	r0, #0
 800700a:	bfab      	itete	ge
 800700c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800700e:	89a3      	ldrhlt	r3, [r4, #12]
 8007010:	181b      	addge	r3, r3, r0
 8007012:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007016:	bfac      	ite	ge
 8007018:	6563      	strge	r3, [r4, #84]	; 0x54
 800701a:	81a3      	strhlt	r3, [r4, #12]
 800701c:	bd10      	pop	{r4, pc}

0800701e <__swrite>:
 800701e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007022:	461f      	mov	r7, r3
 8007024:	898b      	ldrh	r3, [r1, #12]
 8007026:	05db      	lsls	r3, r3, #23
 8007028:	4605      	mov	r5, r0
 800702a:	460c      	mov	r4, r1
 800702c:	4616      	mov	r6, r2
 800702e:	d505      	bpl.n	800703c <__swrite+0x1e>
 8007030:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007034:	2302      	movs	r3, #2
 8007036:	2200      	movs	r2, #0
 8007038:	f000 f9c8 	bl	80073cc <_lseek_r>
 800703c:	89a3      	ldrh	r3, [r4, #12]
 800703e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007042:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007046:	81a3      	strh	r3, [r4, #12]
 8007048:	4632      	mov	r2, r6
 800704a:	463b      	mov	r3, r7
 800704c:	4628      	mov	r0, r5
 800704e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007052:	f000 b869 	b.w	8007128 <_write_r>

08007056 <__sseek>:
 8007056:	b510      	push	{r4, lr}
 8007058:	460c      	mov	r4, r1
 800705a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800705e:	f000 f9b5 	bl	80073cc <_lseek_r>
 8007062:	1c43      	adds	r3, r0, #1
 8007064:	89a3      	ldrh	r3, [r4, #12]
 8007066:	bf15      	itete	ne
 8007068:	6560      	strne	r0, [r4, #84]	; 0x54
 800706a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800706e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007072:	81a3      	strheq	r3, [r4, #12]
 8007074:	bf18      	it	ne
 8007076:	81a3      	strhne	r3, [r4, #12]
 8007078:	bd10      	pop	{r4, pc}

0800707a <__sclose>:
 800707a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800707e:	f000 b8d3 	b.w	8007228 <_close_r>
	...

08007084 <__swbuf_r>:
 8007084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007086:	460e      	mov	r6, r1
 8007088:	4614      	mov	r4, r2
 800708a:	4605      	mov	r5, r0
 800708c:	b118      	cbz	r0, 8007096 <__swbuf_r+0x12>
 800708e:	6983      	ldr	r3, [r0, #24]
 8007090:	b90b      	cbnz	r3, 8007096 <__swbuf_r+0x12>
 8007092:	f7ff fabd 	bl	8006610 <__sinit>
 8007096:	4b21      	ldr	r3, [pc, #132]	; (800711c <__swbuf_r+0x98>)
 8007098:	429c      	cmp	r4, r3
 800709a:	d12b      	bne.n	80070f4 <__swbuf_r+0x70>
 800709c:	686c      	ldr	r4, [r5, #4]
 800709e:	69a3      	ldr	r3, [r4, #24]
 80070a0:	60a3      	str	r3, [r4, #8]
 80070a2:	89a3      	ldrh	r3, [r4, #12]
 80070a4:	071a      	lsls	r2, r3, #28
 80070a6:	d52f      	bpl.n	8007108 <__swbuf_r+0x84>
 80070a8:	6923      	ldr	r3, [r4, #16]
 80070aa:	b36b      	cbz	r3, 8007108 <__swbuf_r+0x84>
 80070ac:	6923      	ldr	r3, [r4, #16]
 80070ae:	6820      	ldr	r0, [r4, #0]
 80070b0:	1ac0      	subs	r0, r0, r3
 80070b2:	6963      	ldr	r3, [r4, #20]
 80070b4:	b2f6      	uxtb	r6, r6
 80070b6:	4283      	cmp	r3, r0
 80070b8:	4637      	mov	r7, r6
 80070ba:	dc04      	bgt.n	80070c6 <__swbuf_r+0x42>
 80070bc:	4621      	mov	r1, r4
 80070be:	4628      	mov	r0, r5
 80070c0:	f000 f948 	bl	8007354 <_fflush_r>
 80070c4:	bb30      	cbnz	r0, 8007114 <__swbuf_r+0x90>
 80070c6:	68a3      	ldr	r3, [r4, #8]
 80070c8:	3b01      	subs	r3, #1
 80070ca:	60a3      	str	r3, [r4, #8]
 80070cc:	6823      	ldr	r3, [r4, #0]
 80070ce:	1c5a      	adds	r2, r3, #1
 80070d0:	6022      	str	r2, [r4, #0]
 80070d2:	701e      	strb	r6, [r3, #0]
 80070d4:	6963      	ldr	r3, [r4, #20]
 80070d6:	3001      	adds	r0, #1
 80070d8:	4283      	cmp	r3, r0
 80070da:	d004      	beq.n	80070e6 <__swbuf_r+0x62>
 80070dc:	89a3      	ldrh	r3, [r4, #12]
 80070de:	07db      	lsls	r3, r3, #31
 80070e0:	d506      	bpl.n	80070f0 <__swbuf_r+0x6c>
 80070e2:	2e0a      	cmp	r6, #10
 80070e4:	d104      	bne.n	80070f0 <__swbuf_r+0x6c>
 80070e6:	4621      	mov	r1, r4
 80070e8:	4628      	mov	r0, r5
 80070ea:	f000 f933 	bl	8007354 <_fflush_r>
 80070ee:	b988      	cbnz	r0, 8007114 <__swbuf_r+0x90>
 80070f0:	4638      	mov	r0, r7
 80070f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070f4:	4b0a      	ldr	r3, [pc, #40]	; (8007120 <__swbuf_r+0x9c>)
 80070f6:	429c      	cmp	r4, r3
 80070f8:	d101      	bne.n	80070fe <__swbuf_r+0x7a>
 80070fa:	68ac      	ldr	r4, [r5, #8]
 80070fc:	e7cf      	b.n	800709e <__swbuf_r+0x1a>
 80070fe:	4b09      	ldr	r3, [pc, #36]	; (8007124 <__swbuf_r+0xa0>)
 8007100:	429c      	cmp	r4, r3
 8007102:	bf08      	it	eq
 8007104:	68ec      	ldreq	r4, [r5, #12]
 8007106:	e7ca      	b.n	800709e <__swbuf_r+0x1a>
 8007108:	4621      	mov	r1, r4
 800710a:	4628      	mov	r0, r5
 800710c:	f000 f81e 	bl	800714c <__swsetup_r>
 8007110:	2800      	cmp	r0, #0
 8007112:	d0cb      	beq.n	80070ac <__swbuf_r+0x28>
 8007114:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007118:	e7ea      	b.n	80070f0 <__swbuf_r+0x6c>
 800711a:	bf00      	nop
 800711c:	080076bc 	.word	0x080076bc
 8007120:	080076dc 	.word	0x080076dc
 8007124:	0800769c 	.word	0x0800769c

08007128 <_write_r>:
 8007128:	b538      	push	{r3, r4, r5, lr}
 800712a:	4d07      	ldr	r5, [pc, #28]	; (8007148 <_write_r+0x20>)
 800712c:	4604      	mov	r4, r0
 800712e:	4608      	mov	r0, r1
 8007130:	4611      	mov	r1, r2
 8007132:	2200      	movs	r2, #0
 8007134:	602a      	str	r2, [r5, #0]
 8007136:	461a      	mov	r2, r3
 8007138:	f7fa ffff 	bl	800213a <_write>
 800713c:	1c43      	adds	r3, r0, #1
 800713e:	d102      	bne.n	8007146 <_write_r+0x1e>
 8007140:	682b      	ldr	r3, [r5, #0]
 8007142:	b103      	cbz	r3, 8007146 <_write_r+0x1e>
 8007144:	6023      	str	r3, [r4, #0]
 8007146:	bd38      	pop	{r3, r4, r5, pc}
 8007148:	200002ac 	.word	0x200002ac

0800714c <__swsetup_r>:
 800714c:	4b32      	ldr	r3, [pc, #200]	; (8007218 <__swsetup_r+0xcc>)
 800714e:	b570      	push	{r4, r5, r6, lr}
 8007150:	681d      	ldr	r5, [r3, #0]
 8007152:	4606      	mov	r6, r0
 8007154:	460c      	mov	r4, r1
 8007156:	b125      	cbz	r5, 8007162 <__swsetup_r+0x16>
 8007158:	69ab      	ldr	r3, [r5, #24]
 800715a:	b913      	cbnz	r3, 8007162 <__swsetup_r+0x16>
 800715c:	4628      	mov	r0, r5
 800715e:	f7ff fa57 	bl	8006610 <__sinit>
 8007162:	4b2e      	ldr	r3, [pc, #184]	; (800721c <__swsetup_r+0xd0>)
 8007164:	429c      	cmp	r4, r3
 8007166:	d10f      	bne.n	8007188 <__swsetup_r+0x3c>
 8007168:	686c      	ldr	r4, [r5, #4]
 800716a:	89a3      	ldrh	r3, [r4, #12]
 800716c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007170:	0719      	lsls	r1, r3, #28
 8007172:	d42c      	bmi.n	80071ce <__swsetup_r+0x82>
 8007174:	06dd      	lsls	r5, r3, #27
 8007176:	d411      	bmi.n	800719c <__swsetup_r+0x50>
 8007178:	2309      	movs	r3, #9
 800717a:	6033      	str	r3, [r6, #0]
 800717c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007180:	81a3      	strh	r3, [r4, #12]
 8007182:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007186:	e03e      	b.n	8007206 <__swsetup_r+0xba>
 8007188:	4b25      	ldr	r3, [pc, #148]	; (8007220 <__swsetup_r+0xd4>)
 800718a:	429c      	cmp	r4, r3
 800718c:	d101      	bne.n	8007192 <__swsetup_r+0x46>
 800718e:	68ac      	ldr	r4, [r5, #8]
 8007190:	e7eb      	b.n	800716a <__swsetup_r+0x1e>
 8007192:	4b24      	ldr	r3, [pc, #144]	; (8007224 <__swsetup_r+0xd8>)
 8007194:	429c      	cmp	r4, r3
 8007196:	bf08      	it	eq
 8007198:	68ec      	ldreq	r4, [r5, #12]
 800719a:	e7e6      	b.n	800716a <__swsetup_r+0x1e>
 800719c:	0758      	lsls	r0, r3, #29
 800719e:	d512      	bpl.n	80071c6 <__swsetup_r+0x7a>
 80071a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80071a2:	b141      	cbz	r1, 80071b6 <__swsetup_r+0x6a>
 80071a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80071a8:	4299      	cmp	r1, r3
 80071aa:	d002      	beq.n	80071b2 <__swsetup_r+0x66>
 80071ac:	4630      	mov	r0, r6
 80071ae:	f7ff f86b 	bl	8006288 <_free_r>
 80071b2:	2300      	movs	r3, #0
 80071b4:	6363      	str	r3, [r4, #52]	; 0x34
 80071b6:	89a3      	ldrh	r3, [r4, #12]
 80071b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80071bc:	81a3      	strh	r3, [r4, #12]
 80071be:	2300      	movs	r3, #0
 80071c0:	6063      	str	r3, [r4, #4]
 80071c2:	6923      	ldr	r3, [r4, #16]
 80071c4:	6023      	str	r3, [r4, #0]
 80071c6:	89a3      	ldrh	r3, [r4, #12]
 80071c8:	f043 0308 	orr.w	r3, r3, #8
 80071cc:	81a3      	strh	r3, [r4, #12]
 80071ce:	6923      	ldr	r3, [r4, #16]
 80071d0:	b94b      	cbnz	r3, 80071e6 <__swsetup_r+0x9a>
 80071d2:	89a3      	ldrh	r3, [r4, #12]
 80071d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80071d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071dc:	d003      	beq.n	80071e6 <__swsetup_r+0x9a>
 80071de:	4621      	mov	r1, r4
 80071e0:	4630      	mov	r0, r6
 80071e2:	f000 f92b 	bl	800743c <__smakebuf_r>
 80071e6:	89a0      	ldrh	r0, [r4, #12]
 80071e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80071ec:	f010 0301 	ands.w	r3, r0, #1
 80071f0:	d00a      	beq.n	8007208 <__swsetup_r+0xbc>
 80071f2:	2300      	movs	r3, #0
 80071f4:	60a3      	str	r3, [r4, #8]
 80071f6:	6963      	ldr	r3, [r4, #20]
 80071f8:	425b      	negs	r3, r3
 80071fa:	61a3      	str	r3, [r4, #24]
 80071fc:	6923      	ldr	r3, [r4, #16]
 80071fe:	b943      	cbnz	r3, 8007212 <__swsetup_r+0xc6>
 8007200:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007204:	d1ba      	bne.n	800717c <__swsetup_r+0x30>
 8007206:	bd70      	pop	{r4, r5, r6, pc}
 8007208:	0781      	lsls	r1, r0, #30
 800720a:	bf58      	it	pl
 800720c:	6963      	ldrpl	r3, [r4, #20]
 800720e:	60a3      	str	r3, [r4, #8]
 8007210:	e7f4      	b.n	80071fc <__swsetup_r+0xb0>
 8007212:	2000      	movs	r0, #0
 8007214:	e7f7      	b.n	8007206 <__swsetup_r+0xba>
 8007216:	bf00      	nop
 8007218:	20000010 	.word	0x20000010
 800721c:	080076bc 	.word	0x080076bc
 8007220:	080076dc 	.word	0x080076dc
 8007224:	0800769c 	.word	0x0800769c

08007228 <_close_r>:
 8007228:	b538      	push	{r3, r4, r5, lr}
 800722a:	4d06      	ldr	r5, [pc, #24]	; (8007244 <_close_r+0x1c>)
 800722c:	2300      	movs	r3, #0
 800722e:	4604      	mov	r4, r0
 8007230:	4608      	mov	r0, r1
 8007232:	602b      	str	r3, [r5, #0]
 8007234:	f7fa ff9d 	bl	8002172 <_close>
 8007238:	1c43      	adds	r3, r0, #1
 800723a:	d102      	bne.n	8007242 <_close_r+0x1a>
 800723c:	682b      	ldr	r3, [r5, #0]
 800723e:	b103      	cbz	r3, 8007242 <_close_r+0x1a>
 8007240:	6023      	str	r3, [r4, #0]
 8007242:	bd38      	pop	{r3, r4, r5, pc}
 8007244:	200002ac 	.word	0x200002ac

08007248 <__sflush_r>:
 8007248:	898a      	ldrh	r2, [r1, #12]
 800724a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800724e:	4605      	mov	r5, r0
 8007250:	0710      	lsls	r0, r2, #28
 8007252:	460c      	mov	r4, r1
 8007254:	d458      	bmi.n	8007308 <__sflush_r+0xc0>
 8007256:	684b      	ldr	r3, [r1, #4]
 8007258:	2b00      	cmp	r3, #0
 800725a:	dc05      	bgt.n	8007268 <__sflush_r+0x20>
 800725c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800725e:	2b00      	cmp	r3, #0
 8007260:	dc02      	bgt.n	8007268 <__sflush_r+0x20>
 8007262:	2000      	movs	r0, #0
 8007264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007268:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800726a:	2e00      	cmp	r6, #0
 800726c:	d0f9      	beq.n	8007262 <__sflush_r+0x1a>
 800726e:	2300      	movs	r3, #0
 8007270:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007274:	682f      	ldr	r7, [r5, #0]
 8007276:	602b      	str	r3, [r5, #0]
 8007278:	d032      	beq.n	80072e0 <__sflush_r+0x98>
 800727a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800727c:	89a3      	ldrh	r3, [r4, #12]
 800727e:	075a      	lsls	r2, r3, #29
 8007280:	d505      	bpl.n	800728e <__sflush_r+0x46>
 8007282:	6863      	ldr	r3, [r4, #4]
 8007284:	1ac0      	subs	r0, r0, r3
 8007286:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007288:	b10b      	cbz	r3, 800728e <__sflush_r+0x46>
 800728a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800728c:	1ac0      	subs	r0, r0, r3
 800728e:	2300      	movs	r3, #0
 8007290:	4602      	mov	r2, r0
 8007292:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007294:	6a21      	ldr	r1, [r4, #32]
 8007296:	4628      	mov	r0, r5
 8007298:	47b0      	blx	r6
 800729a:	1c43      	adds	r3, r0, #1
 800729c:	89a3      	ldrh	r3, [r4, #12]
 800729e:	d106      	bne.n	80072ae <__sflush_r+0x66>
 80072a0:	6829      	ldr	r1, [r5, #0]
 80072a2:	291d      	cmp	r1, #29
 80072a4:	d82c      	bhi.n	8007300 <__sflush_r+0xb8>
 80072a6:	4a2a      	ldr	r2, [pc, #168]	; (8007350 <__sflush_r+0x108>)
 80072a8:	40ca      	lsrs	r2, r1
 80072aa:	07d6      	lsls	r6, r2, #31
 80072ac:	d528      	bpl.n	8007300 <__sflush_r+0xb8>
 80072ae:	2200      	movs	r2, #0
 80072b0:	6062      	str	r2, [r4, #4]
 80072b2:	04d9      	lsls	r1, r3, #19
 80072b4:	6922      	ldr	r2, [r4, #16]
 80072b6:	6022      	str	r2, [r4, #0]
 80072b8:	d504      	bpl.n	80072c4 <__sflush_r+0x7c>
 80072ba:	1c42      	adds	r2, r0, #1
 80072bc:	d101      	bne.n	80072c2 <__sflush_r+0x7a>
 80072be:	682b      	ldr	r3, [r5, #0]
 80072c0:	b903      	cbnz	r3, 80072c4 <__sflush_r+0x7c>
 80072c2:	6560      	str	r0, [r4, #84]	; 0x54
 80072c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80072c6:	602f      	str	r7, [r5, #0]
 80072c8:	2900      	cmp	r1, #0
 80072ca:	d0ca      	beq.n	8007262 <__sflush_r+0x1a>
 80072cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80072d0:	4299      	cmp	r1, r3
 80072d2:	d002      	beq.n	80072da <__sflush_r+0x92>
 80072d4:	4628      	mov	r0, r5
 80072d6:	f7fe ffd7 	bl	8006288 <_free_r>
 80072da:	2000      	movs	r0, #0
 80072dc:	6360      	str	r0, [r4, #52]	; 0x34
 80072de:	e7c1      	b.n	8007264 <__sflush_r+0x1c>
 80072e0:	6a21      	ldr	r1, [r4, #32]
 80072e2:	2301      	movs	r3, #1
 80072e4:	4628      	mov	r0, r5
 80072e6:	47b0      	blx	r6
 80072e8:	1c41      	adds	r1, r0, #1
 80072ea:	d1c7      	bne.n	800727c <__sflush_r+0x34>
 80072ec:	682b      	ldr	r3, [r5, #0]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d0c4      	beq.n	800727c <__sflush_r+0x34>
 80072f2:	2b1d      	cmp	r3, #29
 80072f4:	d001      	beq.n	80072fa <__sflush_r+0xb2>
 80072f6:	2b16      	cmp	r3, #22
 80072f8:	d101      	bne.n	80072fe <__sflush_r+0xb6>
 80072fa:	602f      	str	r7, [r5, #0]
 80072fc:	e7b1      	b.n	8007262 <__sflush_r+0x1a>
 80072fe:	89a3      	ldrh	r3, [r4, #12]
 8007300:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007304:	81a3      	strh	r3, [r4, #12]
 8007306:	e7ad      	b.n	8007264 <__sflush_r+0x1c>
 8007308:	690f      	ldr	r7, [r1, #16]
 800730a:	2f00      	cmp	r7, #0
 800730c:	d0a9      	beq.n	8007262 <__sflush_r+0x1a>
 800730e:	0793      	lsls	r3, r2, #30
 8007310:	680e      	ldr	r6, [r1, #0]
 8007312:	bf08      	it	eq
 8007314:	694b      	ldreq	r3, [r1, #20]
 8007316:	600f      	str	r7, [r1, #0]
 8007318:	bf18      	it	ne
 800731a:	2300      	movne	r3, #0
 800731c:	eba6 0807 	sub.w	r8, r6, r7
 8007320:	608b      	str	r3, [r1, #8]
 8007322:	f1b8 0f00 	cmp.w	r8, #0
 8007326:	dd9c      	ble.n	8007262 <__sflush_r+0x1a>
 8007328:	6a21      	ldr	r1, [r4, #32]
 800732a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800732c:	4643      	mov	r3, r8
 800732e:	463a      	mov	r2, r7
 8007330:	4628      	mov	r0, r5
 8007332:	47b0      	blx	r6
 8007334:	2800      	cmp	r0, #0
 8007336:	dc06      	bgt.n	8007346 <__sflush_r+0xfe>
 8007338:	89a3      	ldrh	r3, [r4, #12]
 800733a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800733e:	81a3      	strh	r3, [r4, #12]
 8007340:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007344:	e78e      	b.n	8007264 <__sflush_r+0x1c>
 8007346:	4407      	add	r7, r0
 8007348:	eba8 0800 	sub.w	r8, r8, r0
 800734c:	e7e9      	b.n	8007322 <__sflush_r+0xda>
 800734e:	bf00      	nop
 8007350:	20400001 	.word	0x20400001

08007354 <_fflush_r>:
 8007354:	b538      	push	{r3, r4, r5, lr}
 8007356:	690b      	ldr	r3, [r1, #16]
 8007358:	4605      	mov	r5, r0
 800735a:	460c      	mov	r4, r1
 800735c:	b913      	cbnz	r3, 8007364 <_fflush_r+0x10>
 800735e:	2500      	movs	r5, #0
 8007360:	4628      	mov	r0, r5
 8007362:	bd38      	pop	{r3, r4, r5, pc}
 8007364:	b118      	cbz	r0, 800736e <_fflush_r+0x1a>
 8007366:	6983      	ldr	r3, [r0, #24]
 8007368:	b90b      	cbnz	r3, 800736e <_fflush_r+0x1a>
 800736a:	f7ff f951 	bl	8006610 <__sinit>
 800736e:	4b14      	ldr	r3, [pc, #80]	; (80073c0 <_fflush_r+0x6c>)
 8007370:	429c      	cmp	r4, r3
 8007372:	d11b      	bne.n	80073ac <_fflush_r+0x58>
 8007374:	686c      	ldr	r4, [r5, #4]
 8007376:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d0ef      	beq.n	800735e <_fflush_r+0xa>
 800737e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007380:	07d0      	lsls	r0, r2, #31
 8007382:	d404      	bmi.n	800738e <_fflush_r+0x3a>
 8007384:	0599      	lsls	r1, r3, #22
 8007386:	d402      	bmi.n	800738e <_fflush_r+0x3a>
 8007388:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800738a:	f7ff f9df 	bl	800674c <__retarget_lock_acquire_recursive>
 800738e:	4628      	mov	r0, r5
 8007390:	4621      	mov	r1, r4
 8007392:	f7ff ff59 	bl	8007248 <__sflush_r>
 8007396:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007398:	07da      	lsls	r2, r3, #31
 800739a:	4605      	mov	r5, r0
 800739c:	d4e0      	bmi.n	8007360 <_fflush_r+0xc>
 800739e:	89a3      	ldrh	r3, [r4, #12]
 80073a0:	059b      	lsls	r3, r3, #22
 80073a2:	d4dd      	bmi.n	8007360 <_fflush_r+0xc>
 80073a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80073a6:	f7ff f9d2 	bl	800674e <__retarget_lock_release_recursive>
 80073aa:	e7d9      	b.n	8007360 <_fflush_r+0xc>
 80073ac:	4b05      	ldr	r3, [pc, #20]	; (80073c4 <_fflush_r+0x70>)
 80073ae:	429c      	cmp	r4, r3
 80073b0:	d101      	bne.n	80073b6 <_fflush_r+0x62>
 80073b2:	68ac      	ldr	r4, [r5, #8]
 80073b4:	e7df      	b.n	8007376 <_fflush_r+0x22>
 80073b6:	4b04      	ldr	r3, [pc, #16]	; (80073c8 <_fflush_r+0x74>)
 80073b8:	429c      	cmp	r4, r3
 80073ba:	bf08      	it	eq
 80073bc:	68ec      	ldreq	r4, [r5, #12]
 80073be:	e7da      	b.n	8007376 <_fflush_r+0x22>
 80073c0:	080076bc 	.word	0x080076bc
 80073c4:	080076dc 	.word	0x080076dc
 80073c8:	0800769c 	.word	0x0800769c

080073cc <_lseek_r>:
 80073cc:	b538      	push	{r3, r4, r5, lr}
 80073ce:	4d07      	ldr	r5, [pc, #28]	; (80073ec <_lseek_r+0x20>)
 80073d0:	4604      	mov	r4, r0
 80073d2:	4608      	mov	r0, r1
 80073d4:	4611      	mov	r1, r2
 80073d6:	2200      	movs	r2, #0
 80073d8:	602a      	str	r2, [r5, #0]
 80073da:	461a      	mov	r2, r3
 80073dc:	f7fa fef0 	bl	80021c0 <_lseek>
 80073e0:	1c43      	adds	r3, r0, #1
 80073e2:	d102      	bne.n	80073ea <_lseek_r+0x1e>
 80073e4:	682b      	ldr	r3, [r5, #0]
 80073e6:	b103      	cbz	r3, 80073ea <_lseek_r+0x1e>
 80073e8:	6023      	str	r3, [r4, #0]
 80073ea:	bd38      	pop	{r3, r4, r5, pc}
 80073ec:	200002ac 	.word	0x200002ac

080073f0 <__swhatbuf_r>:
 80073f0:	b570      	push	{r4, r5, r6, lr}
 80073f2:	460e      	mov	r6, r1
 80073f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073f8:	2900      	cmp	r1, #0
 80073fa:	b096      	sub	sp, #88	; 0x58
 80073fc:	4614      	mov	r4, r2
 80073fe:	461d      	mov	r5, r3
 8007400:	da08      	bge.n	8007414 <__swhatbuf_r+0x24>
 8007402:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007406:	2200      	movs	r2, #0
 8007408:	602a      	str	r2, [r5, #0]
 800740a:	061a      	lsls	r2, r3, #24
 800740c:	d410      	bmi.n	8007430 <__swhatbuf_r+0x40>
 800740e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007412:	e00e      	b.n	8007432 <__swhatbuf_r+0x42>
 8007414:	466a      	mov	r2, sp
 8007416:	f000 f8bb 	bl	8007590 <_fstat_r>
 800741a:	2800      	cmp	r0, #0
 800741c:	dbf1      	blt.n	8007402 <__swhatbuf_r+0x12>
 800741e:	9a01      	ldr	r2, [sp, #4]
 8007420:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007424:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007428:	425a      	negs	r2, r3
 800742a:	415a      	adcs	r2, r3
 800742c:	602a      	str	r2, [r5, #0]
 800742e:	e7ee      	b.n	800740e <__swhatbuf_r+0x1e>
 8007430:	2340      	movs	r3, #64	; 0x40
 8007432:	2000      	movs	r0, #0
 8007434:	6023      	str	r3, [r4, #0]
 8007436:	b016      	add	sp, #88	; 0x58
 8007438:	bd70      	pop	{r4, r5, r6, pc}
	...

0800743c <__smakebuf_r>:
 800743c:	898b      	ldrh	r3, [r1, #12]
 800743e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007440:	079d      	lsls	r5, r3, #30
 8007442:	4606      	mov	r6, r0
 8007444:	460c      	mov	r4, r1
 8007446:	d507      	bpl.n	8007458 <__smakebuf_r+0x1c>
 8007448:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800744c:	6023      	str	r3, [r4, #0]
 800744e:	6123      	str	r3, [r4, #16]
 8007450:	2301      	movs	r3, #1
 8007452:	6163      	str	r3, [r4, #20]
 8007454:	b002      	add	sp, #8
 8007456:	bd70      	pop	{r4, r5, r6, pc}
 8007458:	ab01      	add	r3, sp, #4
 800745a:	466a      	mov	r2, sp
 800745c:	f7ff ffc8 	bl	80073f0 <__swhatbuf_r>
 8007460:	9900      	ldr	r1, [sp, #0]
 8007462:	4605      	mov	r5, r0
 8007464:	4630      	mov	r0, r6
 8007466:	f7fe ff7b 	bl	8006360 <_malloc_r>
 800746a:	b948      	cbnz	r0, 8007480 <__smakebuf_r+0x44>
 800746c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007470:	059a      	lsls	r2, r3, #22
 8007472:	d4ef      	bmi.n	8007454 <__smakebuf_r+0x18>
 8007474:	f023 0303 	bic.w	r3, r3, #3
 8007478:	f043 0302 	orr.w	r3, r3, #2
 800747c:	81a3      	strh	r3, [r4, #12]
 800747e:	e7e3      	b.n	8007448 <__smakebuf_r+0xc>
 8007480:	4b0d      	ldr	r3, [pc, #52]	; (80074b8 <__smakebuf_r+0x7c>)
 8007482:	62b3      	str	r3, [r6, #40]	; 0x28
 8007484:	89a3      	ldrh	r3, [r4, #12]
 8007486:	6020      	str	r0, [r4, #0]
 8007488:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800748c:	81a3      	strh	r3, [r4, #12]
 800748e:	9b00      	ldr	r3, [sp, #0]
 8007490:	6163      	str	r3, [r4, #20]
 8007492:	9b01      	ldr	r3, [sp, #4]
 8007494:	6120      	str	r0, [r4, #16]
 8007496:	b15b      	cbz	r3, 80074b0 <__smakebuf_r+0x74>
 8007498:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800749c:	4630      	mov	r0, r6
 800749e:	f000 f889 	bl	80075b4 <_isatty_r>
 80074a2:	b128      	cbz	r0, 80074b0 <__smakebuf_r+0x74>
 80074a4:	89a3      	ldrh	r3, [r4, #12]
 80074a6:	f023 0303 	bic.w	r3, r3, #3
 80074aa:	f043 0301 	orr.w	r3, r3, #1
 80074ae:	81a3      	strh	r3, [r4, #12]
 80074b0:	89a0      	ldrh	r0, [r4, #12]
 80074b2:	4305      	orrs	r5, r0
 80074b4:	81a5      	strh	r5, [r4, #12]
 80074b6:	e7cd      	b.n	8007454 <__smakebuf_r+0x18>
 80074b8:	080065a9 	.word	0x080065a9

080074bc <memcpy>:
 80074bc:	440a      	add	r2, r1
 80074be:	4291      	cmp	r1, r2
 80074c0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80074c4:	d100      	bne.n	80074c8 <memcpy+0xc>
 80074c6:	4770      	bx	lr
 80074c8:	b510      	push	{r4, lr}
 80074ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074d2:	4291      	cmp	r1, r2
 80074d4:	d1f9      	bne.n	80074ca <memcpy+0xe>
 80074d6:	bd10      	pop	{r4, pc}

080074d8 <memmove>:
 80074d8:	4288      	cmp	r0, r1
 80074da:	b510      	push	{r4, lr}
 80074dc:	eb01 0402 	add.w	r4, r1, r2
 80074e0:	d902      	bls.n	80074e8 <memmove+0x10>
 80074e2:	4284      	cmp	r4, r0
 80074e4:	4623      	mov	r3, r4
 80074e6:	d807      	bhi.n	80074f8 <memmove+0x20>
 80074e8:	1e43      	subs	r3, r0, #1
 80074ea:	42a1      	cmp	r1, r4
 80074ec:	d008      	beq.n	8007500 <memmove+0x28>
 80074ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80074f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80074f6:	e7f8      	b.n	80074ea <memmove+0x12>
 80074f8:	4402      	add	r2, r0
 80074fa:	4601      	mov	r1, r0
 80074fc:	428a      	cmp	r2, r1
 80074fe:	d100      	bne.n	8007502 <memmove+0x2a>
 8007500:	bd10      	pop	{r4, pc}
 8007502:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007506:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800750a:	e7f7      	b.n	80074fc <memmove+0x24>

0800750c <_realloc_r>:
 800750c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007510:	4680      	mov	r8, r0
 8007512:	4614      	mov	r4, r2
 8007514:	460e      	mov	r6, r1
 8007516:	b921      	cbnz	r1, 8007522 <_realloc_r+0x16>
 8007518:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800751c:	4611      	mov	r1, r2
 800751e:	f7fe bf1f 	b.w	8006360 <_malloc_r>
 8007522:	b92a      	cbnz	r2, 8007530 <_realloc_r+0x24>
 8007524:	f7fe feb0 	bl	8006288 <_free_r>
 8007528:	4625      	mov	r5, r4
 800752a:	4628      	mov	r0, r5
 800752c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007530:	f000 f850 	bl	80075d4 <_malloc_usable_size_r>
 8007534:	4284      	cmp	r4, r0
 8007536:	4607      	mov	r7, r0
 8007538:	d802      	bhi.n	8007540 <_realloc_r+0x34>
 800753a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800753e:	d812      	bhi.n	8007566 <_realloc_r+0x5a>
 8007540:	4621      	mov	r1, r4
 8007542:	4640      	mov	r0, r8
 8007544:	f7fe ff0c 	bl	8006360 <_malloc_r>
 8007548:	4605      	mov	r5, r0
 800754a:	2800      	cmp	r0, #0
 800754c:	d0ed      	beq.n	800752a <_realloc_r+0x1e>
 800754e:	42bc      	cmp	r4, r7
 8007550:	4622      	mov	r2, r4
 8007552:	4631      	mov	r1, r6
 8007554:	bf28      	it	cs
 8007556:	463a      	movcs	r2, r7
 8007558:	f7ff ffb0 	bl	80074bc <memcpy>
 800755c:	4631      	mov	r1, r6
 800755e:	4640      	mov	r0, r8
 8007560:	f7fe fe92 	bl	8006288 <_free_r>
 8007564:	e7e1      	b.n	800752a <_realloc_r+0x1e>
 8007566:	4635      	mov	r5, r6
 8007568:	e7df      	b.n	800752a <_realloc_r+0x1e>
	...

0800756c <_read_r>:
 800756c:	b538      	push	{r3, r4, r5, lr}
 800756e:	4d07      	ldr	r5, [pc, #28]	; (800758c <_read_r+0x20>)
 8007570:	4604      	mov	r4, r0
 8007572:	4608      	mov	r0, r1
 8007574:	4611      	mov	r1, r2
 8007576:	2200      	movs	r2, #0
 8007578:	602a      	str	r2, [r5, #0]
 800757a:	461a      	mov	r2, r3
 800757c:	f7fa fdc0 	bl	8002100 <_read>
 8007580:	1c43      	adds	r3, r0, #1
 8007582:	d102      	bne.n	800758a <_read_r+0x1e>
 8007584:	682b      	ldr	r3, [r5, #0]
 8007586:	b103      	cbz	r3, 800758a <_read_r+0x1e>
 8007588:	6023      	str	r3, [r4, #0]
 800758a:	bd38      	pop	{r3, r4, r5, pc}
 800758c:	200002ac 	.word	0x200002ac

08007590 <_fstat_r>:
 8007590:	b538      	push	{r3, r4, r5, lr}
 8007592:	4d07      	ldr	r5, [pc, #28]	; (80075b0 <_fstat_r+0x20>)
 8007594:	2300      	movs	r3, #0
 8007596:	4604      	mov	r4, r0
 8007598:	4608      	mov	r0, r1
 800759a:	4611      	mov	r1, r2
 800759c:	602b      	str	r3, [r5, #0]
 800759e:	f7fa fdf4 	bl	800218a <_fstat>
 80075a2:	1c43      	adds	r3, r0, #1
 80075a4:	d102      	bne.n	80075ac <_fstat_r+0x1c>
 80075a6:	682b      	ldr	r3, [r5, #0]
 80075a8:	b103      	cbz	r3, 80075ac <_fstat_r+0x1c>
 80075aa:	6023      	str	r3, [r4, #0]
 80075ac:	bd38      	pop	{r3, r4, r5, pc}
 80075ae:	bf00      	nop
 80075b0:	200002ac 	.word	0x200002ac

080075b4 <_isatty_r>:
 80075b4:	b538      	push	{r3, r4, r5, lr}
 80075b6:	4d06      	ldr	r5, [pc, #24]	; (80075d0 <_isatty_r+0x1c>)
 80075b8:	2300      	movs	r3, #0
 80075ba:	4604      	mov	r4, r0
 80075bc:	4608      	mov	r0, r1
 80075be:	602b      	str	r3, [r5, #0]
 80075c0:	f7fa fdf3 	bl	80021aa <_isatty>
 80075c4:	1c43      	adds	r3, r0, #1
 80075c6:	d102      	bne.n	80075ce <_isatty_r+0x1a>
 80075c8:	682b      	ldr	r3, [r5, #0]
 80075ca:	b103      	cbz	r3, 80075ce <_isatty_r+0x1a>
 80075cc:	6023      	str	r3, [r4, #0]
 80075ce:	bd38      	pop	{r3, r4, r5, pc}
 80075d0:	200002ac 	.word	0x200002ac

080075d4 <_malloc_usable_size_r>:
 80075d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075d8:	1f18      	subs	r0, r3, #4
 80075da:	2b00      	cmp	r3, #0
 80075dc:	bfbc      	itt	lt
 80075de:	580b      	ldrlt	r3, [r1, r0]
 80075e0:	18c0      	addlt	r0, r0, r3
 80075e2:	4770      	bx	lr

080075e4 <_init>:
 80075e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075e6:	bf00      	nop
 80075e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075ea:	bc08      	pop	{r3}
 80075ec:	469e      	mov	lr, r3
 80075ee:	4770      	bx	lr

080075f0 <_fini>:
 80075f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075f2:	bf00      	nop
 80075f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075f6:	bc08      	pop	{r3}
 80075f8:	469e      	mov	lr, r3
 80075fa:	4770      	bx	lr
