{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 14:14:42 2019 " "Info: Processing started: Mon Dec 02 14:14:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_project -c processor_project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor_project -c processor_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Syncronise/sync_wr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Syncronise/sync_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_wr " "Info: Found entity 1: sync_wr" {  } { { "../Syncronise/sync_wr.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Syncronise/sync_wr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Control_Block/control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Control_Block/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "../Control_Block/control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Block_RON/reg_8_bit/reg_8_bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Block_RON/reg_8_bit/reg_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8_bit " "Info: Found entity 1: reg_8_bit" {  } { { "../Block_RON/reg_8_bit/reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Block_RON/mux_bus/mux_bus.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Block_RON/mux_bus/mux_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bus " "Info: Found entity 1: mux_bus" {  } { { "../Block_RON/mux_bus/mux_bus.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/mux_bus/mux_bus.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Block_RON/d_mux/d_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Block_RON/d_mux/d_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mux " "Info: Found entity 1: d_mux" {  } { { "../Block_RON/d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Block_RON/block_ron/block_ron.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Block_RON/block_ron/block_ron.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block_ron " "Info: Found entity 1: block_ron" {  } { { "../Block_RON/block_ron/block_ron.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Block_Flags/reg_flags.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Block_Flags/reg_flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_flags " "Info: Found entity 1: reg_flags" {  } { { "../Block_Flags/reg_flags.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_Flags/reg_flags.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ALU_Block/alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ALU_Block/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_project.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor_project " "Info: Found entity 1: processor_project" {  } { { "processor_project.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_rom0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/lpm_rom0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_ram_dq0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/lpm_ram_dq0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_project " "Info: Elaborating entity \"processor_project\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_wr sync_wr:inst6 " "Info: Elaborating entity \"sync_wr\" for hierarchy \"sync_wr:inst6\"" {  } { { "processor_project.bdf" "inst6" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { 344 648 760 440 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst\"" {  } { { "processor_project.bdf" "inst" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { 56 664 824 120 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom0:inst\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom0.v" "lpm_rom_component" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/lpm_rom0.v" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom0.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/lpm_rom0.v" 54 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control UNREGISTERED " "Info: Parameter \"lpm_address_control\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file ROM_ini.mif " "Info: Parameter \"lpm_file\" = \"ROM_ini.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_rom0.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/lpm_rom0.v" 54 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom lpm_rom0:inst\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "lpm_rom0.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/lpm_rom0.v" 54 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst3 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst3\"" {  } { { "processor_project.bdf" "inst3" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { 56 480 608 184 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 control.v(13) " "Warning (10230): Verilog HDL assignment warning at control.v(13): truncated value with size 32 to match size of target (8)" {  } { { "../Control_Block/control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_flags reg_flags:inst5 " "Info: Elaborating entity \"reg_flags\" for hierarchy \"reg_flags:inst5\"" {  } { { "processor_project.bdf" "inst5" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { 232 688 784 328 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst8 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst8\"" {  } { { "processor_project.bdf" "inst8" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { 192 480 608 320 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(18) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(18): incomplete case statement has no default case item" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(28) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(28): incomplete case statement has no default case item" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 alu.v(41) " "Warning (10230): Verilog HDL assignment warning at alu.v(41): truncated value with size 9 to match size of target (8)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(38) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(38): incomplete case statement has no default case item" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 38 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cl alu.v(17) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(17): inferring latch(es) for variable \"cl\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q alu.v(17) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(17): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] alu.v(27) " "Info (10041): Inferred latch for \"q\[0\]\" at alu.v(27)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] alu.v(27) " "Info (10041): Inferred latch for \"q\[1\]\" at alu.v(27)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] alu.v(27) " "Info (10041): Inferred latch for \"q\[2\]\" at alu.v(27)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] alu.v(27) " "Info (10041): Inferred latch for \"q\[3\]\" at alu.v(27)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] alu.v(27) " "Info (10041): Inferred latch for \"q\[4\]\" at alu.v(27)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] alu.v(27) " "Info (10041): Inferred latch for \"q\[5\]\" at alu.v(27)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] alu.v(27) " "Info (10041): Inferred latch for \"q\[6\]\" at alu.v(27)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] alu.v(27) " "Info (10041): Inferred latch for \"q\[7\]\" at alu.v(27)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cl alu.v(27) " "Info (10041): Inferred latch for \"cl\" at alu.v(27)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 lpm_ram_dq0:inst1 " "Info: Elaborating entity \"lpm_ram_dq0\" for hierarchy \"lpm_ram_dq0:inst1\"" {  } { { "processor_project.bdf" "inst1" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { 336 240 400 456 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq0.v" "lpm_ram_dq_component" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/lpm_ram_dq0.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq0.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/lpm_ram_dq0.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Instantiated megafunction \"lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file RAM_ini.mif " "Info: Parameter \"lpm_file\" = \"RAM_ini.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_DQ " "Info: Parameter \"lpm_type\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_ram_dq0.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/lpm_ram_dq0.v" 61 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "lpm_ram_dq0.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/lpm_ram_dq0.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_ron block_ron:inst2 " "Info: Elaborating entity \"block_ron\" for hierarchy \"block_ron:inst2\"" {  } { { "processor_project.bdf" "inst2" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { 192 240 368 320 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bus block_ron:inst2\|mux_bus:inst9 " "Info: Elaborating entity \"mux_bus\" for hierarchy \"block_ron:inst2\|mux_bus:inst9\"" {  } { { "../Block_RON/block_ron/block_ron.bdf" "inst9" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { { 544 269 389 736 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8_bit block_ron:inst2\|reg_8_bit:inst " "Info: Elaborating entity \"reg_8_bit\" for hierarchy \"block_ron:inst2\|reg_8_bit:inst\"" {  } { { "../Block_RON/block_ron/block_ron.bdf" "inst" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { { 48 269 389 144 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mux block_ron:inst2\|d_mux:inst8 " "Info: Elaborating entity \"d_mux\" for hierarchy \"block_ron:inst2\|d_mux:inst8\"" {  } { { "../Block_RON/block_ron/block_ron.bdf" "inst8" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { { 264 -3 93 456 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "control:inst3\|ak\[0\]~8 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"control:inst3\|ak\[0\]~8\"" {  } { { "../Control_Block/control.v" "ak\[0\]~8" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Control_Block/control.v" 11 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst8\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst8\|Add0\"" {  } { { "../ALU_Block/alu.v" "Add0" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst8\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst8\|Add1\"" {  } { { "../ALU_Block/alu.v" "Add1" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst8\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst8\|Add2\"" {  } { { "../ALU_Block/alu.v" "Add2" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 31 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst8\|Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst8\|Add3\"" {  } { { "../ALU_Block/alu.v" "Add3" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 31 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst3\|lpm_counter:ak_rtl_0 " "Info: Elaborated megafunction instantiation \"control:inst3\|lpm_counter:ak_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:inst3\|lpm_counter:ak_rtl_0 " "Info: Instantiated megafunction \"control:inst3\|lpm_counter:ak_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter control:inst3\|lpm_counter:ak_rtl_0 " "Info: Elaborated megafunction instantiation \"control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"control:inst3\|lpm_counter:ak_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\"" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst8\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"alu:inst8\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst8\|lpm_add_sub:Add0\|addcore:adder alu:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node alu:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node alu:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst8\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs alu:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst8\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs alu:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst8\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst8\|lpm_add_sub:Add1\"" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst8\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"alu:inst8\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[11\] k\[11\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[11\]\" to the node \"k\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[15\] k\[15\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"k\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[13\] k\[13\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"k\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[14\] k\[14\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"k\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[0\] k\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"k\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[12\] k\[12\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"k\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[10\] k\[10\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"k\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[9\] k\[9\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"k\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[8\] k\[8\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"k\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[7\] k\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"k\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[6\] k\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"k\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[5\] k\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"k\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[4\] k\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"k\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[3\] k\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"k\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[2\] k\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"k\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[1\] k\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"k\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[15\] alu:inst8\|cl " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"alu:inst8\|cl\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[13\] sync_wr:inst6\|w_r " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"sync_wr:inst6\|w_r\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[14\] sync_wr:inst6\|w_r " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"sync_wr:inst6\|w_r\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[0\] alu:inst8\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"alu:inst8\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[12\] alu:inst8\|Equal0 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"alu:inst8\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[10\] control:inst3\|jmp " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"control:inst3\|jmp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[9\] control:inst3\|jmp " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"control:inst3\|jmp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[8\] control:inst3\|jmp " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"control:inst3\|jmp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[7\] alu:inst8\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"alu:inst8\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[6\] alu:inst8\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"alu:inst8\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[5\] alu:inst8\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"alu:inst8\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[4\] alu:inst8\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"alu:inst8\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[3\] alu:inst8\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"alu:inst8\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[2\] alu:inst8\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"alu:inst8\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[1\] alu:inst8\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"alu:inst8\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst8\|q\[7\] " "Warning: Latch alu:inst8\|q\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst8\|q\[6\] " "Warning: Latch alu:inst8\|q\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst8\|q\[5\] " "Warning: Latch alu:inst8\|q\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst8\|q\[4\] " "Warning: Latch alu:inst8\|q\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst8\|q\[3\] " "Warning: Latch alu:inst8\|q\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst8\|q\[2\] " "Warning: Latch alu:inst8\|q\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst8\|q\[1\] " "Warning: Latch alu:inst8\|q\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst8\|q\[0\] " "Warning: Latch alu:inst8\|q\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst8\|cl " "Warning: Latch alu:inst8\|cl has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "479 " "Info: Implemented 479 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Info: Implemented 60 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "394 " "Info: Implemented 394 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 14:14:44 2019 " "Info: Processing ended: Mon Dec 02 14:14:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 14:14:45 2019 " "Info: Processing started: Mon Dec 02 14:14:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor_project -c processor_project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off processor_project -c processor_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "processor_project EPF10K10TC144-3 " "Info: Automatically selected device EPF10K10TC144-3 for design processor_project" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Warning: Feature SignalProbe is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Mon Dec 02 2019 14:14:46 " "Info: Started fitting attempt 1 on Mon Dec 02 2019 at 14:14:46" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 14:14:49 2019 " "Info: Processing ended: Mon Dec 02 14:14:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 14:14:50 2019 " "Info: Processing started: Mon Dec 02 14:14:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processor_project -c processor_project " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off processor_project -c processor_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 14:14:50 2019 " "Info: Processing ended: Mon Dec 02 14:14:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 14:14:51 2019 " "Info: Processing started: Mon Dec 02 14:14:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off processor_project -c processor_project " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off processor_project -c processor_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|cl " "Warning: Node \"alu:inst8\|cl\" is a latch" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|q\[7\] " "Warning: Node \"alu:inst8\|q\[7\]\" is a latch" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|q\[6\] " "Warning: Node \"alu:inst8\|q\[6\]\" is a latch" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|q\[5\] " "Warning: Node \"alu:inst8\|q\[5\]\" is a latch" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|q\[4\] " "Warning: Node \"alu:inst8\|q\[4\]\" is a latch" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|q\[3\] " "Warning: Node \"alu:inst8\|q\[3\]\" is a latch" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|q\[2\] " "Warning: Node \"alu:inst8\|q\[2\]\" is a latch" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|q\[1\] " "Warning: Node \"alu:inst8\|q\[1\]\" is a latch" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst8\|q\[0\] " "Warning: Node \"alu:inst8\|q\[0\]\" is a latch" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "c " "Info: Assuming node \"c\" is an undefined clock" {  } { { "processor_project.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { -8 248 416 8 "c" "" } { 51 464 476 88 "c" "" } { 360 608 648 376 "c" "" } { 408 160 176 424 "c" "" } } } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "c" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "27 " "Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "block_ron:inst2\|d_mux:inst8\|Equal0~52 " "Info: Detected gated clock \"block_ron:inst2\|d_mux:inst8\|Equal0~52\" as buffer" {  } { { "../Block_RON/d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "block_ron:inst2\|d_mux:inst8\|Equal0~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "block_ron:inst2\|d_mux:inst8\|Equal0~51 " "Info: Detected gated clock \"block_ron:inst2\|d_mux:inst8\|Equal0~51\" as buffer" {  } { { "../Block_RON/d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "block_ron:inst2\|d_mux:inst8\|Equal0~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "block_ron:inst2\|d_mux:inst8\|Equal0~50 " "Info: Detected gated clock \"block_ron:inst2\|d_mux:inst8\|Equal0~50\" as buffer" {  } { { "../Block_RON/d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "block_ron:inst2\|d_mux:inst8\|Equal0~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "block_ron:inst2\|d_mux:inst8\|Equal0~49 " "Info: Detected gated clock \"block_ron:inst2\|d_mux:inst8\|Equal0~49\" as buffer" {  } { { "../Block_RON/d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "block_ron:inst2\|d_mux:inst8\|Equal0~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "block_ron:inst2\|d_mux:inst8\|Equal0~48 " "Info: Detected gated clock \"block_ron:inst2\|d_mux:inst8\|Equal0~48\" as buffer" {  } { { "../Block_RON/d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "block_ron:inst2\|d_mux:inst8\|Equal0~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "block_ron:inst2\|d_mux:inst8\|Equal0~47 " "Info: Detected gated clock \"block_ron:inst2\|d_mux:inst8\|Equal0~47\" as buffer" {  } { { "../Block_RON/d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "block_ron:inst2\|d_mux:inst8\|Equal0~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "block_ron:inst2\|d_mux:inst8\|Equal0~46 " "Info: Detected gated clock \"block_ron:inst2\|d_mux:inst8\|Equal0~46\" as buffer" {  } { { "../Block_RON/d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "block_ron:inst2\|d_mux:inst8\|Equal0~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "block_ron:inst2\|d_mux:inst8\|Equal0~45 " "Info: Detected gated clock \"block_ron:inst2\|d_mux:inst8\|Equal0~45\" as buffer" {  } { { "../Block_RON/d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "block_ron:inst2\|d_mux:inst8\|Equal0~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[9\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[9\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[9\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[10\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[10\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[10\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "sync_wr:inst6\|w_r~49 " "Info: Detected gated clock \"sync_wr:inst6\|w_r~49\" as buffer" {  } { { "../Syncronise/sync_wr.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Syncronise/sync_wr.v" 4 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sync_wr:inst6\|w_r~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\] " "Info: Detected ripple clock \"control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[6\] " "Info: Detected ripple clock \"control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[6\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[5\] " "Info: Detected ripple clock \"control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[5\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[4\] " "Info: Detected ripple clock \"control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[4\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\] " "Info: Detected ripple clock \"control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[2\] " "Info: Detected ripple clock \"control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[2\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[1\] " "Info: Detected ripple clock \"control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[1\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\] " "Info: Detected ripple clock \"control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "c register block_ron:inst2\|reg_8_bit:inst4\|q\[1\] memory lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra1 9.09 MHz 110.0 ns Internal " "Info: Clock \"c\" has Internal fmax of 9.09 MHz between source register \"block_ron:inst2\|reg_8_bit:inst4\|q\[1\]\" and destination memory \"lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra1\" (period= 110.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.300 ns + Longest register memory " "Info: + Longest register to memory delay is 12.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns block_ron:inst2\|reg_8_bit:inst4\|q\[1\] 1 REG LC1_A2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A2; Fanout = 2; REG Node = 'block_ron:inst2\|reg_8_bit:inst4\|q\[1\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { block_ron:inst2|reg_8_bit:inst4|q[1] } "NODE_NAME" } } { "../Block_RON/reg_8_bit/reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 3.300 ns block_ron:inst2\|mux_bus:inst10\|q\[1\]~199 2 COMB LC5_A5 1 " "Info: 2: + IC(1.900 ns) + CELL(1.400 ns) = 3.300 ns; Loc. = LC5_A5; Fanout = 1; COMB Node = 'block_ron:inst2\|mux_bus:inst10\|q\[1\]~199'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { block_ron:inst2|reg_8_bit:inst4|q[1] block_ron:inst2|mux_bus:inst10|q[1]~199 } "NODE_NAME" } } { "../Block_RON/mux_bus/mux_bus.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/mux_bus/mux_bus.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 5.800 ns block_ron:inst2\|mux_bus:inst10\|q\[1\]~200 3 COMB LC6_A5 1 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 5.800 ns; Loc. = LC6_A5; Fanout = 1; COMB Node = 'block_ron:inst2\|mux_bus:inst10\|q\[1\]~200'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { block_ron:inst2|mux_bus:inst10|q[1]~199 block_ron:inst2|mux_bus:inst10|q[1]~200 } "NODE_NAME" } } { "../Block_RON/mux_bus/mux_bus.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/mux_bus/mux_bus.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 9.500 ns block_ron:inst2\|mux_bus:inst10\|q\[1\]~203 4 COMB LC2_A7 23 " "Info: 4: + IC(1.800 ns) + CELL(1.900 ns) = 9.500 ns; Loc. = LC2_A7; Fanout = 23; COMB Node = 'block_ron:inst2\|mux_bus:inst10\|q\[1\]~203'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { block_ron:inst2|mux_bus:inst10|q[1]~200 block_ron:inst2|mux_bus:inst10|q[1]~203 } "NODE_NAME" } } { "../Block_RON/mux_bus/mux_bus.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/mux_bus/mux_bus.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(0.000 ns) 12.300 ns lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra1 5 MEM EC6_C 1 " "Info: 5: + IC(2.800 ns) + CELL(0.000 ns) = 12.300 ns; Loc. = EC6_C; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra1'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { block_ron:inst2|mux_bus:inst10|q[1]~203 lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra1 } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.200 ns ( 42.28 % ) " "Info: Total cell delay = 5.200 ns ( 42.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.100 ns ( 57.72 % ) " "Info: Total interconnect delay = 7.100 ns ( 57.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "12.300 ns" { block_ron:inst2|reg_8_bit:inst4|q[1] block_ron:inst2|mux_bus:inst10|q[1]~199 block_ron:inst2|mux_bus:inst10|q[1]~200 block_ron:inst2|mux_bus:inst10|q[1]~203 lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra1 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "12.300 ns" { block_ron:inst2|reg_8_bit:inst4|q[1] {} block_ron:inst2|mux_bus:inst10|q[1]~199 {} block_ron:inst2|mux_bus:inst10|q[1]~200 {} block_ron:inst2|mux_bus:inst10|q[1]~203 {} lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra1 {} } { 0.000ns 1.900ns 0.600ns 1.800ns 2.800ns } { 0.000ns 1.400ns 1.900ns 1.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-40.300 ns - Smallest " "Info: - Smallest clock skew is -40.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 3.900 ns + Shortest memory " "Info: + Shortest clock path from clock \"c\" to destination memory is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns c 1 CLK PIN_55 162 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 162; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "processor_project.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { -8 248 416 8 "c" "" } { 51 464 476 88 "c" "" } { 360 608 648 376 "c" "" } { 408 160 176 424 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra1 2 MEM EC6_C 1 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = EC6_C; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra1'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { c lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra1 } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra1 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra1 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 44.200 ns - Longest register " "Info: - Longest clock path from clock \"c\" to source register is 44.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns c 1 CLK PIN_55 162 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 162; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "processor_project.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { -8 248 416 8 "c" "" } { 51 464 476 88 "c" "" } { 360 608 648 376 "c" "" } { 408 160 176 424 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.900 ns) 4.800 ns control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\] 2 REG LC8_C5 18 " "Info: 2: + IC(2.000 ns) + CELL(0.900 ns) = 4.800 ns; Loc. = LC8_C5; Fanout = 18; REG Node = 'control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { c control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(10.200 ns) 18.100 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 3 MEM EC8_B 1 " "Info: 3: + IC(3.100 ns) + CELL(10.200 ns) = 18.100 ns; Loc. = EC8_B; Fanout = 1; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "13.300 ns" { control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 20.100 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\] 4 MEM EC8_B 51 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 20.100 ns; Loc. = EC8_B; Fanout = 51; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(10.100 ns) + CELL(1.900 ns) 32.100 ns sync_wr:inst6\|w_r~48 5 COMB LC8_C1 1 " "Info: 5: + IC(10.100 ns) + CELL(1.900 ns) = 32.100 ns; Loc. = LC8_C1; Fanout = 1; COMB Node = 'sync_wr:inst6\|w_r~48'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] sync_wr:inst6|w_r~48 } "NODE_NAME" } } { "../Syncronise/sync_wr.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Syncronise/sync_wr.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 34.600 ns sync_wr:inst6\|w_r~49 6 COMB LC7_C1 11 " "Info: 6: + IC(0.600 ns) + CELL(1.900 ns) = 34.600 ns; Loc. = LC7_C1; Fanout = 11; COMB Node = 'sync_wr:inst6\|w_r~49'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { sync_wr:inst6|w_r~48 sync_wr:inst6|w_r~49 } "NODE_NAME" } } { "../Syncronise/sync_wr.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Syncronise/sync_wr.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(1.400 ns) 40.500 ns block_ron:inst2\|d_mux:inst8\|Equal0~47 7 COMB LC1_A22 8 " "Info: 7: + IC(4.500 ns) + CELL(1.400 ns) = 40.500 ns; Loc. = LC1_A22; Fanout = 8; COMB Node = 'block_ron:inst2\|d_mux:inst8\|Equal0~47'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { sync_wr:inst6|w_r~49 block_ron:inst2|d_mux:inst8|Equal0~47 } "NODE_NAME" } } { "../Block_RON/d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(0.000 ns) 44.200 ns block_ron:inst2\|reg_8_bit:inst4\|q\[1\] 8 REG LC1_A2 2 " "Info: 8: + IC(3.700 ns) + CELL(0.000 ns) = 44.200 ns; Loc. = LC1_A2; Fanout = 2; REG Node = 'block_ron:inst2\|reg_8_bit:inst4\|q\[1\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { block_ron:inst2|d_mux:inst8|Equal0~47 block_ron:inst2|reg_8_bit:inst4|q[1] } "NODE_NAME" } } { "../Block_RON/reg_8_bit/reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.200 ns ( 45.70 % ) " "Info: Total cell delay = 20.200 ns ( 45.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "24.000 ns ( 54.30 % ) " "Info: Total interconnect delay = 24.000 ns ( 54.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "44.200 ns" { c control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] sync_wr:inst6|w_r~48 sync_wr:inst6|w_r~49 block_ron:inst2|d_mux:inst8|Equal0~47 block_ron:inst2|reg_8_bit:inst4|q[1] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "44.200 ns" { c {} c~out {} control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] {} sync_wr:inst6|w_r~48 {} sync_wr:inst6|w_r~49 {} block_ron:inst2|d_mux:inst8|Equal0~47 {} block_ron:inst2|reg_8_bit:inst4|q[1] {} } { 0.000ns 0.000ns 2.000ns 3.100ns 0.000ns 10.100ns 0.600ns 4.500ns 3.700ns } { 0.000ns 1.900ns 0.900ns 10.200ns 2.000ns 1.900ns 1.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra1 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra1 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "44.200 ns" { c control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] sync_wr:inst6|w_r~48 sync_wr:inst6|w_r~49 block_ron:inst2|d_mux:inst8|Equal0~47 block_ron:inst2|reg_8_bit:inst4|q[1] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "44.200 ns" { c {} c~out {} control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] {} sync_wr:inst6|w_r~48 {} sync_wr:inst6|w_r~49 {} block_ron:inst2|d_mux:inst8|Equal0~47 {} block_ron:inst2|reg_8_bit:inst4|q[1] {} } { 0.000ns 0.000ns 2.000ns 3.100ns 0.000ns 10.100ns 0.600ns 4.500ns 3.700ns } { 0.000ns 1.900ns 0.900ns 10.200ns 2.000ns 1.900ns 1.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns + " "Info: + Micro clock to output delay of source is 0.900 ns" {  } { { "../Block_RON/reg_8_bit/reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.500 ns + " "Info: + Micro setup delay of destination is 1.500 ns" {  } { { "altram.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../Block_RON/reg_8_bit/reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 -1 0 } } { "altram.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "12.300 ns" { block_ron:inst2|reg_8_bit:inst4|q[1] block_ron:inst2|mux_bus:inst10|q[1]~199 block_ron:inst2|mux_bus:inst10|q[1]~200 block_ron:inst2|mux_bus:inst10|q[1]~203 lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra1 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "12.300 ns" { block_ron:inst2|reg_8_bit:inst4|q[1] {} block_ron:inst2|mux_bus:inst10|q[1]~199 {} block_ron:inst2|mux_bus:inst10|q[1]~200 {} block_ron:inst2|mux_bus:inst10|q[1]~203 {} lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra1 {} } { 0.000ns 1.900ns 0.600ns 1.800ns 2.800ns } { 0.000ns 1.400ns 1.900ns 1.900ns 0.000ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra1 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra1 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "44.200 ns" { c control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] sync_wr:inst6|w_r~48 sync_wr:inst6|w_r~49 block_ron:inst2|d_mux:inst8|Equal0~47 block_ron:inst2|reg_8_bit:inst4|q[1] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "44.200 ns" { c {} c~out {} control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] {} sync_wr:inst6|w_r~48 {} sync_wr:inst6|w_r~49 {} block_ron:inst2|d_mux:inst8|Equal0~47 {} block_ron:inst2|reg_8_bit:inst4|q[1] {} } { 0.000ns 0.000ns 2.000ns 3.100ns 0.000ns 10.100ns 0.600ns 4.500ns 3.700ns } { 0.000ns 1.900ns 0.900ns 10.200ns 2.000ns 1.900ns 1.900ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "c 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"c\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg_flags:inst5\|cf alu:inst8\|q\[0\] c 20.6 ns " "Info: Found hold time violation between source  pin or register \"reg_flags:inst5\|cf\" and destination pin or register \"alu:inst8\|q\[0\]\" for clock \"c\" (Hold time is 20.6 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "34.100 ns + Largest " "Info: + Largest clock skew is 34.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 42.600 ns + Longest register " "Info: + Longest clock path from clock \"c\" to destination register is 42.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns c 1 CLK PIN_55 162 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 162; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "processor_project.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { -8 248 416 8 "c" "" } { 51 464 476 88 "c" "" } { 360 608 648 376 "c" "" } { 408 160 176 424 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.900 ns) 4.800 ns control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\] 2 REG LC8_C5 18 " "Info: 2: + IC(2.000 ns) + CELL(0.900 ns) = 4.800 ns; Loc. = LC8_C5; Fanout = 18; REG Node = 'control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { c control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(10.200 ns) 18.100 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 3 MEM EC8_B 1 " "Info: 3: + IC(3.100 ns) + CELL(10.200 ns) = 18.100 ns; Loc. = EC8_B; Fanout = 1; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "13.300 ns" { control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 20.100 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\] 4 MEM EC8_B 51 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 20.100 ns; Loc. = EC8_B; Fanout = 51; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(10.100 ns) + CELL(1.900 ns) 32.100 ns alu:inst8\|q\[7\]~13686 5 COMB LC4_C1 1 " "Info: 5: + IC(10.100 ns) + CELL(1.900 ns) = 32.100 ns; Loc. = LC4_C1; Fanout = 1; COMB Node = 'alu:inst8\|q\[7\]~13686'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] alu:inst8|q[7]~13686 } "NODE_NAME" } } { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.400 ns) 36.000 ns alu:inst8\|q\[7\]~13506 6 COMB LC6_C14 8 " "Info: 6: + IC(2.500 ns) + CELL(1.400 ns) = 36.000 ns; Loc. = LC6_C14; Fanout = 8; COMB Node = 'alu:inst8\|q\[7\]~13506'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { alu:inst8|q[7]~13686 alu:inst8|q[7]~13506 } "NODE_NAME" } } { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(1.400 ns) 42.600 ns alu:inst8\|q\[0\] 7 REG LC6_C12 11 " "Info: 7: + IC(5.200 ns) + CELL(1.400 ns) = 42.600 ns; Loc. = LC6_C12; Fanout = 11; REG Node = 'alu:inst8\|q\[0\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { alu:inst8|q[7]~13506 alu:inst8|q[0] } "NODE_NAME" } } { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.700 ns ( 46.24 % ) " "Info: Total cell delay = 19.700 ns ( 46.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "22.900 ns ( 53.76 % ) " "Info: Total interconnect delay = 22.900 ns ( 53.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "42.600 ns" { c control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] alu:inst8|q[7]~13686 alu:inst8|q[7]~13506 alu:inst8|q[0] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "42.600 ns" { c {} c~out {} control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] {} alu:inst8|q[7]~13686 {} alu:inst8|q[7]~13506 {} alu:inst8|q[0] {} } { 0.000ns 0.000ns 2.000ns 3.100ns 0.000ns 10.100ns 2.500ns 5.200ns } { 0.000ns 1.900ns 0.900ns 10.200ns 2.000ns 1.900ns 1.400ns 1.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 8.500 ns - Shortest register " "Info: - Shortest clock path from clock \"c\" to source register is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns c 1 CLK PIN_55 162 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 162; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "processor_project.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { -8 248 416 8 "c" "" } { 51 464 476 88 "c" "" } { 360 608 648 376 "c" "" } { 408 160 176 424 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.900 ns) 5.400 ns sync_wr:inst6\|w_r~49 2 COMB LC7_C1 11 " "Info: 2: + IC(1.600 ns) + CELL(1.900 ns) = 5.400 ns; Loc. = LC7_C1; Fanout = 11; COMB Node = 'sync_wr:inst6\|w_r~49'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { c sync_wr:inst6|w_r~49 } "NODE_NAME" } } { "../Syncronise/sync_wr.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Syncronise/sync_wr.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(0.000 ns) 8.500 ns reg_flags:inst5\|cf 3 REG LC1_B1 8 " "Info: 3: + IC(3.100 ns) + CELL(0.000 ns) = 8.500 ns; Loc. = LC1_B1; Fanout = 8; REG Node = 'reg_flags:inst5\|cf'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { sync_wr:inst6|w_r~49 reg_flags:inst5|cf } "NODE_NAME" } } { "../Block_Flags/reg_flags.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_Flags/reg_flags.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 44.71 % ) " "Info: Total cell delay = 3.800 ns ( 44.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 55.29 % ) " "Info: Total interconnect delay = 4.700 ns ( 55.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { c sync_wr:inst6|w_r~49 reg_flags:inst5|cf } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { c {} c~out {} sync_wr:inst6|w_r~49 {} reg_flags:inst5|cf {} } { 0.000ns 0.000ns 1.600ns 3.100ns } { 0.000ns 1.900ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "42.600 ns" { c control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] alu:inst8|q[7]~13686 alu:inst8|q[7]~13506 alu:inst8|q[0] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "42.600 ns" { c {} c~out {} control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] {} alu:inst8|q[7]~13686 {} alu:inst8|q[7]~13506 {} alu:inst8|q[0] {} } { 0.000ns 0.000ns 2.000ns 3.100ns 0.000ns 10.100ns 2.500ns 5.200ns } { 0.000ns 1.900ns 0.900ns 10.200ns 2.000ns 1.900ns 1.400ns 1.400ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { c sync_wr:inst6|w_r~49 reg_flags:inst5|cf } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { c {} c~out {} sync_wr:inst6|w_r~49 {} reg_flags:inst5|cf {} } { 0.000ns 0.000ns 1.600ns 3.100ns } { 0.000ns 1.900ns 1.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns - " "Info: - Micro clock to output delay of source is 0.900 ns" {  } { { "../Block_Flags/reg_flags.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_Flags/reg_flags.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.600 ns - Shortest register register " "Info: - Shortest register to register delay is 12.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_flags:inst5\|cf 1 REG LC1_B1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_B1; Fanout = 8; REG Node = 'reg_flags:inst5\|cf'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_flags:inst5|cf } "NODE_NAME" } } { "../Block_Flags/reg_flags.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_Flags/reg_flags.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.900 ns) 4.800 ns alu:inst8\|q\[0\]~13607 2 COMB LC7_C8 1 " "Info: 2: + IC(2.900 ns) + CELL(1.900 ns) = 4.800 ns; Loc. = LC7_C8; Fanout = 1; COMB Node = 'alu:inst8\|q\[0\]~13607'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { reg_flags:inst5|cf alu:inst8|q[0]~13607 } "NODE_NAME" } } { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 6.800 ns alu:inst8\|q\[0\]~13693 3 COMB LC2_C8 1 " "Info: 3: + IC(0.600 ns) + CELL(1.400 ns) = 6.800 ns; Loc. = LC2_C8; Fanout = 1; COMB Node = 'alu:inst8\|q\[0\]~13693'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst8|q[0]~13607 alu:inst8|q[0]~13693 } "NODE_NAME" } } { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 10.100 ns alu:inst8\|q\[0\]~13522 4 COMB LC7_C12 1 " "Info: 4: + IC(1.900 ns) + CELL(1.400 ns) = 10.100 ns; Loc. = LC7_C12; Fanout = 1; COMB Node = 'alu:inst8\|q\[0\]~13522'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { alu:inst8|q[0]~13693 alu:inst8|q[0]~13522 } "NODE_NAME" } } { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 12.600 ns alu:inst8\|q\[0\] 5 REG LC6_C12 11 " "Info: 5: + IC(0.600 ns) + CELL(1.900 ns) = 12.600 ns; Loc. = LC6_C12; Fanout = 11; REG Node = 'alu:inst8\|q\[0\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { alu:inst8|q[0]~13522 alu:inst8|q[0] } "NODE_NAME" } } { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.600 ns ( 52.38 % ) " "Info: Total cell delay = 6.600 ns ( 52.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 47.62 % ) " "Info: Total interconnect delay = 6.000 ns ( 47.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "12.600 ns" { reg_flags:inst5|cf alu:inst8|q[0]~13607 alu:inst8|q[0]~13693 alu:inst8|q[0]~13522 alu:inst8|q[0] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "12.600 ns" { reg_flags:inst5|cf {} alu:inst8|q[0]~13607 {} alu:inst8|q[0]~13693 {} alu:inst8|q[0]~13522 {} alu:inst8|q[0] {} } { 0.000ns 2.900ns 0.600ns 1.900ns 0.600ns } { 0.000ns 1.900ns 1.400ns 1.400ns 1.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../Block_Flags/reg_flags.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_Flags/reg_flags.v" 5 -1 0 } } { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "42.600 ns" { c control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] alu:inst8|q[7]~13686 alu:inst8|q[7]~13506 alu:inst8|q[0] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "42.600 ns" { c {} c~out {} control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] {} alu:inst8|q[7]~13686 {} alu:inst8|q[7]~13506 {} alu:inst8|q[0] {} } { 0.000ns 0.000ns 2.000ns 3.100ns 0.000ns 10.100ns 2.500ns 5.200ns } { 0.000ns 1.900ns 0.900ns 10.200ns 2.000ns 1.900ns 1.400ns 1.400ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { c sync_wr:inst6|w_r~49 reg_flags:inst5|cf } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { c {} c~out {} sync_wr:inst6|w_r~49 {} reg_flags:inst5|cf {} } { 0.000ns 0.000ns 1.600ns 3.100ns } { 0.000ns 1.900ns 1.900ns 0.000ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "12.600 ns" { reg_flags:inst5|cf alu:inst8|q[0]~13607 alu:inst8|q[0]~13693 alu:inst8|q[0]~13522 alu:inst8|q[0] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "12.600 ns" { reg_flags:inst5|cf {} alu:inst8|q[0]~13607 {} alu:inst8|q[0]~13693 {} alu:inst8|q[0]~13522 {} alu:inst8|q[0] {} } { 0.000ns 2.900ns 0.600ns 1.900ns 0.600ns } { 0.000ns 1.900ns 1.400ns 1.400ns 1.900ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_we0 c c 9.500 ns memory " "Info: tsu for memory \"lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_we0\" (data pin = \"c\", clock pin = \"c\") is 9.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.900 ns + Longest pin memory " "Info: + Longest pin to memory delay is 11.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns c 1 CLK PIN_55 162 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 162; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "processor_project.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { -8 248 416 8 "c" "" } { 51 464 476 88 "c" "" } { 360 608 648 376 "c" "" } { 408 160 176 424 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.400 ns) 5.000 ns sync_wr:inst6\|w_m 2 COMB LC3_C6 9 " "Info: 2: + IC(1.700 ns) + CELL(1.400 ns) = 5.000 ns; Loc. = LC3_C6; Fanout = 9; COMB Node = 'sync_wr:inst6\|w_m'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { c sync_wr:inst6|w_m } "NODE_NAME" } } { "../Syncronise/sync_wr.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Syncronise/sync_wr.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(5.000 ns) 11.900 ns lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_we0 3 MEM EC6_C 1 " "Info: 3: + IC(1.900 ns) + CELL(5.000 ns) = 11.900 ns; Loc. = EC6_C; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_we0'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { sync_wr:inst6|w_m lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.300 ns ( 69.75 % ) " "Info: Total cell delay = 8.300 ns ( 69.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.600 ns ( 30.25 % ) " "Info: Total interconnect delay = 3.600 ns ( 30.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { c sync_wr:inst6|w_m lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "11.900 ns" { c {} c~out {} sync_wr:inst6|w_m {} lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 1.700ns 1.900ns } { 0.000ns 1.900ns 1.400ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.500 ns + " "Info: + Micro setup delay of destination is 1.500 ns" {  } { { "altram.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 3.900 ns - Shortest memory " "Info: - Shortest clock path from clock \"c\" to destination memory is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns c 1 CLK PIN_55 162 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 162; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "processor_project.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { -8 248 416 8 "c" "" } { 51 464 476 88 "c" "" } { 360 608 648 376 "c" "" } { 408 160 176 424 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_we0 2 MEM EC6_C 1 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = EC6_C; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_we0'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { c lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { c sync_wr:inst6|w_m lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "11.900 ns" { c {} c~out {} sync_wr:inst6|w_m {} lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 1.700ns 1.900ns } { 0.000ns 1.900ns 1.400ns 5.000ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "c x\[1\] block_ron:inst2\|reg_8_bit:inst4\|q\[1\] 62.600 ns register " "Info: tco from clock \"c\" to destination pin \"x\[1\]\" through register \"block_ron:inst2\|reg_8_bit:inst4\|q\[1\]\" is 62.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 44.200 ns + Longest register " "Info: + Longest clock path from clock \"c\" to source register is 44.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns c 1 CLK PIN_55 162 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 162; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "processor_project.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { -8 248 416 8 "c" "" } { 51 464 476 88 "c" "" } { 360 608 648 376 "c" "" } { 408 160 176 424 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.900 ns) 4.800 ns control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\] 2 REG LC8_C5 18 " "Info: 2: + IC(2.000 ns) + CELL(0.900 ns) = 4.800 ns; Loc. = LC8_C5; Fanout = 18; REG Node = 'control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\|q\[7\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { c control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(10.200 ns) 18.100 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 3 MEM EC8_B 1 " "Info: 3: + IC(3.100 ns) + CELL(10.200 ns) = 18.100 ns; Loc. = EC8_B; Fanout = 1; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "13.300 ns" { control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 20.100 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\] 4 MEM EC8_B 51 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 20.100 ns; Loc. = EC8_B; Fanout = 51; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(10.100 ns) + CELL(1.900 ns) 32.100 ns sync_wr:inst6\|w_r~48 5 COMB LC8_C1 1 " "Info: 5: + IC(10.100 ns) + CELL(1.900 ns) = 32.100 ns; Loc. = LC8_C1; Fanout = 1; COMB Node = 'sync_wr:inst6\|w_r~48'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] sync_wr:inst6|w_r~48 } "NODE_NAME" } } { "../Syncronise/sync_wr.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Syncronise/sync_wr.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 34.600 ns sync_wr:inst6\|w_r~49 6 COMB LC7_C1 11 " "Info: 6: + IC(0.600 ns) + CELL(1.900 ns) = 34.600 ns; Loc. = LC7_C1; Fanout = 11; COMB Node = 'sync_wr:inst6\|w_r~49'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { sync_wr:inst6|w_r~48 sync_wr:inst6|w_r~49 } "NODE_NAME" } } { "../Syncronise/sync_wr.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Syncronise/sync_wr.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(1.400 ns) 40.500 ns block_ron:inst2\|d_mux:inst8\|Equal0~47 7 COMB LC1_A22 8 " "Info: 7: + IC(4.500 ns) + CELL(1.400 ns) = 40.500 ns; Loc. = LC1_A22; Fanout = 8; COMB Node = 'block_ron:inst2\|d_mux:inst8\|Equal0~47'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { sync_wr:inst6|w_r~49 block_ron:inst2|d_mux:inst8|Equal0~47 } "NODE_NAME" } } { "../Block_RON/d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(0.000 ns) 44.200 ns block_ron:inst2\|reg_8_bit:inst4\|q\[1\] 8 REG LC1_A2 2 " "Info: 8: + IC(3.700 ns) + CELL(0.000 ns) = 44.200 ns; Loc. = LC1_A2; Fanout = 2; REG Node = 'block_ron:inst2\|reg_8_bit:inst4\|q\[1\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { block_ron:inst2|d_mux:inst8|Equal0~47 block_ron:inst2|reg_8_bit:inst4|q[1] } "NODE_NAME" } } { "../Block_RON/reg_8_bit/reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.200 ns ( 45.70 % ) " "Info: Total cell delay = 20.200 ns ( 45.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "24.000 ns ( 54.30 % ) " "Info: Total interconnect delay = 24.000 ns ( 54.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "44.200 ns" { c control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] sync_wr:inst6|w_r~48 sync_wr:inst6|w_r~49 block_ron:inst2|d_mux:inst8|Equal0~47 block_ron:inst2|reg_8_bit:inst4|q[1] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "44.200 ns" { c {} c~out {} control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] {} sync_wr:inst6|w_r~48 {} sync_wr:inst6|w_r~49 {} block_ron:inst2|d_mux:inst8|Equal0~47 {} block_ron:inst2|reg_8_bit:inst4|q[1] {} } { 0.000ns 0.000ns 2.000ns 3.100ns 0.000ns 10.100ns 0.600ns 4.500ns 3.700ns } { 0.000ns 1.900ns 0.900ns 10.200ns 2.000ns 1.900ns 1.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns + " "Info: + Micro clock to output delay of source is 0.900 ns" {  } { { "../Block_RON/reg_8_bit/reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.500 ns + Longest register pin " "Info: + Longest register to pin delay is 17.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns block_ron:inst2\|reg_8_bit:inst4\|q\[1\] 1 REG LC1_A2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A2; Fanout = 2; REG Node = 'block_ron:inst2\|reg_8_bit:inst4\|q\[1\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { block_ron:inst2|reg_8_bit:inst4|q[1] } "NODE_NAME" } } { "../Block_RON/reg_8_bit/reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 3.300 ns block_ron:inst2\|mux_bus:inst9\|q\[1\]~200 2 COMB LC7_A5 1 " "Info: 2: + IC(1.900 ns) + CELL(1.400 ns) = 3.300 ns; Loc. = LC7_A5; Fanout = 1; COMB Node = 'block_ron:inst2\|mux_bus:inst9\|q\[1\]~200'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { block_ron:inst2|reg_8_bit:inst4|q[1] block_ron:inst2|mux_bus:inst9|q[1]~200 } "NODE_NAME" } } { "../Block_RON/mux_bus/mux_bus.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/mux_bus/mux_bus.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 5.800 ns block_ron:inst2\|mux_bus:inst9\|q\[1\]~201 3 COMB LC4_A5 10 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 5.800 ns; Loc. = LC4_A5; Fanout = 10; COMB Node = 'block_ron:inst2\|mux_bus:inst9\|q\[1\]~201'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { block_ron:inst2|mux_bus:inst9|q[1]~200 block_ron:inst2|mux_bus:inst9|q[1]~201 } "NODE_NAME" } } { "../Block_RON/mux_bus/mux_bus.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/mux_bus/mux_bus.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(1.900 ns) 10.700 ns block_ron:inst2\|mux_bus:inst9\|q\[1\]~204 4 COMB LC1_B6 5 " "Info: 4: + IC(3.000 ns) + CELL(1.900 ns) = 10.700 ns; Loc. = LC1_B6; Fanout = 5; COMB Node = 'block_ron:inst2\|mux_bus:inst9\|q\[1\]~204'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { block_ron:inst2|mux_bus:inst9|q[1]~201 block_ron:inst2|mux_bus:inst9|q[1]~204 } "NODE_NAME" } } { "../Block_RON/mux_bus/mux_bus.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/mux_bus/mux_bus.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(3.900 ns) 17.500 ns x\[1\] 5 PIN PIN_83 0 " "Info: 5: + IC(2.900 ns) + CELL(3.900 ns) = 17.500 ns; Loc. = PIN_83; Fanout = 0; PIN Node = 'x\[1\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { block_ron:inst2|mux_bus:inst9|q[1]~204 x[1] } "NODE_NAME" } } { "processor_project.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { 80 240 416 96 "x\[7..0\]" "" } { 208 368 480 224 "x\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.100 ns ( 52.00 % ) " "Info: Total cell delay = 9.100 ns ( 52.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.400 ns ( 48.00 % ) " "Info: Total interconnect delay = 8.400 ns ( 48.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "17.500 ns" { block_ron:inst2|reg_8_bit:inst4|q[1] block_ron:inst2|mux_bus:inst9|q[1]~200 block_ron:inst2|mux_bus:inst9|q[1]~201 block_ron:inst2|mux_bus:inst9|q[1]~204 x[1] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "17.500 ns" { block_ron:inst2|reg_8_bit:inst4|q[1] {} block_ron:inst2|mux_bus:inst9|q[1]~200 {} block_ron:inst2|mux_bus:inst9|q[1]~201 {} block_ron:inst2|mux_bus:inst9|q[1]~204 {} x[1] {} } { 0.000ns 1.900ns 0.600ns 3.000ns 2.900ns } { 0.000ns 1.400ns 1.900ns 1.900ns 3.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "44.200 ns" { c control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] sync_wr:inst6|w_r~48 sync_wr:inst6|w_r~49 block_ron:inst2|d_mux:inst8|Equal0~47 block_ron:inst2|reg_8_bit:inst4|q[1] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "44.200 ns" { c {} c~out {} control:inst3|lpm_counter:ak_rtl_0|alt_counter_f10ke:wysi_counter|q[7] {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[0] {} sync_wr:inst6|w_r~48 {} sync_wr:inst6|w_r~49 {} block_ron:inst2|d_mux:inst8|Equal0~47 {} block_ron:inst2|reg_8_bit:inst4|q[1] {} } { 0.000ns 0.000ns 2.000ns 3.100ns 0.000ns 10.100ns 0.600ns 4.500ns 3.700ns } { 0.000ns 1.900ns 0.900ns 10.200ns 2.000ns 1.900ns 1.900ns 1.400ns 0.000ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "17.500 ns" { block_ron:inst2|reg_8_bit:inst4|q[1] block_ron:inst2|mux_bus:inst9|q[1]~200 block_ron:inst2|mux_bus:inst9|q[1]~201 block_ron:inst2|mux_bus:inst9|q[1]~204 x[1] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "17.500 ns" { block_ron:inst2|reg_8_bit:inst4|q[1] {} block_ron:inst2|mux_bus:inst9|q[1]~200 {} block_ron:inst2|mux_bus:inst9|q[1]~201 {} block_ron:inst2|mux_bus:inst9|q[1]~204 {} x[1] {} } { 0.000ns 1.900ns 0.600ns 3.000ns 2.900ns } { 0.000ns 1.400ns 1.900ns 1.900ns 3.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "c w_r 13.700 ns Longest " "Info: Longest tpd from source pin \"c\" to destination pin \"w_r\" is 13.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns c 1 CLK PIN_55 162 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 162; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "processor_project.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { -8 248 416 8 "c" "" } { 51 464 476 88 "c" "" } { 360 608 648 376 "c" "" } { 408 160 176 424 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.900 ns) 5.400 ns sync_wr:inst6\|w_r~49 2 COMB LC7_C1 11 " "Info: 2: + IC(1.600 ns) + CELL(1.900 ns) = 5.400 ns; Loc. = LC7_C1; Fanout = 11; COMB Node = 'sync_wr:inst6\|w_r~49'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { c sync_wr:inst6|w_r~49 } "NODE_NAME" } } { "../Syncronise/sync_wr.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Syncronise/sync_wr.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(3.900 ns) 13.700 ns w_r 3 PIN PIN_13 0 " "Info: 3: + IC(4.400 ns) + CELL(3.900 ns) = 13.700 ns; Loc. = PIN_13; Fanout = 0; PIN Node = 'w_r'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { sync_wr:inst6|w_r~49 w_r } "NODE_NAME" } } { "processor_project.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { 368 776 952 384 "w_r" "" } { 248 648 688 264 "w_r" "" } { 208 192 240 224 "w_r" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 56.20 % ) " "Info: Total cell delay = 7.700 ns ( 56.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 43.80 % ) " "Info: Total interconnect delay = 6.000 ns ( 43.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "13.700 ns" { c sync_wr:inst6|w_r~49 w_r } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "13.700 ns" { c {} c~out {} sync_wr:inst6|w_r~49 {} w_r {} } { 0.000ns 0.000ns 1.600ns 4.400ns } { 0.000ns 1.900ns 1.900ns 3.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_we0 c c -6.000 ns memory " "Info: th for memory \"lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_we0\" (data pin = \"c\", clock pin = \"c\") is -6.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 3.900 ns + Longest memory " "Info: + Longest clock path from clock \"c\" to destination memory is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns c 1 CLK PIN_55 162 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 162; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "processor_project.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { -8 248 416 8 "c" "" } { 51 464 476 88 "c" "" } { 360 608 648 376 "c" "" } { 408 160 176 424 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_we0 2 MEM EC6_C 1 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = EC6_C; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_we0'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { c lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "2.000 ns + " "Info: + Micro hold delay of destination is 2.000 ns" {  } { { "altram.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.900 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 11.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns c 1 CLK PIN_55 162 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 162; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "processor_project.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Processor/processor_project.bdf" { { -8 248 416 8 "c" "" } { 51 464 476 88 "c" "" } { 360 608 648 376 "c" "" } { 408 160 176 424 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.400 ns) 5.000 ns sync_wr:inst6\|w_m 2 COMB LC3_C6 9 " "Info: 2: + IC(1.700 ns) + CELL(1.400 ns) = 5.000 ns; Loc. = LC3_C6; Fanout = 9; COMB Node = 'sync_wr:inst6\|w_m'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { c sync_wr:inst6|w_m } "NODE_NAME" } } { "../Syncronise/sync_wr.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Syncronise/sync_wr.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(5.000 ns) 11.900 ns lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_we0 3 MEM EC6_C 1 " "Info: 3: + IC(1.900 ns) + CELL(5.000 ns) = 11.900 ns; Loc. = EC6_C; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_we0'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { sync_wr:inst6|w_m lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.300 ns ( 69.75 % ) " "Info: Total cell delay = 8.300 ns ( 69.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.600 ns ( 30.25 % ) " "Info: Total interconnect delay = 3.600 ns ( 30.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { c sync_wr:inst6|w_m lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "11.900 ns" { c {} c~out {} sync_wr:inst6|w_m {} lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 1.700ns 1.900ns } { 0.000ns 1.900ns 1.400ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { c lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { c {} c~out {} lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { c sync_wr:inst6|w_m lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "11.900 ns" { c {} c~out {} sync_wr:inst6|w_m {} lpm_ram_dq0:inst1|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 1.700ns 1.900ns } { 0.000ns 1.900ns 1.400ns 5.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 14:14:51 2019 " "Info: Processing ended: Mon Dec 02 14:14:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Info: Quartus II Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
