// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.
// -------------------------------------------------------------------------------
// This file contains confidential and proprietary information
// of AMD and is protected under U.S. and international copyright
// and other intellectual property laws.
//
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// AMD, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) AMD shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or AMD had been advised of the
// possibility of the same.
//
// CRITICAL APPLICATIONS
// AMD products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of AMD products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
//
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
//
// DO NOT MODIFY THIS FILE.

// MODULE VLNV: amd.com:blockdesign:system:1.0

`timescale 1ps / 1ps

`include "vivado_interfaces.svh"

module system_sv (
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire DDR_cas_n,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire DDR_cke,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire DDR_ck_n,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire DDR_ck_p,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire DDR_cs_n,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire DDR_reset_n,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire DDR_odt,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire DDR_ras_n,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire DDR_we_n,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire [2:0] DDR_ba,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire [14:0] DDR_addr,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire [3:0] DDR_dm,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire [31:0] DDR_dq,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire [3:0] DDR_dqs_n,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire [3:0] DDR_dqs_p,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire [53:0] FIXED_IO_mio,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire FIXED_IO_ddr_vrn,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire FIXED_IO_ddr_vrp,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire FIXED_IO_ps_srstb,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire FIXED_IO_ps_clk,
  (* X_INTERFACE_IGNORE = "true" *)
  inout wire FIXED_IO_ps_porb,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire [7:0] cam_d,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire cam_pclk,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire cam_vsync,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire cam_href,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire cam_pwdn,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire [7:0] cam2_d,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire cam2_pclk,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire cam2_vsync,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire cam2_href,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire cam2_pwdn,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire fx2_ifclk,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire fx2_flagb_n,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire [7:0] fx2_fd,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire fx2_slwr_n,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire fx2_pktend_n,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire [1:0] led,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire cam_sccb_sda_i,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire cam_sccb_sda_o,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire cam_sccb_sda_t,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire cam_sccb_scl_i,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire cam_sccb_scl_o,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire cam_sccb_scl_t,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire cam2_sccb_sda_i,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire cam2_sccb_sda_o,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire cam2_sccb_sda_t,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire cam2_sccb_scl_i,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire cam2_sccb_scl_o,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire cam2_sccb_scl_t,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire eth_rx_clk,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire [3:0] eth_rxd,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire eth_rx_dv,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire eth_tx_clk,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire [0:0] eth_tx_en,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire [3:0] eth_txd,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire eth_mdio_mdc,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire eth_mdio_mdio_o,
  (* X_INTERFACE_IGNORE = "true" *)
  output wire eth_mdio_mdio_t,
  (* X_INTERFACE_IGNORE = "true" *)
  input wire eth_mdio_mdio_i
);

  system inst (
    .DDR_cas_n(DDR_cas_n),
    .DDR_cke(DDR_cke),
    .DDR_ck_n(DDR_ck_n),
    .DDR_ck_p(DDR_ck_p),
    .DDR_cs_n(DDR_cs_n),
    .DDR_reset_n(DDR_reset_n),
    .DDR_odt(DDR_odt),
    .DDR_ras_n(DDR_ras_n),
    .DDR_we_n(DDR_we_n),
    .DDR_ba(DDR_ba),
    .DDR_addr(DDR_addr),
    .DDR_dm(DDR_dm),
    .DDR_dq(DDR_dq),
    .DDR_dqs_n(DDR_dqs_n),
    .DDR_dqs_p(DDR_dqs_p),
    .FIXED_IO_mio(FIXED_IO_mio),
    .FIXED_IO_ddr_vrn(FIXED_IO_ddr_vrn),
    .FIXED_IO_ddr_vrp(FIXED_IO_ddr_vrp),
    .FIXED_IO_ps_srstb(FIXED_IO_ps_srstb),
    .FIXED_IO_ps_clk(FIXED_IO_ps_clk),
    .FIXED_IO_ps_porb(FIXED_IO_ps_porb),
    .cam_d(cam_d),
    .cam_pclk(cam_pclk),
    .cam_vsync(cam_vsync),
    .cam_href(cam_href),
    .cam_pwdn(cam_pwdn),
    .cam2_d(cam2_d),
    .cam2_pclk(cam2_pclk),
    .cam2_vsync(cam2_vsync),
    .cam2_href(cam2_href),
    .cam2_pwdn(cam2_pwdn),
    .fx2_ifclk(fx2_ifclk),
    .fx2_flagb_n(fx2_flagb_n),
    .fx2_fd(fx2_fd),
    .fx2_slwr_n(fx2_slwr_n),
    .fx2_pktend_n(fx2_pktend_n),
    .led(led),
    .cam_sccb_sda_i(cam_sccb_sda_i),
    .cam_sccb_sda_o(cam_sccb_sda_o),
    .cam_sccb_sda_t(cam_sccb_sda_t),
    .cam_sccb_scl_i(cam_sccb_scl_i),
    .cam_sccb_scl_o(cam_sccb_scl_o),
    .cam_sccb_scl_t(cam_sccb_scl_t),
    .cam2_sccb_sda_i(cam2_sccb_sda_i),
    .cam2_sccb_sda_o(cam2_sccb_sda_o),
    .cam2_sccb_sda_t(cam2_sccb_sda_t),
    .cam2_sccb_scl_i(cam2_sccb_scl_i),
    .cam2_sccb_scl_o(cam2_sccb_scl_o),
    .cam2_sccb_scl_t(cam2_sccb_scl_t),
    .eth_rx_clk(eth_rx_clk),
    .eth_rxd(eth_rxd),
    .eth_rx_dv(eth_rx_dv),
    .eth_tx_clk(eth_tx_clk),
    .eth_tx_en(eth_tx_en),
    .eth_txd(eth_txd),
    .eth_mdio_mdc(eth_mdio_mdc),
    .eth_mdio_mdio_o(eth_mdio_mdio_o),
    .eth_mdio_mdio_t(eth_mdio_mdio_t),
    .eth_mdio_mdio_i(eth_mdio_mdio_i)
  );

endmodule
