// Seed: 618871165
module module_0 (
    output tri1 id_0,
    input  wire id_1,
    input  tri  id_2,
    output tri0 id_3
);
  logic id_5;
  assign module_1.id_0 = 0;
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input supply1 id_2,
    input tri id_3,
    output tri0 id_4,
    input uwire id_5,
    input supply0 id_6,
    input wire id_7,
    input wand id_8,
    input tri1 id_9,
    output tri0 id_10,
    input supply1 id_11,
    output supply0 id_12,
    input supply0 id_13
);
  wire id_15;
  ;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_11,
      id_4
  );
endmodule
