<?xml version="1.0" encoding="UTF-8"?>
<icwpxml version="1.0.0">
    <checksum>832ee832017e208192a8f967c75e3d00d1d2430c772eec58468a379a3563209d</checksum>
    <XmlFile>index.xml</XmlFile>
    <XmlVersion>V1.1.0</XmlVersion>
    <ActiveElements>
        <LineEdit>
            <define>LPDDR4.PLL_INPUT_FREQ</define>
            <value>16.0</value>
            <dispValue>16.0</dispValue>
        </LineEdit>
        <SpinBox>
            <define>PLL800_CONFIG.PLL_REF_DIV</define>
            <value>2</value>
            <dispValue>2</dispValue>
        </SpinBox>
        <SpinBox>
            <define>PLL800_CONFIG.PLL_FDBK_DIV</define>
            <value>94</value>
            <dispValue>94</dispValue>
        </SpinBox>
        <SpinBox>
            <define>PLL800_CONFIG.PLL_OUT_DIV</define>
            <value>14</value>
            <dispValue>14</dispValue>
        </SpinBox>
        <ComboBox>
            <define>PLL800_CONFIG.LOCK_DELAY[26:25]</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <LineEdit>
            <define>LPDDR4.PLL_WAIT_TIME</define>
            <value></value>
            <dispValue>2</dispValue>
        </LineEdit>
        <CheckBox>
            <define>USERSETTING.REF_POST_PULL_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>USERSETTING.INT_GC_FSM_EN</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>USERSETTING.ZQ_AUTO_EN</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>USERSETTING.INLINE_ECC_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>USERSETTING.USE_PSVP</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <ComboBox>
            <define>USERSETTING.PSVPFREQ</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>USERSETTING.DRAM_CHAN_EN</define>
            <value>3</value>
            <dispValue>3</dispValue>
        </ComboBox>
        <ComboBox>
            <define>USERSETTING.DRAM_BANK_EN</define>
            <value>3</value>
            <dispValue>3</dispValue>
        </ComboBox>
        <ComboBox>
            <define>USERSETTING.RD_DBI</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>USERSETTING.WR_DBI</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>DERATING.STRATEGY</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>DRIVER.MAJOR_VERSION</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.TRAINING</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>USERSETTING.DELTA_DQS_CHA_RETRAIN</define>
            <value>10</value>
            <dispValue>10</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>USERSETTING.DELTA_DQS_CHB_RETRAIN</define>
            <value>10</value>
            <dispValue>10</dispValue>
        </HexSpinBox>
        <SpinBox>
            <define>LPDDR4.ZQ_ITV_MS</define>
            <value>32</value>
            <dispValue>32</dispValue>
        </SpinBox>
        <HexSpinBox>
            <define>LPDDR4.INECC1.PROT_MEM_BASE</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.INECC2.PROT_MEM_SIZE</define>
            <value>131072</value>
            <dispValue>131072</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.INECC0.ECC_BASE</define>
            <value>131072</value>
            <dispValue>131072</dispValue>
        </HexSpinBox>
        <CheckBox>
            <define>USERSETTING.INT_ECC_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <ComboBox>
            <define>USERSETTING.READ_POST_AMBLE</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>USERSETTING.WRITE_POST_AMBLE</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>USERSETTING.CHANNEL_DENSITY</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DMCTL.DDRT</define>
            <value>7</value>
            <dispValue>7</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DMCTL.DFI_FREQ_RATIO</define>
            <value>2</value>
            <dispValue>2</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DMCTL.DRAM_BANK_EN</define>
            <value>1</value>
            <dispValue>3</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DMCTL.SWITCH_CLOSE</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DMCTL.BANK_POLICY</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DMCTL.WR_DBI</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DMCTL.RD_DBI</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DMCTL.DRAM_CHAN_EN</define>
            <value>1</value>
            <dispValue>3</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DMCTL.CHAN_UNLOCK</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DMCTL.HI_PRI_IMM</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DMCFG.REF_POST_PULL_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DMCFG.INT_GC_FSM_EN</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DMCFG.INT_GC_FSM_CLR</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DMCFG.INT_ECC_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DMCFG.ZQ_AUTO_EN</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DMCFG.INLINE_ECC_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.VTGC.IVREFR</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.VTGC.IVREFTS</define>
            <value>64</value>
            <dispValue>64</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.VTGC.VREFDQSW</define>
            <value>10</value>
            <dispValue>10</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.VTGC.VREFCASW</define>
            <value>10</value>
            <dispValue>10</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.VTGC.IVREFEN</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>LPDDR4.DQSDQCR.DQSEL</define>
            <value>15</value>
            <dispValue>15</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DQSDQCR.MUPD</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.DQSDQCR.MPCRPT</define>
            <value>5</value>
            <dispValue>5</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.DQSDQCR.DLYMAX</define>
            <value>255</value>
            <dispValue>255</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>LPDDR4.DQSDQCR.DIR</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.DQSDQCR.DLYOFFS</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTGC0.GT_UPDT</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>LPDDR4.RTGC0.GT_DIS</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.RTGC0.FS0_TWREN</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTGC0.FS0_TRDEN</define>
            <value>6</value>
            <dispValue>6</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTGC0.FS0_TRDENDBI</define>
            <value>6</value>
            <dispValue>6</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTAR.BA</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTAR.ROW</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTAR.COL</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.BISTCFG_CH0.START_BANK</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.BISTCFG_CH0.END_BANK</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.BISTCFG_CH0.START_BACKGROUND</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.BISTCFG_CH0.END_BACKGROUND</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.BISTCFG_CH0.ELEMENT</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.BISTCFG_CH0.OPERATION</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.BISTCFG_CH0.RETENTION</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.BISTCFG_CH0.DIAGNOSIS_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.BISTCFG_CH1.START_BANK</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.BISTCFG_CH1.END_BANK</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.BISTCFG_CH1.START_BACKGROUND</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.BISTCFG_CH1.END_BACKGROUND</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.BISTCFG_CH1.ELEMENT</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.BISTCFG_CH1.OPERATION</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.BISTCFG_CH1.RETENTION</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.BISTCFG_CH1.DIAGNOSIS_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>LPDDR4.QOS_CPUSS.QOS_MASTERID_0</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_CPUSS.QOS_MASTERID_1</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_CPUSS.QOS_MASTERID_2</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_CPUSS.QOS_MASTERID_3</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_CPUSS.QOS_MASTERID_4</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_CPUSS.QOS_MASTERID_5</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_CPUSS.QOS_MASTERID_6</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_CPUSS.QOS_MASTERID_7</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_CPUSS.QOS_MASTERID_8</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_CPUSS.QOS_MASTERID_9</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_CPUSS.QOS_MASTERID_10</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_CPUSS.QOS_MASTERID_11</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_CPUSS.QOS_MASTERID_12</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_CPUSS.QOS_MASTERID_13</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_CPUSS.QOS_MASTERID_14</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_CPUSS.QOS_MASTERID_15</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_RD.QOS_MASTERID_0</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_RD.QOS_MASTERID_1</define>
            <value>3</value>
            <dispValue>3</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_RD.QOS_MASTERID_2</define>
            <value>3</value>
            <dispValue>3</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_RD.QOS_MASTERID_3</define>
            <value>3</value>
            <dispValue>3</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_RD.QOS_MASTERID_4</define>
            <value>3</value>
            <dispValue>3</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_RD.QOS_MASTERID_5</define>
            <value>3</value>
            <dispValue>3</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_RD.QOS_MASTERID_6</define>
            <value>3</value>
            <dispValue>3</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_RD.QOS_MASTERID_7</define>
            <value>3</value>
            <dispValue>3</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_RD.QOS_MASTERID_8</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_RD.QOS_MASTERID_9</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_RD.QOS_MASTERID_10</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_RD.QOS_MASTERID_11</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_RD.QOS_MASTERID_12</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_RD.QOS_MASTERID_13</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_RD.QOS_MASTERID_14</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_RD.QOS_MASTERID_15</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_WR.QOS_MASTERID_0</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_WR.QOS_MASTERID_1</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_WR.QOS_MASTERID_2</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_WR.QOS_MASTERID_3</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_WR.QOS_MASTERID_4</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_WR.QOS_MASTERID_5</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_WR.QOS_MASTERID_6</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_WR.QOS_MASTERID_7</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_WR.QOS_MASTERID_8</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_WR.QOS_MASTERID_9</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_WR.QOS_MASTERID_10</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_WR.QOS_MASTERID_11</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_WR.QOS_MASTERID_12</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_WR.QOS_MASTERID_13</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_WR.QOS_MASTERID_14</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.QOS_VIDEOSS_WR.QOS_MASTERID_15</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <LineEdit>
            <define>LPDDR4.PTSR0_REG</define>
            <value>0x1b</value>
            <dispValue>0x1b</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR0.CAC0B1</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR0.CAC0B0</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR0.CSC1</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR0.CSC0</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR0.VREFCAS</define>
            <value>13</value>
            <dispValue>13</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR0.VREFCAR</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR1_REG</define>
            <value>0x00000000</value>
            <dispValue>0x00000000</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR1.CAC0B2</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR1.CAC0B3</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR1.CAC0B4</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR1.CAC0B5</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR1.CAC1B0</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR2_REG</define>
            <value>0x00000000</value>
            <dispValue>0x00000000</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR2.CAC1B1</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR2.CAC1B2</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR2.CAC1B3</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR2.CAC1B4</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR2.CAC1B5</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR3_REG</define>
            <value>0x1b555555</value>
            <dispValue>0x1b555555</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR3.GTS0</define>
            <value>21</value>
            <dispValue>21</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR3.GTS1</define>
            <value>21</value>
            <dispValue>21</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR3.GTS2</define>
            <value>21</value>
            <dispValue>21</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR3.GTS3</define>
            <value>21</value>
            <dispValue>21</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR3.VREFDQWRR</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR3.VREFDQWRS</define>
            <value>13</value>
            <dispValue>13</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR4_REG</define>
            <value>0x81818181</value>
            <dispValue>0x81818181</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR4.WRLVLS3</define>
            <value>129</value>
            <dispValue>129</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR4.WRLVLS2</define>
            <value>129</value>
            <dispValue>129</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR4.WRLVLS1</define>
            <value>129</value>
            <dispValue>129</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR4.WRLVLS0</define>
            <value>129</value>
            <dispValue>129</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR5_REG</define>
            <value>0x51515151</value>
            <dispValue>0x51515151</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR5.DQSDQS0B0</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR5.DQSDQS0B1</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR5.DQSDQS0B2</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR5.DQSDQS0B3</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR6_REG</define>
            <value>0x51515151</value>
            <dispValue>0x51515151</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR6.DQSDQS0B4</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR6.DQSDQS0B5</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR6.DQSDQS0B6</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR6.DQSDQS0B7</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR7_REG</define>
            <value>0x51515151</value>
            <dispValue>0x51515151</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR7.DQSDQS1B0</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR7.DQSDQS1B1</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR7.DQSDQS1B2</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR7.DQSDQS1B3</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR8_REG</define>
            <value>0x51515151</value>
            <dispValue>0x51515151</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR8.DQSDQS1B4</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR8.DQSDQS1B5</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR8.DQSDQS1B6</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR8.DQSDQS1B7</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR9_REG</define>
            <value>0x51515151</value>
            <dispValue>0x51515151</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR9.DQSDQS2B0</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR9.DQSDQS2B1</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR9.DQSDQS2B2</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR9.DQSDQS2B3</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR10_REG</define>
            <value>0x51515151</value>
            <dispValue>0x51515151</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR10.DQSDQS2B4</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR10.DQSDQS2B5</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR10.DQSDQS2B6</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR10.DQSDQS2B7</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR11_REG</define>
            <value>0x51515151</value>
            <dispValue>0x51515151</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR11.DQSDQS3B0</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR11.DQSDQS3B1</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR11.DQSDQS3B2</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR11.DQSDQS3B3</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR12_REG</define>
            <value>0x51515151</value>
            <dispValue>0x51515151</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR12.DQSDQS3B4</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR12.DQSDQS3B5</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR12.DQSDQS3B6</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR12.DQSDQS3B7</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR13_REG</define>
            <value>0x51515151</value>
            <dispValue>0x51515151</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR13.DQSDMS0</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR13.DQSDMS1</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR13.DQSDMS2</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR13.DQSDMS3</define>
            <value>81</value>
            <dispValue>81</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR14_REG</define>
            <value>0x21212121</value>
            <dispValue>0x21212121</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR14.RDLVLDQS0B0</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR14.RDLVLDQS0B1</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR14.RDLVLDQS0B2</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR14.RDLVLDQS0B3</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR15_REG</define>
            <value>0x21212121</value>
            <dispValue>0x21212121</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR15.RDLVLDQS0B4</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR15.RDLVLDQS0B5</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR15.RDLVLDQS0B6</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR15.RDLVLDQS0B7</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR16_REG</define>
            <value>0x21212121</value>
            <dispValue>0x21212121</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR16.RDLVLDQS1B0</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR16.RDLVLDQS1B1</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR16.RDLVLDQS1B2</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR16.RDLVLDQS1B3</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR17_REG</define>
            <value>0x21212121</value>
            <dispValue>0x21212121</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR17.RDLVLDQS1B4</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR17.RDLVLDQS1B5</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR17.RDLVLDQS1B6</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR17.RDLVLDQS1B7</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR18_REG</define>
            <value>0x21212121</value>
            <dispValue>0x21212121</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR18.RDLVLDQS2B0</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR18.RDLVLDQS2B1</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR18.RDLVLDQS2B2</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR18.RDLVLDQS2B3</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR19_REG</define>
            <value>0x21212121</value>
            <dispValue>0x21212121</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR19.RDLVLDQS2B4</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR19.RDLVLDQS2B5</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR19.RDLVLDQS2B6</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR19.RDLVLDQS2B7</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR20_REG</define>
            <value>0x21212121</value>
            <dispValue>0x21212121</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR20.RDLVLDQS3B0</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR20.RDLVLDQS3B1</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR20.RDLVLDQS3B2</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR20.RDLVLDQS3B3</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR21_REG</define>
            <value>0x21212121</value>
            <dispValue>0x21212121</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR21.RDLVLDQS3B4</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR21.RDLVLDQS3B5</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR21.RDLVLDQS3B6</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR21.RDLVLDQS3B7</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR22_REG</define>
            <value>0x21212121</value>
            <dispValue>0x21212121</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR22.RDLVLDMS0</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR22.RDLVLDMS1</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR22.RDLVLDMS2</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR22.RDLVLDMS3</define>
            <value>33</value>
            <dispValue>33</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR23_REG</define>
            <value>0x1820820</value>
            <dispValue>0x1820820</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR23.VREFDQRDS0</define>
            <value>32</value>
            <dispValue>32</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR23.VREFDQRDS1</define>
            <value>32</value>
            <dispValue>32</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR23.VREFDQRDS2</define>
            <value>32</value>
            <dispValue>32</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR23.VREFDQRDS3</define>
            <value>32</value>
            <dispValue>32</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR23.VREFDQRDR</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR24_REG</define>
            <value>0xd5d50820</value>
            <dispValue>0xd5d50820</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR24.CMDDLY_CKE0</define>
            <value>32</value>
            <dispValue>32</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR24.CMDDLY_CKE1</define>
            <value>32</value>
            <dispValue>32</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR24.PSCK</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR24.SANPAT</define>
            <value>54741</value>
            <dispValue>54741</dispValue>
        </HexSpinBox>
        <LineEdit>
            <define>LPDDR4.PTSR25_REG</define>
            <value>0x820820</value>
            <dispValue>0x820820</dispValue>
        </LineEdit>
        <HexSpinBox>
            <define>LPDDR4.PTSR25.CMDDLY_ODT0</define>
            <value>32</value>
            <dispValue>32</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR25.CMDDLY_ODT1</define>
            <value>32</value>
            <dispValue>32</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR25.CMDDLY_RSTN0</define>
            <value>32</value>
            <dispValue>32</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR25.CMDDLY_RSTN1</define>
            <value>32</value>
            <dispValue>32</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PTSR25.DQSLEADCK</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <CheckBox>
            <define>mch.row_addr_0</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_0</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_0</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_0</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_1</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_1</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_1</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_1</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_2</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_2</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_2</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_2</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_3</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_3</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_3</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_3</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_4</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_4</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_4</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_4</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_5</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_5</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_5</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_5</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_6</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_6</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_6</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_6</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_7</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_7</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_7</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_7</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_8</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_8</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_8</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_8</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_9</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_9</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_9</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_9</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_10</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_10</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_10</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_10</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_11</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_11</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_11</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_11</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_12</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_12</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_12</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_12</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_13</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_13</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_13</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_13</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_14</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_14</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_14</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_14</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_15</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_15</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_15</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_15</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_16</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_16</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_16</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_16</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_17</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_17</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_17</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_17</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_18</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_18</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_18</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_18</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_19</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_19</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_19</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_19</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_20</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_20</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_20</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_20</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_21</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_21</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_21</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_21</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_22</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_22</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_22</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_22</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_23</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_23</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_23</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_23</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_24</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_24</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_24</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_24</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_25</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_25</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_25</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_25</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_26</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_26</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_26</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_26</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_27</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_27</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_27</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_27</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_28</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_28</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_28</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_28</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_29</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_29</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_29</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_29</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_30</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_30</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_30</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_30</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.row_addr_31</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.col_addr_31</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.bs_addr_31</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <CheckBox>
            <define>mch.ch_addr_31</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TFCSHORT</define>
            <value>200</value>
            <dispValue>200.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TFCMIDDLE</define>
            <value>200</value>
            <dispValue>200.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TFCLONG</define>
            <value>250</value>
            <dispValue>250.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TVREFCALONG</define>
            <value>250</value>
            <dispValue>250.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TVREFCASHORT</define>
            <value>80</value>
            <dispValue>80.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TCKEHDQS</define>
            <value>10</value>
            <dispValue>10.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TFAW</define>
            <value>40</value>
            <dispValue>40.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TZQCAL</define>
            <value>1000</value>
            <dispValue>1000.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TINIT1</define>
            <value>200000</value>
            <dispValue>200000.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TINIT3</define>
            <value>2e+06</value>
            <dispValue>2000000.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TINIT5</define>
            <value>2000</value>
            <dispValue>2000.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TMAX_TVRCG_ENABLE</define>
            <value>200</value>
            <dispValue>200.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_MAX_TVRCG_DISABLE</define>
            <value>100</value>
            <dispValue>100.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TDSTRAIN</define>
            <value>2</value>
            <dispValue>2.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TDHTRAIN</define>
            <value>2</value>
            <dispValue>2.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TCAENT</define>
            <value>250</value>
            <dispValue>250.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TDQSCKE</define>
            <value>10</value>
            <dispValue>10.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TDQSCKMIN</define>
            <value>1.5</value>
            <dispValue>1.50</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TDQSCKMAX</define>
            <value>3.5</value>
            <dispValue>3.50</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TRPST</define>
            <value>1</value>
            <dispValue>1.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TRFCAB</define>
            <value>180</value>
            <dispValue>180.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TODTUP</define>
            <value>20</value>
            <dispValue>20.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TREFI</define>
            <value>3904</value>
            <dispValue>3904.0</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TCCDMW_BL16</define>
            <value>32</value>
            <dispValue>32</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TCCDMW_BL32</define>
            <value>40</value>
            <dispValue>40</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TWLDQSEN</define>
            <value>20</value>
            <dispValue>20</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TWLMRD</define>
            <value>40</value>
            <dispValue>40</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TCCD_BL16</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TCCD_BL32</define>
            <value>16</value>
            <dispValue>16</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TWPRE</define>
            <value>2</value>
            <dispValue>2</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TRPRE</define>
            <value>2</value>
            <dispValue>2</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TMRR</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NCLK_TDQSSMAX</define>
            <value>1.25</value>
            <dispValue>1.25</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TRTP</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TRTP</define>
            <value>7.5</value>
            <dispValue>7.50</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TSR</define>
            <value>3</value>
            <dispValue>3</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TSR</define>
            <value>15</value>
            <dispValue>15.00</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TCKE</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TCKE</define>
            <value>7.5</value>
            <dispValue>7.50</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TRCD</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TRCD</define>
            <value>18</value>
            <dispValue>18.00</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TRPPB</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TRPPB</define>
            <value>18</value>
            <dispValue>18.00</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TRAS</define>
            <value>3</value>
            <dispValue>3</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TRAS</define>
            <value>42</value>
            <dispValue>42.00</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TMRD</define>
            <value>10</value>
            <dispValue>10</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TMRD</define>
            <value>14</value>
            <dispValue>14.00</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TZQLAT</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TZQLAT</define>
            <value>30</value>
            <dispValue>30.00</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TZQRESET</define>
            <value>3</value>
            <dispValue>3</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TZQRESET</define>
            <value>50</value>
            <dispValue>50.00</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TCKCKEH</define>
            <value>3</value>
            <dispValue>3</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TCKCKEH</define>
            <value>1.75</value>
            <dispValue>1.75</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TOSCO</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TOSCO</define>
            <value>40</value>
            <dispValue>40.00</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TXP</define>
            <value>5</value>
            <dispValue>5</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TXP</define>
            <value>7.5</value>
            <dispValue>7.50</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TCKFSPE</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TCKFSPE</define>
            <value>7.5</value>
            <dispValue>7.50</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TCKELCK</define>
            <value>5</value>
            <dispValue>5</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TCKELCK</define>
            <value>5</value>
            <dispValue>5.00000</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TCKFSPX</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TCKFSPX</define>
            <value>7.5</value>
            <dispValue>7.5</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TMRW</define>
            <value>10</value>
            <dispValue>10</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TMRW</define>
            <value>10</value>
            <dispValue>10.00</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TCMDCKE</define>
            <value>3</value>
            <dispValue>3</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TCMDCKE</define>
            <value>1.75</value>
            <dispValue>1.75</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TRRD</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TRRD</define>
            <value>10</value>
            <dispValue>10.00</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TXSR</define>
            <value>2</value>
            <dispValue>2</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TXSR</define>
            <value>187.5</value>
            <dispValue>187.5</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TWR</define>
            <value>6</value>
            <dispValue>6</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TWR</define>
            <value>18</value>
            <dispValue>18.00</dispValue>
        </DoubleSpinBox>
        <SpinBox>
            <define>LPDDR4.TMNG_NCLK_TWTR</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </SpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_NS_TWTR</define>
            <value>10</value>
            <dispValue>10.00</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_DERATE_TRCD_NS_OFFSET</define>
            <value>1.875</value>
            <dispValue>1.875</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_DERATE_TRC_NS_OFFSET</define>
            <value>3.75</value>
            <dispValue>3.75000</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_DERATE_TRAS_NS_OFFSET</define>
            <value>1.875</value>
            <dispValue>1.875</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_DERATE_TRP_NS_OFFSET</define>
            <value>1.875</value>
            <dispValue>1.875</dispValue>
        </DoubleSpinBox>
        <DoubleSpinBox>
            <define>LPDDR4.TMNG_DERATE_TRRD_NS_OFFSET</define>
            <value>1.875</value>
            <dispValue>1.875</dispValue>
        </DoubleSpinBox>
        <CheckBox>
            <define>USERSETTING.enblMRConf</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <ComboBox>
            <define>LPDDR4.LPMR1.FS0_BL</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR1.FS0_WPRE</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR1.FS0_RPRE</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR1.FS0_NWR</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR1.FS0_RPST</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR1.FS1_BL</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR1.FS1_WPRE</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR1.FS1_RPRE</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR1.FS1_RPST</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR2.FS0_RL</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR2.FS0_WL</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR2.FS0_WLS</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR2.WRLEV</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR2.FS1_RL</define>
            <value>0</value>
            <dispValue>2</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR3.FS0_PUCAL</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR3.FS0_WPST</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR3.PPRP</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR3.FS0_PDDS</define>
            <value>6</value>
            <dispValue>6</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR3.FS0_RDBI</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR3.FS0_WDBI</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR3.FS1_PUCAL</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR3.FS1_WPST</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR3.FS1_PDDS</define>
            <value>6</value>
            <dispValue>6</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR3.FS1_RDBI</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR3.FS1_WDBI</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR11.FS0_DQODT</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR11.FS0_CAODT</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR11.FS1_DQODT</define>
            <value>5</value>
            <dispValue>5</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR11.FS1_CAODT</define>
            <value>5</value>
            <dispValue>5</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.LPMR12.FS0_VREFCAS</define>
            <value>13</value>
            <dispValue>13</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>LPDDR4.LPMR12.FS0_VREFCAR</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.LPMR12.FS1_VREFCAS</define>
            <value>13</value>
            <dispValue>13</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>LPDDR4.LPMR12.FS1_VREFCAR</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR13.CBT</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR13.RPT</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR13.VRO</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR13.VRCG</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR13.RRO</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR13.DMD</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR13.FSPWR</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR13.FSPOP</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.LPMR14.FS0_VREFDQS</define>
            <value>13</value>
            <dispValue>13</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>LPDDR4.LPMR14.FS0_VREFDQR</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.LPMR14.FS1_VREFDQS</define>
            <value>13</value>
            <dispValue>13</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>LPDDR4.LPMR14.FS1_VREFDQR</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR22.FS0_SOCODT</define>
            <value>5</value>
            <dispValue>5</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR22.FS0_ODTECK</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR22.FS0_ODTECS</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR22.FS0_ODTDCA</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.LPMR22.ODTDX8</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>LPDDR4.LPMR22.FS1_SOCODT</define>
            <value>5</value>
            <dispValue>5</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR22.FS1_ODTECK</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR22.FS1_ODTECS</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.LPMR22.FS1_ODTDCA</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>USERSETTING.DQS_OSC_RUNTIME</define>
            <value>63</value>
            <dispValue>63</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.TREG0.T_CKESR</define>
            <value>12</value>
            <dispValue>12</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG0.T_CKEHDQS</define>
            <value>13</value>
            <dispValue>13</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG0.T_PD</define>
            <value>6</value>
            <dispValue>6</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG0.T_DTRAIN</define>
            <value>2</value>
            <dispValue>2</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG0.T_DLLEN</define>
            <value>10</value>
            <dispValue>10</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG1.T_RCD</define>
            <value>11</value>
            <dispValue>11</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG1.T_FAW</define>
            <value>27</value>
            <dispValue>27</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG1.T_MRS2LVLEN</define>
            <value>25</value>
            <dispValue>25</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG2.T_RC</define>
            <value>40</value>
            <dispValue>40</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG2.T_RAS</define>
            <value>29</value>
            <dispValue>29</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG2.T_DLLRST</define>
            <value>10</value>
            <dispValue>10</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG3.T_RP</define>
            <value>11</value>
            <dispValue>11</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG3.T_MRR</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG3.T_DQSCKE</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG3.T_DQRPT</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG3.T_MRD</define>
            <value>15</value>
            <dispValue>15</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG3.T_ZQLAT</define>
            <value>27</value>
            <dispValue>27</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG4.T_XP</define>
            <value>6</value>
            <dispValue>6</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG4.T_ZQCAL</define>
            <value>752</value>
            <dispValue>752</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG5.T_ZQRS</define>
            <value>38</value>
            <dispValue>38</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG5.T_CKCKEH</define>
            <value>3</value>
            <dispValue>3</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG5.T_OSCO</define>
            <value>31</value>
            <dispValue>31</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG7.T_INIT1</define>
            <value>10743</value>
            <dispValue>10743</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG7.T_MPCWR</define>
            <value>18</value>
            <dispValue>18</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG7.T_CKFSPE</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG7.T_CKFSPX</define>
            <value>6</value>
            <dispValue>6</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG7.T_CKELCK</define>
            <value>9</value>
            <dispValue>9</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG8.T_WRITE_LOW</define>
            <value>1023</value>
            <dispValue>1023</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG8.T_MRW</define>
            <value>10</value>
            <dispValue>10</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG9.T_ZQ_ITV</define>
            <value>24064000</value>
            <dispValue>24064000</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG9.T_CMDCKE</define>
            <value>3</value>
            <dispValue>3</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG10.T_RFC</define>
            <value>132</value>
            <dispValue>132</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG10.T_MRS2ACT</define>
            <value>50</value>
            <dispValue>50</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG10.T_LVLLOAD</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG10.T_LVLDLL</define>
            <value>15</value>
            <dispValue>15</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG10.T_LVLRESP</define>
            <value>90</value>
            <dispValue>90</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG11.T_DLLLOCK</define>
            <value>32000</value>
            <dispValue>32000</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG11.T_INIT5</define>
            <value>108</value>
            <dispValue>108</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG11.T_CAENT</define>
            <value>14</value>
            <dispValue>14</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG12.T_RRD</define>
            <value>9</value>
            <dispValue>9</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG12.T_INIT3</define>
            <value>107429</value>
            <dispValue>107429</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG12.T_XSR</define>
            <value>141</value>
            <dispValue>141</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG13.T_LVLDIS</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG13.T_LVLEXIT</define>
            <value>20</value>
            <dispValue>20</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG13.T_LVLAA</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG13.T_FC</define>
            <value>188</value>
            <dispValue>188</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG14.T_ODTUP</define>
            <value>16</value>
            <dispValue>16</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG14.T_VREFTIMESHORT</define>
            <value>61</value>
            <dispValue>61</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG14.T_VREFTIMELONG</define>
            <value>188</value>
            <dispValue>188</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG15.T_VRCGEN</define>
            <value>151</value>
            <dispValue>151</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG15.T_VRCGDIS</define>
            <value>76</value>
            <dispValue>76</dispValue>
        </HexSpinBox>
        <CheckBox>
            <define>USERSETTING.enblDLLConf</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <HexSpinBox>
            <define>LPDDR4.DLLCTLCA_CH0.LIMIT</define>
            <value>5</value>
            <dispValue>5</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>LPDDR4.DLLCTLCA_CH0.EN</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DLLCTLCA_CH0.UPD</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DLLCTLCA_CH0.BYP</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.DLLCTLCA_CH0.BYPC</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.DLLCTLCA_CH0.CLKDLY</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.DLLCTLCA_CH1.LIMIT</define>
            <value>5</value>
            <dispValue>5</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>LPDDR4.DLLCTLCA_CH1.EN</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DLLCTLCA_CH1.UPD</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DLLCTLCA_CH1.BYP</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.DLLCTLCA_CH1.BYPC</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.DLLCTLCA_CH1.CLKDLY</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.DLLCTLDQ_SL0.LIMIT</define>
            <value>5</value>
            <dispValue>5</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>LPDDR4.DLLCTLDQ_SL0.EN</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DLLCTLDQ_SL0.UPD</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DLLCTLDQ_SL0.BYP</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.DLLCTLDQ_SL0.BYPC</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.DLLCTLDQ_SL1.LIMIT</define>
            <value>5</value>
            <dispValue>5</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>LPDDR4.DLLCTLDQ_SL1.EN</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DLLCTLDQ_SL1.UPD</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DLLCTLDQ_SL1.BYP</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.DLLCTLDQ_SL1.BYPC</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.DLLCTLDQ_SL2.LIMIT</define>
            <value>5</value>
            <dispValue>5</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>LPDDR4.DLLCTLDQ_SL2.EN</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DLLCTLDQ_SL2.UPD</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DLLCTLDQ_SL2.BYP</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.DLLCTLDQ_SL2.BYPC</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.DLLCTLDQ_SL3.LIMIT</define>
            <value>5</value>
            <dispValue>5</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>LPDDR4.DLLCTLDQ_SL3.EN</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DLLCTLDQ_SL3.UPD</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DLLCTLDQ_SL3.BYP</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.DLLCTLDQ_SL3.BYPC</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT0.EXT_PRI</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT0.MAX_PRI</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT0.ARQ_LAT_BARRIER_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT0.AWQ_LAT_BARRIER_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT0.ARQ_OOO_EN</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT0.AWQ_OOO_EN</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT0.ACQ_REALTIME_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT0.WM_ENABLE</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT0.RTCFG0_RT0_ARQ_LAHEAD_EN</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT0.RTCFG0_RT0_AWQ_LAHEAD_EN</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT1.EXT_PRI</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT1.MAX_PRI</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT1.ARQ_LAT_BARRIER_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT1.AWQ_LAT_BARRIER_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT1.ARQ_OOO_EN</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT1.AWQ_OOO_EN</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT1.ACQ_REALTIME_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT1.WM_ENABLE</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT1.RTCFG0_RT1_ARQ_LAHEAD_EN</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT1.RTCFG0_RT1_AWQ_LAHEAD_EN</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT2.EXT_PRI</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT2.MAX_PRI</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT2.ARQ_LAT_BARRIER_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT2.AWQ_LAT_BARRIER_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT2.ARQ_OOO_EN</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT2.AWQ_OOO_EN</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT2.ACQ_REALTIME_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT2.WM_ENABLE</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT2.RTCFG0_RT2_ARQ_LAHEAD_EN</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT2.RTCFG0_RT2_AWQ_LAHEAD_EN</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT3.EXT_PRI</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT3.MAX_PRI</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT3.ARQ_LAT_BARRIER_EN</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT3.AWQ_LAT_BARRIER_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT3.ARQ_OOO_EN</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT3.AWQ_OOO_EN</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT3.ACQ_REALTIME_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT3.WM_ENABLE</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT3.RTCFG0_RT3_ARQ_LAHEAD_EN</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.RTCFG0_RT3.RTCFG0_RT3_AWQ_LAHEAD_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <CheckBox>
            <define>USERSETTING.enblPHYSetting</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </CheckBox>
        <ComboBox>
            <define>LPDDR4.CIOR_CH0.DRVSEL</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.CIOR_CH0.CMOS_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.CIOR_CH0.ODIS_RESETN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.CIOR_CH0.ODIS_ODT</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.CIOR_CH0.ODIS_CS</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.CIOR_CH0.ODIS_CLK</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.CIOR_CH0.ODIS_CKE</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.CIOR_CH0.ODIS_CA</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.CIOR_CH1.DRVSEL</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.CIOR_CH1.CMOS_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.CIOR_CH1.ODIS_RESETN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.CIOR_CH1.ODIS_ODT</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.CIOR_CH1.ODIS_CS</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.CIOR_CH1.ODIS_CLK</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.CIOR_CH1.ODIS_CKE</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.CIOR_CH1.ODIS_CA</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL0.DRVSEL</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL0.CMOS_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL0.FENA_RCV</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL0.RTT_EN</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL0.RTT_SEL</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL0.ODIS_DQ</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL0.ODIS_DM</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL0.ODIS_DQS</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL1.DRVSEL</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL1.CMOS_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL1.FENA_RCV</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL1.RTT_EN</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL1.RTT_SEL</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL1.ODIS_DQ</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL1.ODIS_DM</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL1.ODIS_DQS</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL2.DRVSEL</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL2.CMOS_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL2.FENA_RCV</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL2.RTT_EN</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL2.RTT_SEL</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL2.ODIS_DQ</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL2.ODIS_DM</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL2.ODIS_DQS</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL3.DRVSEL</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL3.CMOS_EN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL3.FENA_RCV</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL3.RTT_EN</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL3.RTT_SEL</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL3.ODIS_DQ</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL3.ODIS_DM</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.DIOR_SL3.ODIS_DQS</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.PCCR_CH0.PCCR_CH0_SRST</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>LPDDR4.PCCR_CH0.PCCR_CH0_TPADEN</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.PCCR_CH0.PCCR_CH0_MVG</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.PCCR_CH0.PCCR_CH0_EN</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.PCCR_CH0.PCCR_CH0_UPD</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.PCCR_CH0.PCCR_CH0_BYPEN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.PCCR_CH0.PCCR_CH0_BYP_N</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PCCR_CH0.PCCR_CH0_BYP_P</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PCCR_CH0.PCCR_CH0_INITCNT</define>
            <value>1024</value>
            <dispValue>1024</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PCCR_CH1.PCCR_CH1_SRST</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>LPDDR4.PCCR_CH1.PCCR_CH1_TPADEN</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.PCCR_CH1.PCCR_CH1_MVG</define>
            <value>0</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.PCCR_CH1.PCCR_CH1_EN</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.PCCR_CH1.PCCR_CH1_UPD</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <ComboBox>
            <define>LPDDR4.PCCR_CH1.PCCR_CH1_BYPEN</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.PCCR_CH1.PCCR_CH1_BYP_N</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PCCR_CH1.PCCR_CH1_BYP_P</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PCCR_CH1.PCCR_CH1_INITCNT</define>
            <value>1024</value>
            <dispValue>1024</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PHY.DTI_DRAM_CLK_DIS</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.PHY.DTI_DATA_BYTE_DIS</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTGC1.FS1_TRDEN</define>
            <value>14</value>
            <dispValue>14</dispValue>
        </HexSpinBox>
        <SpinBox>
            <define>LPDDR4.RL_NCLK_NODBI</define>
            <value>14</value>
            <dispValue>14</dispValue>
        </SpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTGC1.FS1_TRDENDBI</define>
            <value>16</value>
            <dispValue>16</dispValue>
        </HexSpinBox>
        <SpinBox>
            <define>LPDDR4.RL_NCLK_DBI</define>
            <value>16</value>
            <dispValue>16</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.WL_NCLK_SETA</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.WL_NCLK_SETB</define>
            <value>12</value>
            <dispValue>12</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.NWR_NCLK</define>
            <value>16</value>
            <dispValue>16</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.NRTP_NCLK</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </SpinBox>
        <HexSpinBox>
            <define>LPDDR4.LPMR1.FS1_NWR</define>
            <value>2</value>
            <dispValue>2</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.LPMR2.FS1_WL</define>
            <value>2</value>
            <dispValue>2</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>USERSETTING.FIXED_REFRESH_RATE</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG0.T_ALRTP</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG1.T_CCDWM</define>
            <value>32</value>
            <dispValue>32</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG2.T_RDPDEN</define>
            <value>25</value>
            <dispValue>25</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG6.T_CCD</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>USERSETTING.BURSTLENGTH</define>
            <value>16</value>
            <dispValue>16</dispValue>
        </ComboBox>
        <ComboBox>
            <define>USERSETTING.REFRESH_STRATEGY</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </ComboBox>
        <HexSpinBox>
            <define>LPDDR4.RTGC1.FS1_TWREN</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG1.T_RTW</define>
            <value>22</value>
            <dispValue>22</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG4.T_WLBR</define>
            <value>29</value>
            <dispValue>29</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG4.T_WRAPDEN</define>
            <value>32</value>
            <dispValue>32</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG6.T_WLBTR</define>
            <value>25</value>
            <dispValue>25</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG8.T_MPCWR2RD</define>
            <value>25</value>
            <dispValue>25</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.LPMR2.FS1_WLS</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG5.T_REFI</define>
            <value>712</value>
            <dispValue>712</dispValue>
        </HexSpinBox>
        <ComboBox>
            <define>USERSETTING.WLS</define>
            <value>0</value>
            <dispValue>0</dispValue>
        </ComboBox>
        <SpinBox>
            <define>LPDDR4.ADDR2.ROW_ADDR_MAP_B0</define>
            <value>15</value>
            <dispValue>15</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR2.ROW_ADDR_MAP_B1</define>
            <value>16</value>
            <dispValue>16</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR2.ROW_ADDR_MAP_B2</define>
            <value>17</value>
            <dispValue>17</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR2.ROW_ADDR_MAP_B3</define>
            <value>18</value>
            <dispValue>18</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR2.ROW_ADDR_MAP_B4</define>
            <value>19</value>
            <dispValue>19</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR2.ROW_ADDR_MAP_B5</define>
            <value>20</value>
            <dispValue>20</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR3.ROW_ADDR_MAP_B6</define>
            <value>21</value>
            <dispValue>21</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR3.ROW_ADDR_MAP_B7</define>
            <value>22</value>
            <dispValue>22</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR3.ROW_ADDR_MAP_B8</define>
            <value>23</value>
            <dispValue>23</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR3.ROW_ADDR_MAP_B9</define>
            <value>24</value>
            <dispValue>24</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR3.ROW_ADDR_MAP_B10</define>
            <value>25</value>
            <dispValue>25</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR3.ROW_ADDR_MAP_B11</define>
            <value>26</value>
            <dispValue>26</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR4.ROW_ADDR_MAP_B12</define>
            <value>27</value>
            <dispValue>27</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR4.ROW_ADDR_MAP_B13</define>
            <value>28</value>
            <dispValue>28</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR4.ROW_ADDR_MAP_B14</define>
            <value>29</value>
            <dispValue>29</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR0.COL_ADDR_MAP_B0</define>
            <value>1</value>
            <dispValue>1</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR0.COL_ADDR_MAP_B1</define>
            <value>2</value>
            <dispValue>2</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR0.COL_ADDR_MAP_B2</define>
            <value>3</value>
            <dispValue>3</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR0.COL_ADDR_MAP_B3</define>
            <value>4</value>
            <dispValue>4</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR0.COL_ADDR_MAP_B4</define>
            <value>5</value>
            <dispValue>5</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR0.COL_ADDR_MAP_B5</define>
            <value>6</value>
            <dispValue>6</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR1.COL_ADDR_MAP_B6</define>
            <value>7</value>
            <dispValue>7</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR1.COL_ADDR_MAP_B7</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR1.COL_ADDR_MAP_B8</define>
            <value>13</value>
            <dispValue>13</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR1.COL_ADDR_MAP_B9</define>
            <value>14</value>
            <dispValue>14</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR5.BANK_ADDR_MAP_B0</define>
            <value>10</value>
            <dispValue>10</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR5.BANK_ADDR_MAP_B1</define>
            <value>11</value>
            <dispValue>11</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR5.BANK_ADDR_MAP_B2</define>
            <value>12</value>
            <dispValue>12</dispValue>
        </SpinBox>
        <SpinBox>
            <define>LPDDR4.ADDR5.CHAN_ADDR_MAP_B0</define>
            <value>9</value>
            <dispValue>9</dispValue>
        </SpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG1_RT0.ARQ_LAT_BARRIER</define>
            <value>37</value>
            <dispValue>37</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG1_RT0.AWQ_LAT_BARRIER</define>
            <value>66</value>
            <dispValue>66</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG1_RT0.ARQ_STARV_TH</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG1_RT0.AWQ_STARV_TH</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG0_RT0.ARQ_LVL_HI</define>
            <value>15</value>
            <dispValue>15</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG0_RT0.ARQ_LVL_LO</define>
            <value>7</value>
            <dispValue>7</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG0_RT0.AWQ_LVL_HI</define>
            <value>15</value>
            <dispValue>15</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG0_RT0.AWQ_LVL_LO</define>
            <value>6</value>
            <dispValue>6</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG1_RT1.ARQ_LAT_BARRIER</define>
            <value>37</value>
            <dispValue>37</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG1_RT1.AWQ_LAT_BARRIER</define>
            <value>66</value>
            <dispValue>66</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG1_RT1.ARQ_STARV_TH</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG1_RT1.AWQ_STARV_TH</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG0_RT1.ARQ_LVL_HI</define>
            <value>15</value>
            <dispValue>15</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG0_RT1.ARQ_LVL_LO</define>
            <value>7</value>
            <dispValue>7</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG0_RT1.AWQ_LVL_HI</define>
            <value>15</value>
            <dispValue>15</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG0_RT1.AWQ_LVL_LO</define>
            <value>6</value>
            <dispValue>6</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG1_RT2.ARQ_LAT_BARRIER</define>
            <value>37</value>
            <dispValue>37</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG1_RT2.AWQ_LAT_BARRIER</define>
            <value>66</value>
            <dispValue>66</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG1_RT2.ARQ_STARV_TH</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG1_RT2.AWQ_STARV_TH</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG0_RT2.ARQ_LVL_HI</define>
            <value>15</value>
            <dispValue>15</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG0_RT2.ARQ_LVL_LO</define>
            <value>7</value>
            <dispValue>7</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG0_RT2.AWQ_LVL_HI</define>
            <value>15</value>
            <dispValue>15</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG0_RT2.AWQ_LVL_LO</define>
            <value>6</value>
            <dispValue>6</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG1_RT3.ARQ_LAT_BARRIER</define>
            <value>37</value>
            <dispValue>37</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG1_RT3.AWQ_LAT_BARRIER</define>
            <value>66</value>
            <dispValue>66</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG1_RT3.ARQ_STARV_TH</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG1_RT3.AWQ_STARV_TH</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG0_RT3.ARQ_LVL_HI</define>
            <value>15</value>
            <dispValue>15</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG0_RT3.ARQ_LVL_LO</define>
            <value>7</value>
            <dispValue>7</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG0_RT3.AWQ_LVL_HI</define>
            <value>15</value>
            <dispValue>15</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.RTCFG0_RT3.AWQ_LVL_LO</define>
            <value>6</value>
            <dispValue>6</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG6.T_READ_HIGH</define>
            <value>31</value>
            <dispValue>31</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG6.T_READ_LOW</define>
            <value>1023</value>
            <dispValue>1023</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.TREG8.T_WRITE_HIGH</define>
            <value>127</value>
            <dispValue>127</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.DMCTL.RD_REQ_MIN</define>
            <value>8</value>
            <dispValue>8</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.DMCTL.WR_REQ_MIN</define>
            <value>21</value>
            <dispValue>21</dispValue>
        </HexSpinBox>
        <HexSpinBox>
            <define>LPDDR4.DMCFG.REQ_TH</define>
            <value>7</value>
            <dispValue>7</dispValue>
        </HexSpinBox>
        <ButtonGroup>
            <define>USERSETTING.RADIO</define>
            <value>2</value>
            <dispValue>2</dispValue>
        </ButtonGroup>
    </ActiveElements>
</icwpxml>