.*/
!.vscode
*.cache
*.class
out/
generated/
/lib/firrtl.jar
.classpath
.idea
.idea_modules/
.direnv/
.envrc
.project
target/
*.iml
*.swp
*.fir
*.v
test_run_dir
build/
*~
\#*\#
.\#*
.vscode
.metals
.bloop
.scala-build
metals.sbt
version.txt
latest-version.txt
.bsp


## log files
*.log
*.jou
*.rpt
*.vdi

## bitstream
*.bit
*.bin
*.mcs
*.svf
*.image

## netlist
*.edf
*.edif
*.vn
*.vm

## SDF
*.sdf

## sim dump
*.vcd
*.saif
*.tcf
*.wdb

## others
unisims

## C-files
*.elf
*.a
*.sa
*.so
*.lib

## dirs
vivado.cache/
vivado.hw/
vivado.ip_user_files/
vivado.runs/
vivado.sim/

###### for Xilinx Vivado|ISE
.Xil/
.cache/
fsm_encoding.os
tab_*/
webtalk.*
vivado_pid*.str
hs_err_pid*
xelab.*
xsim.*
xvlog.*
*.cache
*.sim
*.runs
*.hw
*.backup.*
*.debug

## checkpoint files
*.dcp
