// Seed: 4126938358
module module_0;
  wire id_2, id_3;
  assign module_2.type_3 = 0;
  wire id_4;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  wor  id_8 = -1, id_9;
  module_0 modCall_1 ();
  wire id_10;
  logic [7:0] id_11;
  tri1 id_12 = -1;
  id_13(
      id_11[-1], id_3
  );
  wire id_14;
endmodule
module module_2 (
    input wand id_0,
    input tri1 id_1
);
  assign id_3 = 1;
  uwire id_4;
  module_0 modCall_1 ();
  wire id_5;
  rtran (id_1, id_3, id_4);
endmodule : SymbolIdentifier
