

================================================================
== Vivado HLS Report for 'MAT_Multiply_load_mat_1'
================================================================
* Date:           Fri Oct  2 07:19:11 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        partB
* Solution:       solution2_optimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1000007|  1000007|  1000007|  1000007|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Row_load_Col_load  |  1000005|  1000005|         7|          1|          1|  1000000|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      1|       0|    115|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     52|
|Register         |        -|      -|      82|     11|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|      82|    178|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_fu_201_p2                |     *    |      1|  0|   0|          10|          10|
    |i_s_fu_154_p2                  |     +    |      0|  0|  10|          10|           1|
    |indvar_flatten_next_fu_134_p2  |     +    |      0|  0|  20|          20|           1|
    |j_1_fu_192_p2                  |     +    |      0|  0|  10|          10|           1|
    |tmp_4_fu_210_p2                |     +    |      0|  0|  20|          20|          20|
    |i_mid2_fu_160_p3               |  Select  |      0|  0|  10|           1|          10|
    |j_mid2_fu_146_p3               |  Select  |      0|  0|  10|           1|           1|
    |ap_sig_bdd_81                  |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_186_p2              |    and   |      0|  0|   1|           1|           1|
    |exitcond9_fu_140_p2            |   icmp   |      0|  0|   4|          10|           6|
    |exitcond_flatten_fu_128_p2     |   icmp   |      0|  0|   7|          20|          17|
    |tmp_3_fu_181_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_fu_172_p2                  |   icmp   |      0|  0|  11|          32|          32|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      1|  0| 115|         168|         133|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it6  |   1|          2|    1|          2|
    |i_phi_fu_109_p4        |  10|          2|   10|         20|
    |i_reg_105              |  10|          2|   10|         20|
    |indvar_flatten_reg_94  |  20|          2|   20|         40|
    |j_reg_116              |  10|          2|   10|         20|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  52|         14|   52|        106|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6     |   1|   0|    1|          0|
    |arrayX_addr_reg_273       |  10|   0|   10|          0|
    |exitcond_flatten_reg_244  |   1|   0|    1|          0|
    |i_mid2_reg_258            |  10|   0|   10|          0|
    |i_reg_105                 |  10|   0|   10|          0|
    |indvar_flatten_reg_94     |  20|   0|   20|          0|
    |j_mid2_reg_253            |  10|   0|   10|          0|
    |j_reg_116                 |  10|   0|   10|          0|
    |or_cond_reg_264           |   1|   0|    1|          0|
    |arrayX_addr_reg_273       |   0|  10|   10|          0|
    |or_cond_reg_264           |   0|   1|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  82|  11|   93|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-------+------------+-------------------------+--------------+
|    RTL Ports    | Dir |  Bits |  Protocol  |      Source Object      |    C Type    |
+-----------------+-----+-------+------------+-------------------------+--------------+
|ap_clk           |  in |      1| ap_ctrl_hs | MAT_Multiply_load_mat.1 | return value |
|ap_rst           |  in |      1| ap_ctrl_hs | MAT_Multiply_load_mat.1 | return value |
|ap_start         |  in |      1| ap_ctrl_hs | MAT_Multiply_load_mat.1 | return value |
|ap_done          | out |      1| ap_ctrl_hs | MAT_Multiply_load_mat.1 | return value |
|ap_idle          | out |      1| ap_ctrl_hs | MAT_Multiply_load_mat.1 | return value |
|ap_ready         | out |      1| ap_ctrl_hs | MAT_Multiply_load_mat.1 | return value |
|X_dout           |  in |     32|   ap_fifo  |            X            |    pointer   |
|X_empty_n        |  in |      1|   ap_fifo  |            X            |    pointer   |
|X_read           | out |      1|   ap_fifo  |            X            |    pointer   |
|arrayX_address0  | out |     10|  ap_memory |          arrayX         |     array    |
|arrayX_ce0       | out |      1|  ap_memory |          arrayX         |     array    |
|arrayX_q0        |  in |  32000|  ap_memory |          arrayX         |     array    |
|arrayX_address1  | out |     10|  ap_memory |          arrayX         |     array    |
|arrayX_ce1       | out |      1|  ap_memory |          arrayX         |     array    |
|arrayX_we1       | out |      1|  ap_memory |          arrayX         |     array    |
|arrayX_d1        | out |  32000|  ap_memory |          arrayX         |     array    |
|m                |  in |     32|   ap_none  |            m            |    scalar    |
|n                |  in |     32|   ap_none  |            n            |    scalar    |
+-----------------+-----+-------+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	9  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_10 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %X, [8 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 100, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: n_read [1/1] 0.00ns
:1  %n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n)

ST_1: m_read [1/1] 0.00ns
:2  %m_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %m)

ST_1: stg_13 [1/1] 1.57ns
:3  br label %1


 <State 2>: 7.33ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i20 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge ]

ST_2: i [1/1] 0.00ns
:1  %i = phi i10 [ 0, %0 ], [ %i_mid2, %._crit_edge ]

ST_2: j [1/1] 0.00ns
:2  %j = phi i10 [ 0, %0 ], [ %j_1, %._crit_edge ]

ST_2: exitcond_flatten [1/1] 2.34ns
:3  %exitcond_flatten = icmp eq i20 %indvar_flatten, -48576

ST_2: indvar_flatten_next [1/1] 2.08ns
:4  %indvar_flatten_next = add i20 %indvar_flatten, 1

ST_2: stg_19 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %3, label %.reset

ST_2: exitcond9 [1/1] 2.07ns
.reset:2  %exitcond9 = icmp eq i10 %j, -24

ST_2: j_mid2 [1/1] 1.37ns
.reset:3  %j_mid2 = select i1 %exitcond9, i10 0, i10 %j

ST_2: i_s [1/1] 1.84ns
.reset:4  %i_s = add i10 %i, 1

ST_2: i_mid2 [1/1] 1.37ns
.reset:5  %i_mid2 = select i1 %exitcond9, i10 %i_s, i10 %i

ST_2: i_cast3 [1/1] 0.00ns
.reset:7  %i_cast3 = zext i10 %i_mid2 to i32

ST_2: tmp [1/1] 2.52ns
.reset:8  %tmp = icmp ult i32 %i_cast3, %m_read

ST_2: j_cast1 [1/1] 0.00ns
.reset:11  %j_cast1 = zext i10 %j_mid2 to i32

ST_2: tmp_3 [1/1] 2.52ns
.reset:15  %tmp_3 = icmp ult i32 %j_cast1, %n_read

ST_2: or_cond [1/1] 1.37ns
.reset:16  %or_cond = and i1 %tmp, %tmp_3

ST_2: stg_29 [1/1] 0.00ns
.reset:17  br i1 %or_cond, label %2, label %._crit_edge

ST_2: j_1 [1/1] 1.84ns
._crit_edge:1  %j_1 = add i10 %j_mid2, 1


 <State 3>: 8.46ns
ST_3: i_cast4 [1/1] 0.00ns
.reset:6  %i_cast4 = zext i10 %i_mid2 to i20

ST_3: tmp_1 [1/1] 6.38ns
.reset:9  %tmp_1 = mul i20 %i_cast4, 1000

ST_3: j_cast2 [1/1] 0.00ns
.reset:10  %j_cast2 = zext i10 %j_mid2 to i20

ST_3: tmp_4 [1/1] 2.08ns
:0  %tmp_4 = add i20 %j_cast2, %tmp_1

ST_3: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = zext i20 %tmp_4 to i64

ST_3: arrayX_addr [1/1] 0.00ns
:3  %arrayX_addr = getelementptr [1000 x i32000]* %arrayX, i64 0, i64 %tmp_5


 <State 4>: 2.61ns
ST_4: arrayX_load [4/4] 2.61ns
:4  %arrayX_load = load i32000* %arrayX_addr, align 8


 <State 5>: 2.61ns
ST_5: arrayX_load [3/4] 2.61ns
:4  %arrayX_load = load i32000* %arrayX_addr, align 8


 <State 6>: 2.61ns
ST_6: arrayX_load [2/4] 2.61ns
:4  %arrayX_load = load i32000* %arrayX_addr, align 8


 <State 7>: 6.98ns
ST_7: X_read [1/1] 4.38ns
:2  %X_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %X)

ST_7: arrayX_load [1/4] 2.61ns
:4  %arrayX_load = load i32000* %arrayX_addr, align 8

ST_7: tmp_24 [1/1] 0.00ns
:5  %tmp_24 = call i32000 @_ssdm_op_PartSet.i32000.i32000.i32.i16.i16(i32000 %arrayX_load, i32 %X_read, i16 0, i16 31)

ST_7: stg_43 [2/2] 2.61ns
:6  store i32000 %tmp_24, i32000* %arrayX_addr, align 8


 <State 8>: 2.61ns
ST_8: stg_44 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @str4)

ST_8: empty_17 [1/1] 0.00ns
.reset:1  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000)

ST_8: stg_46 [1/1] 0.00ns
.reset:12  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind

ST_8: tmp_s [1/1] 0.00ns
.reset:13  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind

ST_8: stg_48 [1/1] 0.00ns
.reset:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_8: stg_49 [1/2] 2.61ns
:6  store i32000 %tmp_24, i32000* %arrayX_addr, align 8

ST_8: stg_50 [1/1] 0.00ns
:7  br label %._crit_edge

ST_8: empty [1/1] 0.00ns
._crit_edge:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_s) nounwind

ST_8: stg_52 [1/1] 0.00ns
._crit_edge:2  br label %1


 <State 9>: 0.00ns
ST_9: stg_53 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7f0592970f70; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arrayX]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; mode=0x7f0592c376f0; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f0592be3300; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f05906d13d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_10              (specinterface    ) [ 0000000000]
n_read              (read             ) [ 0011111110]
m_read              (read             ) [ 0011111110]
stg_13              (br               ) [ 0111111110]
indvar_flatten      (phi              ) [ 0010000000]
i                   (phi              ) [ 0010000000]
j                   (phi              ) [ 0010000000]
exitcond_flatten    (icmp             ) [ 0011111110]
indvar_flatten_next (add              ) [ 0111111110]
stg_19              (br               ) [ 0000000000]
exitcond9           (icmp             ) [ 0000000000]
j_mid2              (select           ) [ 0011000000]
i_s                 (add              ) [ 0000000000]
i_mid2              (select           ) [ 0111111110]
i_cast3             (zext             ) [ 0000000000]
tmp                 (icmp             ) [ 0000000000]
j_cast1             (zext             ) [ 0000000000]
tmp_3               (icmp             ) [ 0000000000]
or_cond             (and              ) [ 0011111110]
stg_29              (br               ) [ 0000000000]
j_1                 (add              ) [ 0111111110]
i_cast4             (zext             ) [ 0000000000]
tmp_1               (mul              ) [ 0000000000]
j_cast2             (zext             ) [ 0000000000]
tmp_4               (add              ) [ 0000000000]
tmp_5               (zext             ) [ 0000000000]
arrayX_addr         (getelementptr    ) [ 0010111110]
X_read              (read             ) [ 0000000000]
arrayX_load         (load             ) [ 0000000000]
tmp_24              (partset          ) [ 0010000010]
stg_44              (specloopname     ) [ 0000000000]
empty_17            (speclooptripcount) [ 0000000000]
stg_46              (specloopname     ) [ 0000000000]
tmp_s               (specregionbegin  ) [ 0000000000]
stg_48              (specpipeline     ) [ 0000000000]
stg_49              (store            ) [ 0000000000]
stg_50              (br               ) [ 0000000000]
empty               (specregionend    ) [ 0000000000]
stg_52              (br               ) [ 0111111110]
stg_53              (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arrayX">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arrayX"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32000.i32000.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="n_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="m_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="X_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_read/7 "/>
</bind>
</comp>

<comp id="80" class="1004" name="arrayX_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32000" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="20" slack="0"/>
<pin id="84" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayX_addr/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="10" slack="1"/>
<pin id="89" dir="0" index="1" bw="32000" slack="2147483647"/>
<pin id="91" dir="0" index="3" bw="10" slack="4"/>
<pin id="92" dir="0" index="4" bw="32000" slack="0"/>
<pin id="90" dir="1" index="2" bw="32000" slack="0"/>
<pin id="93" dir="1" index="5" bw="32000" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arrayX_load/4 stg_43/7 "/>
</bind>
</comp>

<comp id="94" class="1005" name="indvar_flatten_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="20" slack="1"/>
<pin id="96" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="20" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="i_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="1"/>
<pin id="107" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="10" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="j_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="1"/>
<pin id="118" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="j_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="10" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="exitcond_flatten_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="20" slack="0"/>
<pin id="130" dir="0" index="1" bw="20" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten_next_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="20" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="exitcond9_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="10" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="j_mid2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="10" slack="0"/>
<pin id="149" dir="0" index="2" bw="10" slack="0"/>
<pin id="150" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_s_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_mid2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="10" slack="0"/>
<pin id="163" dir="0" index="2" bw="10" slack="0"/>
<pin id="164" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_cast3_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast3/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="j_cast1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_3_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="or_cond_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="j_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_cast4_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="1"/>
<pin id="200" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast4/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="11" slack="0"/>
<pin id="204" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="j_cast2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="1"/>
<pin id="209" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast2/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_4_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="0" index="1" bw="20" slack="0"/>
<pin id="213" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_5_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="20" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_24_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32000" slack="0"/>
<pin id="223" dir="0" index="1" bw="32000" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="0"/>
<pin id="225" dir="0" index="3" bw="1" slack="0"/>
<pin id="226" dir="0" index="4" bw="6" slack="0"/>
<pin id="227" dir="1" index="5" bw="32000" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_24/7 "/>
</bind>
</comp>

<comp id="234" class="1005" name="n_read_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="239" class="1005" name="m_read_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_read "/>
</bind>
</comp>

<comp id="244" class="1005" name="exitcond_flatten_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="248" class="1005" name="indvar_flatten_next_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="20" slack="0"/>
<pin id="250" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="253" class="1005" name="j_mid2_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="1"/>
<pin id="255" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="i_mid2_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="0"/>
<pin id="260" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="264" class="1005" name="or_cond_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="268" class="1005" name="j_1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="0"/>
<pin id="270" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="273" class="1005" name="arrayX_addr_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="1"/>
<pin id="275" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="arrayX_addr "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp_24_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32000" slack="1"/>
<pin id="281" dir="1" index="1" bw="32000" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="98" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="98" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="120" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="120" pin="4"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="109" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="140" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="154" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="109" pin="4"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="146" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="172" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="146" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="201" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="87" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="74" pin="2"/><net_sink comp="221" pin=2"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="221" pin=4"/></net>

<net id="233"><net_src comp="221" pin="5"/><net_sink comp="87" pin=4"/></net>

<net id="237"><net_src comp="62" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="242"><net_src comp="68" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="247"><net_src comp="128" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="134" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="256"><net_src comp="146" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="261"><net_src comp="160" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="267"><net_src comp="186" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="192" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="276"><net_src comp="80" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="87" pin=3"/></net>

<net id="282"><net_src comp="221" pin="5"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="87" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X | {}
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_19 : 2
		exitcond9 : 1
		j_mid2 : 2
		i_s : 1
		i_mid2 : 2
		i_cast3 : 3
		tmp : 4
		j_cast1 : 3
		tmp_3 : 4
		or_cond : 5
		stg_29 : 5
		j_1 : 3
	State 3
		tmp_1 : 1
		tmp_4 : 2
		tmp_5 : 3
		arrayX_addr : 4
	State 4
	State 5
	State 6
	State 7
		tmp_24 : 1
		stg_43 : 2
	State 8
		empty : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_134 |    0    |    0    |    20   |
|    add   |         i_s_fu_154         |    0    |    0    |    10   |
|          |         j_1_fu_192         |    0    |    0    |    10   |
|          |        tmp_4_fu_210        |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_128  |    0    |    0    |    7    |
|   icmp   |      exitcond9_fu_140      |    0    |    0    |    4    |
|          |         tmp_fu_172         |    0    |    0    |    11   |
|          |        tmp_3_fu_181        |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|  select  |        j_mid2_fu_146       |    0    |    0    |    10   |
|          |        i_mid2_fu_160       |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|    and   |       or_cond_fu_186       |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|    mul   |        tmp_1_fu_201        |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      n_read_read_fu_62     |    0    |    0    |    0    |
|   read   |      m_read_read_fu_68     |    0    |    0    |    0    |
|          |      X_read_read_fu_74     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       i_cast3_fu_168       |    0    |    0    |    0    |
|          |       j_cast1_fu_177       |    0    |    0    |    0    |
|   zext   |       i_cast4_fu_198       |    0    |    0    |    0    |
|          |       j_cast2_fu_207       |    0    |    0    |    0    |
|          |        tmp_5_fu_216        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  partset |        tmp_24_fu_221       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   114   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    arrayX_addr_reg_273    |   10   |
|  exitcond_flatten_reg_244 |    1   |
|       i_mid2_reg_258      |   10   |
|         i_reg_105         |   10   |
|indvar_flatten_next_reg_248|   20   |
|   indvar_flatten_reg_94   |   20   |
|        j_1_reg_268        |   10   |
|       j_mid2_reg_253      |   10   |
|         j_reg_116         |   10   |
|       m_read_reg_239      |   32   |
|       n_read_reg_234      |   32   |
|      or_cond_reg_264      |    1   |
|       tmp_24_reg_279      |  32000 |
+---------------------------+--------+
|           Total           |  32166 |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_87 |  p4  |   2  | 32000|  64000 ||  32000  |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  64000 ||  1.571  ||  32000  |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   114  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |  32000 |
|  Register |    -   |    -   |  32166 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |  32166 |  32114 |
+-----------+--------+--------+--------+--------+
