<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: chcore.h File Reference</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>chcore.h File Reference</h1>
<p>ARM7 architecture port macros and structures.  
<a href="#_details">More...</a></p>
<code>#include &lt;wfi.h&gt;</code><br/>

<p><a href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaf2e27617784a1bc15ea599f3efe3e6ae">CH_ARCHITECTURE_ARM7</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">If enabled allows the idle thread to enter a low power mode.  <a href="group___a_r_m7___c_o_r_e.html#gaf2e27617784a1bc15ea599f3efe3e6ae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaee128c531d64d5a635def6857fef3179">CH_ARCHITECTURE_NAME</a>&nbsp;&nbsp;&nbsp;&quot;ARM&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Name of the implemented architecture.  <a href="group___a_r_m7___c_o_r_e.html#gaee128c531d64d5a635def6857fef3179"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gad807bcd87b78f852f9cdf25022c0f11b">CH_CORE_VARIANT_NAME</a>&nbsp;&nbsp;&nbsp;&quot;ARM7TDMI&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Name of the architecture variant (optional).  <a href="group___a_r_m7___c_o_r_e.html#gad807bcd87b78f852f9cdf25022c0f11b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaf5777aa68e4c4786b577953c7237a95d">SETUP_CONTEXT</a>(workspace, wsize, pf, arg)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Platform dependent part of the <code><a class="el" href="group__threads.html#ga79f6f4475974671b7f5d57ce804de8cb" title="Initializes a new thread.">chThdInit()</a></code> API.  <a href="group___a_r_m7___c_o_r_e.html#gaf5777aa68e4c4786b577953c7237a95d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaf470de5c7ee71a407e5c7e0c5825af35">IDLE_THREAD_STACK_SIZE</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stack size for the system idle thread.  <a href="group___a_r_m7___c_o_r_e.html#gaf470de5c7ee71a407e5c7e0c5825af35"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga010023936d16c8077e8cafa28ea3fc25">INT_REQUIRED_STACK</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Per-thread stack overhead for interrupts servicing.  <a href="group___a_r_m7___c_o_r_e.html#ga010023936d16c8077e8cafa28ea3fc25"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaae5413761dbdc6dd267ba0d43a9098ac">STACK_ALIGN</a>(n)&nbsp;&nbsp;&nbsp;((((n) - 1) | (sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>) - 1)) + 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enforces a correct alignment for a stack area size value.  <a href="group___a_r_m7___c_o_r_e.html#gaae5413761dbdc6dd267ba0d43a9098ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaf7a83c1c8bde96b77299c36dc598d33d">THD_WA_SIZE</a>(n)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Computes the thread working area global size.  <a href="group___a_r_m7___c_o_r_e.html#gaf7a83c1c8bde96b77299c36dc598d33d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gac8b681d521d3b6c25e7a0304674732c9">WORKING_AREA</a>(s, n)&nbsp;&nbsp;&nbsp;<a class="el" href="structstkalign__t.html">stkalign_t</a> s[THD_WA_SIZE(n) / sizeof(<a class="el" href="structstkalign__t.html">stkalign_t</a>)];</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Static working area allocation.  <a href="group___a_r_m7___c_o_r_e.html#gac8b681d521d3b6c25e7a0304674732c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaf1bf4fcf135197fa2b8faf1935a25186">PORT_IRQ_PROLOGUE</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ prologue code.  <a href="group___a_r_m7___c_o_r_e.html#gaf1bf4fcf135197fa2b8faf1935a25186"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga65dc6ecfb3cd68961f7abde3a25c2260">PORT_IRQ_EPILOGUE</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ epilogue code.  <a href="group___a_r_m7___c_o_r_e.html#ga65dc6ecfb3cd68961f7abde3a25c2260"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gae312af21c95e70c459af69c298eb0f9a">PORT_IRQ_HANDLER</a>(id)&nbsp;&nbsp;&nbsp;<a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30">__attribute__</a>((naked)) void id(void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IRQ handler function declaration.  <a href="group___a_r_m7___c_o_r_e.html#gae312af21c95e70c459af69c298eb0f9a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga14d1e819dc6e26882fce8ace5e8cfe5c">PORT_FAST_IRQ_HANDLER</a>(id)&nbsp;&nbsp;&nbsp;<a class="el" href="group___a_r_m_c_mx___c_o_r_e.html#gadb1276c6bdf715206ee694f223112e30">__attribute__</a>((interrupt(&quot;FIQ&quot;))) void id(void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fast IRQ handler function declaration.  <a href="group___a_r_m7___c_o_r_e.html#ga14d1e819dc6e26882fce8ace5e8cfe5c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gad578b42e3b7f6ae06bba75b126d2ebc7">port_init</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port-related initialization code.  <a href="group___a_r_m7___c_o_r_e.html#gad578b42e3b7f6ae06bba75b126d2ebc7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga1cf8b72295ed32b0ca430dd4e8b5f8ee">port_lock</a>()&nbsp;&nbsp;&nbsp;asm volatile (&quot;msr     CPSR_c, #0x9F&quot;)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Kernel-lock action.  <a href="group___a_r_m7___c_o_r_e.html#ga1cf8b72295ed32b0ca430dd4e8b5f8ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gac22869cbf9bc573296c8ec967550352a">port_unlock</a>()&nbsp;&nbsp;&nbsp;asm volatile (&quot;msr     CPSR_c, #0x1F&quot;)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Kernel-unlock action.  <a href="group___a_r_m7___c_o_r_e.html#gac22869cbf9bc573296c8ec967550352a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaf30f212866f3842e35ccb005c68eb5b8">port_lock_from_isr</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Kernel-lock action from an interrupt handler.  <a href="group___a_r_m7___c_o_r_e.html#gaf30f212866f3842e35ccb005c68eb5b8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga6f89abaec40267c95d93cb6d4e519f5a">port_unlock_from_isr</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Kernel-unlock action from an interrupt handler.  <a href="group___a_r_m7___c_o_r_e.html#ga6f89abaec40267c95d93cb6d4e519f5a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga099cf2ed216aa0362bb86b9f47f6aabd">port_disable</a>()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disables all the interrupt sources.  <a href="group___a_r_m7___c_o_r_e.html#ga099cf2ed216aa0362bb86b9f47f6aabd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gab4901a0712df90e25859d8d47f1a8d28">port_suspend</a>()&nbsp;&nbsp;&nbsp;asm volatile (&quot;msr     CPSR_c, #0x9F&quot;)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disables the interrupt sources below kernel-level priority.  <a href="group___a_r_m7___c_o_r_e.html#gab4901a0712df90e25859d8d47f1a8d28"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga712a7d9ffe3c72a3c164ff50c69ab66d">port_enable</a>()&nbsp;&nbsp;&nbsp;asm volatile (&quot;msr     CPSR_c, #0x1F&quot;)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables all the interrupt sources.  <a href="group___a_r_m7___c_o_r_e.html#ga712a7d9ffe3c72a3c164ff50c69ab66d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gacc9d69f00e5be735f0cd4b5af2ec0641">port_switch</a>(ntp, otp)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Performs a context switch between two threads.  <a href="group___a_r_m7___c_o_r_e.html#gacc9d69f00e5be735f0cd4b5af2ec0641"></a><br/></td></tr>
<tr><td colspan="2"><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaddbadbd04757fc134d1d5995055ee778">stkalign_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32 bits stack and memory alignment enforcement.  <a href="group___a_r_m7___c_o_r_e.html#gaddbadbd04757fc134d1d5995055ee778"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef void *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga735acef63faba808a517f820bc81caf5">regarm_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Generic ARM register.  <a href="group___a_r_m7___c_o_r_e.html#ga735acef63faba808a517f820bc81caf5"></a><br/></td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#gaffa627cc34d473a5c1b00810798c1592">port_halt</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_m7___c_o_r_e.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52">_port_thread_start</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start a thread by invoking its work function.  <a href="group___a_r_m7___c_o_r_e.html#ga0ef5f090a97bb3e66c7d9da7c4af3c52"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>ARM7 architecture port macros and structures. </p>
<p>Port related structures and macros. </p>

<p>Definition in file <a class="el" href="ports_2_g_c_c_2_a_r_m7_2chcore_8h_source.html">ports/GCC/ARM7/chcore.h</a>.</p>
</div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Jul 11 13:13:02 2010 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.6.3</small></address>
</body>
</html>
