INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/Studia/II_stopien/8sem/SDUP/Projekt/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/Studia/II_stopien/8sem/SDUP/Projekt/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/Studia/II_stopien/8sem/SDUP/Projekt/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/Studia/II_stopien/8sem/SDUP/Projekt/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:54]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/Studia/II_stopien/8sem/SDUP/Projekt/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:76]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/Studia/II_stopien/8sem/SDUP/Projekt/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:77]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/Studia/II_stopien/8sem/SDUP/Projekt/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
ERROR: [VRFC 10-40] timing control in always_comb/always_latch/always_ff is not allowed [D:/Dokumenty/Pulpit/Studia/II_stopien/8sem/SDUP/Projekt/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv:51]
ERROR: [VRFC 10-2865] module 'RLC_coder_rtl_TB' ignored due to previous errors [D:/Dokumenty/Pulpit/Studia/II_stopien/8sem/SDUP/Projekt/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv:21]
