#! /usr/bin/vvp
:ivl_version "0.9.6 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1edd670 .scope module, "dummy" "dummy" 2 4;
 .timescale 0 0;
v0x1f09fb0_0 .net "clk", 0 0, v0x1edf840_0; 1 drivers
v0x1f0a0c0_0 .net "q0", 0 0, v0x1f097c0_0; 1 drivers
v0x1f0a140_0 .net "q1", 0 0, v0x1f09070_0; 1 drivers
v0x1f0a1c0_0 .net "q2", 0 0, v0x1f08860_0; 1 drivers
v0x1f0a240_0 .net "q3", 0 0, v0x1f080d0_0; 1 drivers
v0x1f0a350_0 .net "reset", 0 0, v0x1f07b90_0; 1 drivers
S_0x1f07c70 .scope module, "ripple" "RIPPLE_COUNT" 2 8, 3 10, S_0x1edd670;
 .timescale 0 0;
v0x1f08ca0_0 .alias "clock", 0 0, v0x1f09fb0_0;
v0x1f09cc0_0 .alias "q0", 0 0, v0x1f0a0c0_0;
v0x1f09d40_0 .alias "q1", 0 0, v0x1f0a140_0;
v0x1f09dc0_0 .alias "q2", 0 0, v0x1f0a1c0_0;
v0x1f09e70_0 .alias "q3", 0 0, v0x1f0a240_0;
v0x1f09ef0_0 .alias "reset", 0 0, v0x1f0a350_0;
S_0x1f09460 .scope module, "U1" "T_FF" 3 39, 4 4, S_0x1f07c70;
 .timescale 0 0;
L_0x1f0a410 .functor NOT 1, v0x1f097c0_0, C4<0>, C4<0>, C4<0>;
v0x1f098f0_0 .alias "clock_", 0 0, v0x1f09fb0_0;
v0x1f09970_0 .net "d", 0 0, L_0x1f0a410; 1 drivers
v0x1f099f0_0 .alias "q_", 0 0, v0x1f0a0c0_0;
v0x1f09b00_0 .alias "reset_", 0 0, v0x1f0a350_0;
S_0x1f09550 .scope module, "dff0" "D_FF" 4 11, 5 4, S_0x1f09460;
 .timescale 0 0;
v0x1f09670_0 .alias "clk", 0 0, v0x1f09fb0_0;
v0x1f09740_0 .alias "d", 0 0, v0x1f09970_0;
v0x1f097c0_0 .var "q", 0 0;
v0x1f09840_0 .alias "reset", 0 0, v0x1f0a350_0;
E_0x1f09640/0 .event negedge, v0x1edf840_0;
E_0x1f09640/1 .event posedge, v0x1f07b90_0;
E_0x1f09640 .event/or E_0x1f09640/0, E_0x1f09640/1;
S_0x1f08d30 .scope module, "U2" "T_FF" 3 45, 4 4, S_0x1f07c70;
 .timescale 0 0;
L_0x1f0a470 .functor NOT 1, v0x1f09070_0, C4<0>, C4<0>, C4<0>;
v0x1f091a0_0 .alias "clock_", 0 0, v0x1f0a0c0_0;
v0x1f09220_0 .net "d", 0 0, L_0x1f0a470; 1 drivers
v0x1f092a0_0 .alias "q_", 0 0, v0x1f0a140_0;
v0x1f093b0_0 .alias "reset_", 0 0, v0x1f0a350_0;
S_0x1f08e20 .scope module, "dff0" "D_FF" 4 11, 5 4, S_0x1f08d30;
 .timescale 0 0;
v0x1f08f40_0 .alias "clk", 0 0, v0x1f0a0c0_0;
v0x1f08ff0_0 .alias "d", 0 0, v0x1f09220_0;
v0x1f09070_0 .var "q", 0 0;
v0x1f090f0_0 .alias "reset", 0 0, v0x1f0a350_0;
E_0x1f08f10/0 .event negedge, v0x1f07900_0;
E_0x1f08f10/1 .event posedge, v0x1f07b90_0;
E_0x1f08f10 .event/or E_0x1f08f10/0, E_0x1f08f10/1;
S_0x1f08550 .scope module, "U3" "T_FF" 3 51, 4 4, S_0x1f07c70;
 .timescale 0 0;
L_0x1f0a510 .functor NOT 1, v0x1f08860_0, C4<0>, C4<0>, C4<0>;
v0x1f08990_0 .alias "clock_", 0 0, v0x1f0a140_0;
v0x1f08a60_0 .net "d", 0 0, L_0x1f0a510; 1 drivers
v0x1f08ae0_0 .alias "q_", 0 0, v0x1f0a1c0_0;
v0x1f08bf0_0 .alias "reset_", 0 0, v0x1f0a350_0;
S_0x1f08640 .scope module, "dff0" "D_FF" 4 11, 5 4, S_0x1f08550;
 .timescale 0 0;
v0x1f08730_0 .alias "clk", 0 0, v0x1f0a140_0;
v0x1f087e0_0 .alias "d", 0 0, v0x1f08a60_0;
v0x1f08860_0 .var "q", 0 0;
v0x1f088e0_0 .alias "reset", 0 0, v0x1f0a350_0;
E_0x1f08230/0 .event negedge, v0x1f079a0_0;
E_0x1f08230/1 .event posedge, v0x1f07b90_0;
E_0x1f08230 .event/or E_0x1f08230/0, E_0x1f08230/1;
S_0x1f07d60 .scope module, "U4" "T_FF" 3 57, 4 4, S_0x1f07c70;
 .timescale 0 0;
L_0x1f0a5b0 .functor NOT 1, v0x1f080d0_0, C4<0>, C4<0>, C4<0>;
v0x1f08260_0 .alias "clock_", 0 0, v0x1f0a1c0_0;
v0x1f08330_0 .net "d", 0 0, L_0x1f0a5b0; 1 drivers
v0x1f083b0_0 .alias "q_", 0 0, v0x1f0a240_0;
v0x1f08480_0 .alias "reset_", 0 0, v0x1f0a350_0;
S_0x1f07e50 .scope module, "dff0" "D_FF" 4 11, 5 4, S_0x1f07d60;
 .timescale 0 0;
v0x1f07f80_0 .alias "clk", 0 0, v0x1f0a1c0_0;
v0x1f08050_0 .alias "d", 0 0, v0x1f08330_0;
v0x1f080d0_0 .var "q", 0 0;
v0x1f08180_0 .alias "reset", 0 0, v0x1f0a350_0;
E_0x1f07ac0/0 .event negedge, v0x1f07a40_0;
E_0x1f07ac0/1 .event posedge, v0x1f07b90_0;
E_0x1f07ac0 .event/or E_0x1f07ac0/0, E_0x1f07ac0/1;
S_0x1edd760 .scope module, "TB1" "T_FF_TESTBENCH" 2 10, 6 3, S_0x1edd670;
 .timescale 0 0;
v0x1edf840_0 .var "clk", 0 0;
v0x1f07900_0 .alias "q0", 0 0, v0x1f0a0c0_0;
v0x1f079a0_0 .alias "q1", 0 0, v0x1f0a140_0;
v0x1f07a40_0 .alias "q2", 0 0, v0x1f0a1c0_0;
v0x1f07af0_0 .alias "q3", 0 0, v0x1f0a240_0;
v0x1f07b90_0 .var "reset", 0 0;
    .scope S_0x1f09550;
T_0 ;
    %wait E_0x1f09640;
    %load/v 8, v0x1f09840_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v0x1f097c0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1f09740_0, 1;
    %set/v v0x1f097c0_0, 8, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1f08e20;
T_1 ;
    %wait E_0x1f08f10;
    %load/v 8, v0x1f090f0_0, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v0x1f09070_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x1f08ff0_0, 1;
    %set/v v0x1f09070_0, 8, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1f08640;
T_2 ;
    %wait E_0x1f08230;
    %load/v 8, v0x1f088e0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v0x1f08860_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x1f087e0_0, 1;
    %set/v v0x1f08860_0, 8, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f07e50;
T_3 ;
    %wait E_0x1f07ac0;
    %load/v 8, v0x1f08180_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v0x1f080d0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x1f08050_0, 1;
    %set/v v0x1f080d0_0, 8, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1edd760;
T_4 ;
    %set/v v0x1edf840_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x1edd760;
T_5 ;
    %delay 5, 0;
    %load/v 8, v0x1edf840_0, 1;
    %inv 8, 1;
    %set/v v0x1edf840_0, 8, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1edd760;
T_6 ;
    %vpi_call 6 18 "$dumpfile", "test.vcd";
    %vpi_call 6 19 "$dumpvars", 1'sb0, S_0x1f07c70;
    %set/v v0x1f07b90_0, 1, 1;
    %delay 10, 0;
    %set/v v0x1f07b90_0, 0, 1;
    %delay 180, 0;
    %set/v v0x1f07b90_0, 1, 1;
    %delay 3, 0;
    %set/v v0x1f07b90_0, 0, 1;
    %delay 30, 0;
    %vpi_call 6 24 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "dummy_test.v";
    "verilog_modules/RIPPLE_COUNT.v";
    "verilog_modules/T_FF.v";
    "verilog_modules/D_FF.v";
    "verilog_modules/T_FF_TESTBENCH.v";
