
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 8.88

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 5.70 fmax = 175.48

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.35 source latency GPR[1][7]$_DFFE_PP_/CLK ^
  -0.37 target latency GPR[0][14]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.12    0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.05    0.07    0.18    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.07    0.00    0.36 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.08    0.34    0.70 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         count[0] (net)
                  0.08    0.00    0.70 ^ _1725_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.05    0.75 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0162_ (net)
                  0.03    0.00    0.75 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.75   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.12    0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.18 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.05    0.07    0.18    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.07    0.00    0.36 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.36   clock reconvergence pessimism
                         -0.04    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[0][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.91    2.91 ^ input external delay
     1    0.00    0.00    0.00    2.91 ^ sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    2.91 ^ input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
    20    0.07    0.69    0.92    3.83 ^ input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.69    0.00    3.83 ^ _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.21    0.25    4.08 v _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.21    0.00    4.08 v _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.09    0.15    4.23 ^ _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.09    0.00    4.23 ^ _0973_/B (sky130_fd_sc_hd__nor2_1)
     4    0.01    0.07    0.09    4.32 v _0973_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0286_ (net)
                  0.07    0.00    4.32 v _1131_/A (sky130_fd_sc_hd__nand2_1)
    10    0.04    0.38    0.30    4.62 ^ _1131_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0423_ (net)
                  0.38    0.00    4.62 ^ _1140_/A (sky130_fd_sc_hd__inv_1)
     7    0.03    0.17    0.24    4.86 v _1140_/Y (sky130_fd_sc_hd__inv_1)
                                         _0429_ (net)
                  0.17    0.00    4.86 v _1229_/A1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.47    0.49    5.35 ^ _1229_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _0514_ (net)
                  0.47    0.00    5.35 ^ _1230_/B1 (sky130_fd_sc_hd__o21ai_0)
     4    0.02    0.29    0.36    5.72 v _1230_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _0010_ (net)
                  0.29    0.00    5.72 v GPR[0][4]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  5.72   data arrival time

                         14.57   14.57   clock core_clock (rise edge)
                          0.00   14.57   clock source latency
     1    0.03    0.00    0.00   14.57 ^ clk (in)
                                         clk (net)
                  0.00    0.00   14.57 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.12    0.18   14.75 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00   14.75 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.05    0.07    0.18   14.93 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.07    0.00   14.93 ^ GPR[0][4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00   14.93   clock reconvergence pessimism
                         -0.34   14.59   library setup time
                                 14.59   data required time
-----------------------------------------------------------------------------
                                 14.59   data required time
                                 -5.72   data arrival time
-----------------------------------------------------------------------------
                                  8.88   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[0][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.91    2.91 ^ input external delay
     1    0.00    0.00    0.00    2.91 ^ sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    2.91 ^ input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
    20    0.07    0.69    0.92    3.83 ^ input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.69    0.00    3.83 ^ _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.21    0.25    4.08 v _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.21    0.00    4.08 v _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.09    0.15    4.23 ^ _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.09    0.00    4.23 ^ _0973_/B (sky130_fd_sc_hd__nor2_1)
     4    0.01    0.07    0.09    4.32 v _0973_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0286_ (net)
                  0.07    0.00    4.32 v _1131_/A (sky130_fd_sc_hd__nand2_1)
    10    0.04    0.38    0.30    4.62 ^ _1131_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0423_ (net)
                  0.38    0.00    4.62 ^ _1140_/A (sky130_fd_sc_hd__inv_1)
     7    0.03    0.17    0.24    4.86 v _1140_/Y (sky130_fd_sc_hd__inv_1)
                                         _0429_ (net)
                  0.17    0.00    4.86 v _1229_/A1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.47    0.49    5.35 ^ _1229_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _0514_ (net)
                  0.47    0.00    5.35 ^ _1230_/B1 (sky130_fd_sc_hd__o21ai_0)
     4    0.02    0.29    0.36    5.72 v _1230_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _0010_ (net)
                  0.29    0.00    5.72 v GPR[0][4]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  5.72   data arrival time

                         14.57   14.57   clock core_clock (rise edge)
                          0.00   14.57   clock source latency
     1    0.03    0.00    0.00   14.57 ^ clk (in)
                                         clk (net)
                  0.00    0.00   14.57 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.12    0.18   14.75 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00   14.75 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.05    0.07    0.18   14.93 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.07    0.00   14.93 ^ GPR[0][4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00   14.93   clock reconvergence pessimism
                         -0.34   14.59   library setup time
                                 14.59   data required time
-----------------------------------------------------------------------------
                                 14.59   data required time
                                 -5.72   data arrival time
-----------------------------------------------------------------------------
                                  8.88   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.8022493124008179

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4953149557113647

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5365

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.016109459102153778

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7647

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: IR[17]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: GPR[0][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.35 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.36 ^ IR[17]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    0.65 v IR[17]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.25    0.91 v place50/X (sky130_fd_sc_hd__buf_4)
   0.47    1.38 ^ _0991_/Y (sky130_fd_sc_hd__inv_2)
   0.11    1.49 v _1112_/Y (sky130_fd_sc_hd__nand2_1)
   0.41    1.89 ^ _1116_/Y (sky130_fd_sc_hd__a32oi_1)
   0.21    2.11 v _1132_/Y (sky130_fd_sc_hd__inv_1)
   0.29    2.40 v _1818_/COUT (sky130_fd_sc_hd__ha_1)
   0.39    2.79 v _1815_/COUT (sky130_fd_sc_hd__fa_1)
   0.07    2.85 ^ _1154_/Y (sky130_fd_sc_hd__inv_1)
   0.09    2.94 v _1155_/Y (sky130_fd_sc_hd__nand2_1)
   0.17    3.12 ^ _1223_/Y (sky130_fd_sc_hd__nand3_1)
   0.07    3.19 v _1226_/Y (sky130_fd_sc_hd__nand2_1)
   0.08    3.27 ^ _1227_/Y (sky130_fd_sc_hd__nand2_1)
   0.04    3.31 v _1228_/Y (sky130_fd_sc_hd__nor2_1)
   0.38    3.68 ^ _1229_/Y (sky130_fd_sc_hd__a2111oi_0)
   0.36    4.05 v _1230_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    4.05 v GPR[0][4]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
           4.05   data arrival time

  14.57   14.57   clock core_clock (rise edge)
   0.00   14.57   clock source latency
   0.00   14.57 ^ clk (in)
   0.18   14.75 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18   14.93 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   14.93 ^ GPR[0][4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00   14.93   clock reconvergence pessimism
  -0.34   14.59   library setup time
          14.59   data required time
---------------------------------------------------------
          14.59   data required time
          -4.05   data arrival time
---------------------------------------------------------
          10.54   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.36 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.34    0.70 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.05    0.75 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.75 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
           0.75   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.35 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.36 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.36   clock reconvergence pessimism
  -0.04    0.31   library hold time
           0.31   data required time
---------------------------------------------------------
           0.31   data required time
          -0.75   data arrival time
---------------------------------------------------------
           0.43   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3577

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3653

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
5.7171

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
8.8754

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
155.243043

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.72e-04   5.56e-06   7.45e-10   2.78e-04  47.1%
Combinational          2.49e-05   5.29e-05   2.57e-09   7.78e-05  13.2%
Clock                  1.21e-04   1.13e-04   1.43e-10   2.34e-04  39.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.18e-04   1.72e-04   3.46e-09   5.90e-04 100.0%
                          70.9%      29.1%       0.0%
