

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_16_1_proc'
================================================================
* Date:           Tue Aug  2 23:46:31 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        serialize_nobubbles
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu15eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.829 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       10|  10.000 ns|  0.100 us|    1|   10|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_16_1  |        2|        8|         3|          1|          1|  1 ~ 7|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      56|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      65|    -|
|Register         |        -|     -|      14|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      14|     121|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1488|  3528|  682560|  341280|  112|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_fu_91_p2                 |         +|   0|  0|  10|           3|           1|
    |icmp_ln16_1_fu_80_p2       |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln16_fu_101_p2        |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  56|          70|          38|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  20|          4|    1|          4|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |ap_phi_mux_i4_phi_fu_73_p4  |   9|          2|    3|          6|
    |i4_reg_69                   |   9|          2|    3|          6|
    |output_r_TDATA_blk_n        |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  65|         14|   10|         22|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |  1|   0|    1|          0|
    |i4_reg_69                |  3|   0|    3|          0|
    |i_reg_120                |  3|   0|    3|          0|
    |icmp_ln16_reg_125        |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 14|   0|   14|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_16_1_proc|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_16_1_proc|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_16_1_proc|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_16_1_proc|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_16_1_proc|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_16_1_proc|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_16_1_proc|  return value|
|p_read                 |   in|   32|     ap_none|                     p_read|        scalar|
|tmp_elements_address0  |  out|    3|   ap_memory|               tmp_elements|         array|
|tmp_elements_ce0       |  out|    1|   ap_memory|               tmp_elements|         array|
|tmp_elements_q0        |   in|   32|   ap_memory|               tmp_elements|         array|
|output_r_TDATA         |  out|   32|        axis|                   output_r|       pointer|
|output_r_TVALID        |  out|    1|        axis|                   output_r|       pointer|
|output_r_TREADY        |   in|    1|        axis|                   output_r|       pointer|
+-----------------------+-----+-----+------------+---------------------------+--------------+

