<<<<<<< HEAD
# ç™½é»’VGAã‚°ãƒ©ãƒ•ã‚£ãƒƒã‚¯ãƒœãƒ¼ãƒ‰ å®Ÿè£…ã‚¬ã‚¤ãƒ‰

## ğŸ“Œ æ¦‚è¦
FPGAã¨ãƒ–ãƒ¬ãƒƒãƒ‰ãƒœãƒ¼ãƒ‰ã‚’ä½¿ç”¨ã—ã¦ã€ç™½é»’VGAå‡ºåŠ›ï¼ˆ640x480@60Hzï¼‰ã‚’å®Ÿç¾ã—ã¾ã™ã€‚

---

## ğŸ”§ å¿…è¦ãªéƒ¨å“

### FPGAå´
- FPGAé–‹ç™ºãƒœãƒ¼ãƒ‰ï¼ˆ50MHzä»¥ä¸Šã®ã‚¯ãƒ­ãƒƒã‚¯æ¨å¥¨ï¼‰
  - ä¾‹ï¼šAltera/Intel DE0, DE1, Cyclone II/IV/V
  - Xilinx Spartan, Artix ã‚·ãƒªãƒ¼ã‚º ãªã©
- USBãƒ—ãƒ­ã‚°ãƒ©ãƒï¼ˆãƒœãƒ¼ãƒ‰ä»˜å±ï¼‰

### ãƒ–ãƒ¬ãƒƒãƒ‰ãƒœãƒ¼ãƒ‰å›è·¯
- ãƒ–ãƒ¬ãƒƒãƒ‰ãƒœãƒ¼ãƒ‰ Ã— 1
- VGAã‚³ãƒã‚¯ã‚¿ï¼ˆãƒ¡ã‚¹ï¼‰ Ã— 1
- æŠµæŠ— 270Î© Ã— 3æœ¬ï¼ˆç™½é»’ã®å ´åˆã€1æœ¬ã§ã‚‚å¯ï¼‰
- ã‚¸ãƒ£ãƒ³ãƒ‘ãƒ¼ç·š

### ãã®ä»–
- VGAã‚±ãƒ¼ãƒ–ãƒ«
- VGAãƒ¢ãƒ‹ã‚¿ãƒ¼ï¼ˆ640x480å¯¾å¿œï¼‰

---

## ğŸ”Œ é…ç·šå›³

```
ã€FPGAã€‘              ã€ãƒ–ãƒ¬ãƒƒãƒ‰ãƒœãƒ¼ãƒ‰ã€‘         ã€VGAã‚³ãƒã‚¯ã‚¿ã€‘
                                               
HSYNC ãƒ”ãƒ³ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Pin 13 (HSYNC)
VSYNC ãƒ”ãƒ³ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Pin 14 (VSYNC)
VIDEO ãƒ”ãƒ³ â”€â”€â”€â”¬â”€[270Î©]â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Pin 1  (RED)
              â”œâ”€[270Î©]â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Pin 2  (GREEN)  
              â””â”€[270Î©]â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Pin 3  (BLUE)
GND â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Pin 5,6,7,8,10 (GND)
```

### VGAã‚³ãƒã‚¯ã‚¿ã®ãƒ”ãƒ³é…ç½®
```
  5  4  3  2  1
   10 9  8  7  6
   15 14 13 12 11

Pin 1  = RED
Pin 2  = GREEN
Pin 3  = BLUE
Pin 5  = GND (RED)
Pin 6  = GND (RED)
Pin 7  = GND (GREEN)
Pin 8  = GND (BLUE)
Pin 10 = GND (SYNC)
Pin 13 = HSYNC
Pin 14 = VSYNC
```

---

## âš™ï¸ å®Ÿè£…æ‰‹é †

### 1. FPGAã®ã‚¯ãƒ­ãƒƒã‚¯å‘¨æ³¢æ•°ã‚’ç¢ºèª
ãŠä½¿ã„ã®FPGAãƒœãƒ¼ãƒ‰ã®ã‚¯ãƒ­ãƒƒã‚¯å‘¨æ³¢æ•°ã‚’ç¢ºèªã—ã¦ãã ã•ã„ã€‚
- 50MHz ã®å ´åˆï¼š`clock_divider.v` ã® `DIVISOR = 2`
- 100MHz ã®å ´åˆï¼š`clock_divider.v` ã® `DIVISOR = 4`

### 2. ãƒ”ãƒ³é…ç½®ã®è¨­å®š
FPGAãƒ„ãƒ¼ãƒ«ï¼ˆQuartus, Vivadoç­‰ï¼‰ã§ãƒ”ãƒ³é…ç½®ã‚’è¨­å®šã—ã¾ã™ã€‚

**ä¾‹ï¼ˆQuartus ã®å ´åˆï¼‰ï¼š**
`VGA_BW.qsf` ãƒ•ã‚¡ã‚¤ãƒ«ã¾ãŸã¯ Pin Planner ã§è¨­å®š
```
set_location_assignment PIN_XX -to clk
set_location_assignment PIN_XX -to reset_btn
set_location_assignment PIN_XX -to vga_hsync
set_location_assignment PIN_XX -to vga_vsync
set_location_assignment PIN_XX -to vga_r
set_location_assignment PIN_XX -to vga_g
set_location_assignment PIN_XX -to vga_b
```

**é‡è¦**: `PIN_XX` ã¯å®Ÿéš›ã®FPGAãƒœãƒ¼ãƒ‰ã®ãƒ”ãƒ³ç•ªå·ã«ç½®ãæ›ãˆã¦ãã ã•ã„ã€‚

### 3. ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã®ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«
1. FPGAãƒ„ãƒ¼ãƒ«ã§æ–°è¦ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã‚’ä½œæˆ
2. ä»¥ä¸‹ã®ãƒ•ã‚¡ã‚¤ãƒ«ã‚’è¿½åŠ ï¼š
   - `VGA_BW_top.v`ï¼ˆãƒˆãƒƒãƒ—ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ï¼‰
   - `VGA_BW_simple.v`
   - `clock_divider.v`
3. ãƒˆãƒƒãƒ—ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã‚’ `VGA_BW_top` ã«è¨­å®š
4. ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«å®Ÿè¡Œ

### 4. ãƒ–ãƒ¬ãƒƒãƒ‰ãƒœãƒ¼ãƒ‰é…ç·š
1. VGAã‚³ãƒã‚¯ã‚¿ã‚’ãƒ–ãƒ¬ãƒƒãƒ‰ãƒœãƒ¼ãƒ‰ã«å›ºå®š
2. æŠµæŠ—ï¼ˆ270Î©ï¼‰ã‚’é…ç·š
3. FPGAã®å‡ºåŠ›ãƒ”ãƒ³ã‹ã‚‰é…ç·š
4. GNDã‚’å¿…ãšæ¥ç¶šï¼ˆé‡è¦ï¼ï¼‰

### 5. FPGAã«æ›¸ãè¾¼ã¿
ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«å¾Œã€FPGAã«æ›¸ãè¾¼ã¿ã¾ã™ã€‚

### 6. ãƒ¢ãƒ‹ã‚¿ãƒ¼æ¥ç¶š
VGAã‚±ãƒ¼ãƒ–ãƒ«ã§ãƒ¢ãƒ‹ã‚¿ãƒ¼ã¨æ¥ç¶šã—ã€é›»æºã‚’å…¥ã‚Œã¾ã™ã€‚

---

## ğŸ¨ ãƒ†ã‚¹ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³

`VGA_BW_simple.v` ã® `always @(posedge clk_25mhz)` ãƒ–ãƒ­ãƒƒã‚¯å†…ã§ã€
ãƒ‘ã‚¿ãƒ¼ãƒ³ã‚’å¤‰æ›´ã§ãã¾ã™ï¼š

```verilog
// å¸‚æ¾æ¨¡æ§˜ï¼ˆãƒ‡ãƒ•ã‚©ãƒ«ãƒˆï¼‰
video <= h_count[5] ^ v_count[5];

// å…¨ç”»é¢ç™½
video <= 1;

// å·¦åŠåˆ†ç™½ã€å³åŠåˆ†é»’
video <= (h_count < 320);

// ä¸ŠåŠåˆ†ç™½ã€ä¸‹åŠåˆ†é»’
video <= (v_count < 240);

// ç¸¦ç¸
video <= h_count[4];

// æ¨ªç¸
video <= v_count[4];
```

---

## ğŸ› ãƒˆãƒ©ãƒ–ãƒ«ã‚·ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°

### ç”»é¢ãŒæ˜ ã‚‰ãªã„
1. **ã‚¯ãƒ­ãƒƒã‚¯å‘¨æ³¢æ•°ã‚’ç¢ºèª**
   - 25MHzã«ãªã£ã¦ã„ã‚‹ã‹ç¢ºèª
   - åˆ†å‘¨æ¯”ã‚’èª¿æ•´

2. **ãƒ”ãƒ³é…ç½®ã‚’ç¢ºèª**
   - HSYNC, VSYNC ãŒæ­£ã—ã„ãƒ”ãƒ³ã«æ¥ç¶šã•ã‚Œã¦ã„ã‚‹ã‹
   - ãƒœãƒ¼ãƒ‰ä»•æ§˜æ›¸ã¨ç…§ã‚‰ã—åˆã‚ã›ã‚‹

3. **é…ç·šã‚’ç¢ºèª**
   - GNDãŒæ¥ç¶šã•ã‚Œã¦ã„ã‚‹ã‹ï¼ˆæœ€é‡è¦ï¼ï¼‰
   - æŠµæŠ—å€¤ã¯é©åˆ‡ã‹ï¼ˆ270Î©ï½470Î©ï¼‰

4. **ãƒ¢ãƒ‹ã‚¿ãƒ¼ã®å¯¾å¿œè§£åƒåº¦ã‚’ç¢ºèª**
   - 640x480@60Hz ã«å¯¾å¿œã—ã¦ã„ã‚‹ã‹

### ç”»é¢ãŒä¹±ã‚Œã‚‹
- ã‚¯ãƒ­ãƒƒã‚¯å‘¨æ³¢æ•°ã®ã‚ºãƒ¬
  - 25.175MHzãŒç†æƒ³ã ãŒã€25MHzã§ã‚‚å‹•ä½œã™ã‚‹ã¯ãš
- é…ç·šã®ãƒã‚¤ã‚º
  - ã‚¸ãƒ£ãƒ³ãƒ‘ãƒ¼ç·šã‚’çŸ­ãã™ã‚‹
  - GNDã‚’ç¢ºå®Ÿã«æ¥ç¶š

### è‰²ãŒãŠã‹ã—ã„
- ç™½é»’ãªã®ã«è‰²ãŒå‡ºã‚‹ â†’ å•é¡Œãªã—ï¼ˆãƒ¢ãƒ‹ã‚¿ãƒ¼ã«ã‚ˆã£ã¦ã¯è‰²ãŒä»˜ãï¼‰
- æš—ã„ â†’ æŠµæŠ—å€¤ã‚’å°ã•ãã™ã‚‹ï¼ˆ270Î© â†’ 75Î©ï¼‰

---

## ğŸ“Š ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³

å‹•ä½œç¢ºèªã«ã¯ `VGA_testbench.v` ã‚’ä½¿ç”¨ã—ã¦ãã ã•ã„ã€‚

```bash
# Icarus Verilog ã®ä¾‹
iverilog -o vga_test VGA_testbench.v VGA_BW_simple.v
vvp vga_test
gtkwave vga_test.vcd
```

æ³¢å½¢ã§ç¢ºèªã™ã¹ãç‚¹ï¼š
- HSYNCå‘¨æœŸï¼š31.77Î¼sï¼ˆ800ãƒ”ã‚¯ã‚»ãƒ« @ 25MHzï¼‰
- VSYNCå‘¨æœŸï¼š16.68msï¼ˆ525ãƒ©ã‚¤ãƒ³ï¼‰
- VIDEOä¿¡å·ãŒè¡¨ç¤ºæœŸé–“ä¸­ã ã‘ã‚¢ã‚¯ãƒ†ã‚£ãƒ–

---

## ğŸš€ æ¬¡ã®ã‚¹ãƒ†ãƒƒãƒ—

ç™½é»’VGAãŒå‹•ä½œã—ãŸã‚‰ã€ä»¥ä¸‹ã«ãƒãƒ£ãƒ¬ãƒ³ã‚¸ï¼š

1. **ã‚«ãƒ©ãƒ¼å¯¾å¿œ**
   - R, G, B ã‚’å€‹åˆ¥ã«åˆ¶å¾¡
   - å„è‰²2ãƒ“ãƒƒãƒˆï¼ˆè¨ˆ8è‰²ï¼‰ã¾ãŸã¯3ãƒ“ãƒƒãƒˆï¼ˆè¨ˆ512è‰²ï¼‰

2. **ãƒ•ãƒ¬ãƒ¼ãƒ ãƒãƒƒãƒ•ã‚¡**
   - FPGAå†…è”µãƒ¡ãƒ¢ãƒªï¼ˆBRAMï¼‰ã‚’ä½¿ç”¨
   - ç”»åƒãƒ‡ãƒ¼ã‚¿ã‚’ä¿å­˜ãƒ»è¡¨ç¤º

3. **ã‚¹ãƒ—ãƒ©ã‚¤ãƒˆè¡¨ç¤º**
   - ã‚­ãƒ£ãƒ©ã‚¯ã‚¿ã‚„ã‚¢ã‚¤ã‚³ãƒ³ã‚’è¡¨ç¤º

4. **PCã‹ã‚‰ã®ç”»åƒè»¢é€**
   - UART/SPIã§ç”»åƒãƒ‡ãƒ¼ã‚¿ã‚’é€ä¿¡

---

## ğŸ“– å‚è€ƒè³‡æ–™

- [VGA Timing](http://tinyvga.com/vga-timing/640x480@60Hz)
- VGAã‚¿ã‚¤ãƒŸãƒ³ã‚°è¨ˆç®—æ©Ÿï¼šhttp://www.tinyvga.com/vga-timing
- ãŠä½¿ã„ã®FPGAãƒœãƒ¼ãƒ‰ã®ãƒ¦ãƒ¼ã‚¶ãƒ¼ãƒãƒ‹ãƒ¥ã‚¢ãƒ«

---

**ä½œæˆæ—¥**: 2026-01-14
**å¯¾è±¡**: FPGAã¨ãƒ–ãƒ¬ãƒƒãƒ‰ãƒœãƒ¼ãƒ‰ã«ã‚ˆã‚‹ç™½é»’VGAå‡ºåŠ›
=======
# ç™½é»’VGAã‚°ãƒ©ãƒ•ã‚£ãƒƒã‚¯ãƒœãƒ¼ãƒ‰ å®Ÿè£…ã‚¬ã‚¤ãƒ‰

## ğŸ“Œ æ¦‚è¦
FPGAã¨ãƒ–ãƒ¬ãƒƒãƒ‰ãƒœãƒ¼ãƒ‰ã‚’ä½¿ç”¨ã—ã¦ã€ç™½é»’VGAå‡ºåŠ›ï¼ˆ640x480@60Hzï¼‰ã‚’å®Ÿç¾ã—ã¾ã™ã€‚

---

## ğŸ”§ å¿…è¦ãªéƒ¨å“

### FPGAå´
- FPGAé–‹ç™ºãƒœãƒ¼ãƒ‰ï¼ˆ50MHzä»¥ä¸Šã®ã‚¯ãƒ­ãƒƒã‚¯æ¨å¥¨ï¼‰
  - ä¾‹ï¼šAltera/Intel DE0, DE1, Cyclone II/IV/V
  - Xilinx Spartan, Artix ã‚·ãƒªãƒ¼ã‚º ãªã©
- USBãƒ—ãƒ­ã‚°ãƒ©ãƒï¼ˆãƒœãƒ¼ãƒ‰ä»˜å±ï¼‰

### ãƒ–ãƒ¬ãƒƒãƒ‰ãƒœãƒ¼ãƒ‰å›è·¯
- ãƒ–ãƒ¬ãƒƒãƒ‰ãƒœãƒ¼ãƒ‰ Ã— 1
- VGAã‚³ãƒã‚¯ã‚¿ï¼ˆãƒ¡ã‚¹ï¼‰ Ã— 1
- æŠµæŠ— 270Î© Ã— 3æœ¬ï¼ˆç™½é»’ã®å ´åˆã€1æœ¬ã§ã‚‚å¯ï¼‰
- ã‚¸ãƒ£ãƒ³ãƒ‘ãƒ¼ç·š

### ãã®ä»–
- VGAã‚±ãƒ¼ãƒ–ãƒ«
- VGAãƒ¢ãƒ‹ã‚¿ãƒ¼ï¼ˆ640x480å¯¾å¿œï¼‰

---

## ğŸ”Œ é…ç·šå›³

```
ã€FPGAã€‘              ã€ãƒ–ãƒ¬ãƒƒãƒ‰ãƒœãƒ¼ãƒ‰ã€‘         ã€VGAã‚³ãƒã‚¯ã‚¿ã€‘
                                               
HSYNC ãƒ”ãƒ³ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Pin 13 (HSYNC)
VSYNC ãƒ”ãƒ³ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Pin 14 (VSYNC)
VIDEO ãƒ”ãƒ³ â”€â”€â”€â”¬â”€[270Î©]â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Pin 1  (RED)
              â”œâ”€[270Î©]â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Pin 2  (GREEN)  
              â””â”€[270Î©]â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Pin 3  (BLUE)
GND â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Pin 5,6,7,8,10 (GND)
```

### VGAã‚³ãƒã‚¯ã‚¿ã®ãƒ”ãƒ³é…ç½®
```
  5  4  3  2  1
   10 9  8  7  6
   15 14 13 12 11

Pin 1  = RED
Pin 2  = GREEN
Pin 3  = BLUE
Pin 5  = GND (RED)
Pin 6  = GND (RED)
Pin 7  = GND (GREEN)
Pin 8  = GND (BLUE)
Pin 10 = GND (SYNC)
Pin 13 = HSYNC
Pin 14 = VSYNC
```

---

## âš™ï¸ å®Ÿè£…æ‰‹é †

### 1. FPGAã®ã‚¯ãƒ­ãƒƒã‚¯å‘¨æ³¢æ•°ã‚’ç¢ºèª
ãŠä½¿ã„ã®FPGAãƒœãƒ¼ãƒ‰ã®ã‚¯ãƒ­ãƒƒã‚¯å‘¨æ³¢æ•°ã‚’ç¢ºèªã—ã¦ãã ã•ã„ã€‚
- 50MHz ã®å ´åˆï¼š`clock_divider.v` ã® `DIVISOR = 2`
- 100MHz ã®å ´åˆï¼š`clock_divider.v` ã® `DIVISOR = 4`

### 2. ãƒ”ãƒ³é…ç½®ã®è¨­å®š
FPGAãƒ„ãƒ¼ãƒ«ï¼ˆQuartus, Vivadoç­‰ï¼‰ã§ãƒ”ãƒ³é…ç½®ã‚’è¨­å®šã—ã¾ã™ã€‚

**ä¾‹ï¼ˆQuartus ã®å ´åˆï¼‰ï¼š**
`VGA_BW.qsf` ãƒ•ã‚¡ã‚¤ãƒ«ã¾ãŸã¯ Pin Planner ã§è¨­å®š
```
set_location_assignment PIN_XX -to clk
set_location_assignment PIN_XX -to reset_btn
set_location_assignment PIN_XX -to vga_hsync
set_location_assignment PIN_XX -to vga_vsync
set_location_assignment PIN_XX -to vga_r
set_location_assignment PIN_XX -to vga_g
set_location_assignment PIN_XX -to vga_b
```

**é‡è¦**: `PIN_XX` ã¯å®Ÿéš›ã®FPGAãƒœãƒ¼ãƒ‰ã®ãƒ”ãƒ³ç•ªå·ã«ç½®ãæ›ãˆã¦ãã ã•ã„ã€‚

### 3. ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã®ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«
1. FPGAãƒ„ãƒ¼ãƒ«ã§æ–°è¦ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã‚’ä½œæˆ
2. ä»¥ä¸‹ã®ãƒ•ã‚¡ã‚¤ãƒ«ã‚’è¿½åŠ ï¼š
   - `VGA_BW_top.v`ï¼ˆãƒˆãƒƒãƒ—ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ï¼‰
   - `VGA_BW_simple.v`
   - `clock_divider.v`
3. ãƒˆãƒƒãƒ—ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã‚’ `VGA_BW_top` ã«è¨­å®š
4. ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«å®Ÿè¡Œ

### 4. ãƒ–ãƒ¬ãƒƒãƒ‰ãƒœãƒ¼ãƒ‰é…ç·š
1. VGAã‚³ãƒã‚¯ã‚¿ã‚’ãƒ–ãƒ¬ãƒƒãƒ‰ãƒœãƒ¼ãƒ‰ã«å›ºå®š
2. æŠµæŠ—ï¼ˆ270Î©ï¼‰ã‚’é…ç·š
3. FPGAã®å‡ºåŠ›ãƒ”ãƒ³ã‹ã‚‰é…ç·š
4. GNDã‚’å¿…ãšæ¥ç¶šï¼ˆé‡è¦ï¼ï¼‰

### 5. FPGAã«æ›¸ãè¾¼ã¿
ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«å¾Œã€FPGAã«æ›¸ãè¾¼ã¿ã¾ã™ã€‚

### 6. ãƒ¢ãƒ‹ã‚¿ãƒ¼æ¥ç¶š
VGAã‚±ãƒ¼ãƒ–ãƒ«ã§ãƒ¢ãƒ‹ã‚¿ãƒ¼ã¨æ¥ç¶šã—ã€é›»æºã‚’å…¥ã‚Œã¾ã™ã€‚

---

## ğŸ¨ ãƒ†ã‚¹ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³

`VGA_BW_simple.v` ã® `always @(posedge clk_25mhz)` ãƒ–ãƒ­ãƒƒã‚¯å†…ã§ã€
ãƒ‘ã‚¿ãƒ¼ãƒ³ã‚’å¤‰æ›´ã§ãã¾ã™ï¼š

```verilog
// å¸‚æ¾æ¨¡æ§˜ï¼ˆãƒ‡ãƒ•ã‚©ãƒ«ãƒˆï¼‰
video <= h_count[5] ^ v_count[5];

// å…¨ç”»é¢ç™½
video <= 1;

// å·¦åŠåˆ†ç™½ã€å³åŠåˆ†é»’
video <= (h_count < 320);

// ä¸ŠåŠåˆ†ç™½ã€ä¸‹åŠåˆ†é»’
video <= (v_count < 240);

// ç¸¦ç¸
video <= h_count[4];

// æ¨ªç¸
video <= v_count[4];
```

---

## ğŸ› ãƒˆãƒ©ãƒ–ãƒ«ã‚·ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°

### ç”»é¢ãŒæ˜ ã‚‰ãªã„
1. **ã‚¯ãƒ­ãƒƒã‚¯å‘¨æ³¢æ•°ã‚’ç¢ºèª**
   - 25MHzã«ãªã£ã¦ã„ã‚‹ã‹ç¢ºèª
   - åˆ†å‘¨æ¯”ã‚’èª¿æ•´

2. **ãƒ”ãƒ³é…ç½®ã‚’ç¢ºèª**
   - HSYNC, VSYNC ãŒæ­£ã—ã„ãƒ”ãƒ³ã«æ¥ç¶šã•ã‚Œã¦ã„ã‚‹ã‹
   - ãƒœãƒ¼ãƒ‰ä»•æ§˜æ›¸ã¨ç…§ã‚‰ã—åˆã‚ã›ã‚‹

3. **é…ç·šã‚’ç¢ºèª**
   - GNDãŒæ¥ç¶šã•ã‚Œã¦ã„ã‚‹ã‹ï¼ˆæœ€é‡è¦ï¼ï¼‰
   - æŠµæŠ—å€¤ã¯é©åˆ‡ã‹ï¼ˆ270Î©ï½470Î©ï¼‰

4. **ãƒ¢ãƒ‹ã‚¿ãƒ¼ã®å¯¾å¿œè§£åƒåº¦ã‚’ç¢ºèª**
   - 640x480@60Hz ã«å¯¾å¿œã—ã¦ã„ã‚‹ã‹

### ç”»é¢ãŒä¹±ã‚Œã‚‹
- ã‚¯ãƒ­ãƒƒã‚¯å‘¨æ³¢æ•°ã®ã‚ºãƒ¬
  - 25.175MHzãŒç†æƒ³ã ãŒã€25MHzã§ã‚‚å‹•ä½œã™ã‚‹ã¯ãš
- é…ç·šã®ãƒã‚¤ã‚º
  - ã‚¸ãƒ£ãƒ³ãƒ‘ãƒ¼ç·šã‚’çŸ­ãã™ã‚‹
  - GNDã‚’ç¢ºå®Ÿã«æ¥ç¶š

### è‰²ãŒãŠã‹ã—ã„
- ç™½é»’ãªã®ã«è‰²ãŒå‡ºã‚‹ â†’ å•é¡Œãªã—ï¼ˆãƒ¢ãƒ‹ã‚¿ãƒ¼ã«ã‚ˆã£ã¦ã¯è‰²ãŒä»˜ãï¼‰
- æš—ã„ â†’ æŠµæŠ—å€¤ã‚’å°ã•ãã™ã‚‹ï¼ˆ270Î© â†’ 75Î©ï¼‰

---

## ğŸ“Š ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³

å‹•ä½œç¢ºèªã«ã¯ `VGA_testbench.v` ã‚’ä½¿ç”¨ã—ã¦ãã ã•ã„ã€‚

```bash
# Icarus Verilog ã®ä¾‹
iverilog -o vga_test VGA_testbench.v VGA_BW_simple.v
vvp vga_test
gtkwave vga_test.vcd
```

æ³¢å½¢ã§ç¢ºèªã™ã¹ãç‚¹ï¼š
- HSYNCå‘¨æœŸï¼š31.77Î¼sï¼ˆ800ãƒ”ã‚¯ã‚»ãƒ« @ 25MHzï¼‰
- VSYNCå‘¨æœŸï¼š16.68msï¼ˆ525ãƒ©ã‚¤ãƒ³ï¼‰
- VIDEOä¿¡å·ãŒè¡¨ç¤ºæœŸé–“ä¸­ã ã‘ã‚¢ã‚¯ãƒ†ã‚£ãƒ–

---

## ğŸš€ æ¬¡ã®ã‚¹ãƒ†ãƒƒãƒ—

ç™½é»’VGAãŒå‹•ä½œã—ãŸã‚‰ã€ä»¥ä¸‹ã«ãƒãƒ£ãƒ¬ãƒ³ã‚¸ï¼š

1. **ã‚«ãƒ©ãƒ¼å¯¾å¿œ**
   - R, G, B ã‚’å€‹åˆ¥ã«åˆ¶å¾¡
   - å„è‰²2ãƒ“ãƒƒãƒˆï¼ˆè¨ˆ8è‰²ï¼‰ã¾ãŸã¯3ãƒ“ãƒƒãƒˆï¼ˆè¨ˆ512è‰²ï¼‰

2. **ãƒ•ãƒ¬ãƒ¼ãƒ ãƒãƒƒãƒ•ã‚¡**
   - FPGAå†…è”µãƒ¡ãƒ¢ãƒªï¼ˆBRAMï¼‰ã‚’ä½¿ç”¨
   - ç”»åƒãƒ‡ãƒ¼ã‚¿ã‚’ä¿å­˜ãƒ»è¡¨ç¤º

3. **ã‚¹ãƒ—ãƒ©ã‚¤ãƒˆè¡¨ç¤º**
   - ã‚­ãƒ£ãƒ©ã‚¯ã‚¿ã‚„ã‚¢ã‚¤ã‚³ãƒ³ã‚’è¡¨ç¤º

4. **PCã‹ã‚‰ã®ç”»åƒè»¢é€**
   - UART/SPIã§ç”»åƒãƒ‡ãƒ¼ã‚¿ã‚’é€ä¿¡

---

## ğŸ“– å‚è€ƒè³‡æ–™

- [VGA Timing](http://tinyvga.com/vga-timing/640x480@60Hz)
- VGAã‚¿ã‚¤ãƒŸãƒ³ã‚°è¨ˆç®—æ©Ÿï¼šhttp://www.tinyvga.com/vga-timing
- ãŠä½¿ã„ã®FPGAãƒœãƒ¼ãƒ‰ã®ãƒ¦ãƒ¼ã‚¶ãƒ¼ãƒãƒ‹ãƒ¥ã‚¢ãƒ«

---

**ä½œæˆæ—¥**: 2026-01-14
**å¯¾è±¡**: FPGAã¨ãƒ–ãƒ¬ãƒƒãƒ‰ãƒœãƒ¼ãƒ‰ã«ã‚ˆã‚‹ç™½é»’VGAå‡ºåŠ›
>>>>>>> 9b86ef5252bc81feb1d19c35b1a9342121c0b85e
