0.7
2020.2
May 22 2024
19:03:11
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/imports/new/case_i_ns_tb.vhd,1734889712,vhdl,,,,case_i_ns_tb,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/case_escaleras_tb.vhd,1734888560,vhdl,,,,case_escaleras_tb,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/case_tcy_tb.vhd,1735124236,vhdl,,,,case_tcy_tb,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/caso_fullh_tb.vhd,1734981270,vhdl,,,,caso_fullh_tb,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/caso_magico_tb.vhd,1734892025,vhdl,,,,caso_magico_tb,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/caso_turnos_tb.vhd,1734968971,vhdl,,,,caso_turnos_tb,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/caso_yahtz_tb.vhd,1734971125,vhdl,,,,caso_yahtz_tb,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/demux_tb.vhd,1734808603,vhdl,,,,tb_demux,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/filtro_retraso_boton_tb.vhd,1735156770,vhdl,,,,filtro_retraso_boton_tb,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/punt_glob_tb.vhd,1735160324,vhdl,,,,punt_glob_tb,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/punt_total_tb.vhd,1735154197,vhdl,,,,punt_total_tb,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/imports/new/case_escaleras.vhd,1734888570,vhdl,,,,case_escaleras,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/imports/new/case_i_ns.vhd,1734888573,vhdl,C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/imports/new/punt_glob.vhd,,,case_i_ns,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/imports/new/case_tcy.vhd,1734888151,vhdl,C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/case_tcy_tb.vhd,,,case_tcy,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/imports/new/conversion_datos.vhd,1734874476,vhdl,C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/punt_glob_tb.vhd;C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/imports/new/case_i_ns.vhd;C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/imports/new/punt_glob.vhd,,,tiposcomunes,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/imports/new/entid_glob_lista.vhd,1734525591,vhdl,,,,entid_glob_lista,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/imports/new/punt_glob.vhd,1735158212,vhdl,C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/punt_glob_tb.vhd,,,punt_glob,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/imports/new/select_case.vhd,1734525860,vhdl,,,,select_case,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/case_tcy_prueba.vhd,1735123561,vhdl,C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/case_tcy_tb.vhd,,,case_tcy_prueba,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/caso_fullh.vhd,1734980927,vhdl,,,,caso_fullh,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/caso_magico.vhd,1734892065,vhdl,C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/caso_magico_tb.vhd,,,caso_magico,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/caso_turnos.vhd,1734968999,vhdl,,,,caso_turnos,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/caso_yahtz.vhd,1735067553,vhdl,,,,caso_yahtz,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/demux.vhd,1734803809,vhdl,C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/demux_tb.vhd,,,demux,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/filtro_retraso_boton.vhd,1735156770,vhdl,C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/filtro_retraso_boton_tb.vhd,,,filtro_retraso_boton,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/punt_total.vhd,1735158219,vhdl,,,,punt_total,,,,,,,,
C:/Users/usuario/Github/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/punt_total_prueba.vhd,1735153547,vhdl,,,,punt_total_prueba,,,,,,,,
