<stg><name>load64</name>


<trans_list>

<trans id="308" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %x_offset_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %x_offset)

]]></Node>
<StgValue><ssdm name="x_offset_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="9">
<![CDATA[
:1  %tmp_8 = trunc i9 %x_offset_read to i8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="12" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %newIndex1 = urem i8 %tmp_8, 50

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:20  %sum_1 = add i8 1, %tmp_8

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="12" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %newIndex2 = urem i8 %sum_1, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="11" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %newIndex1 = urem i8 %tmp_8, 50

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="11" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %newIndex2 = urem i8 %sum_1, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:39  %sum_2 = add i8 2, %tmp_8

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="12" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %newIndex3 = urem i8 %sum_2, 50

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:58  %sum_3 = add i8 3, %tmp_8

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="12" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:64  %newIndex4 = urem i8 %sum_3, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="10" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %newIndex1 = urem i8 %tmp_8, 50

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="10" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %newIndex2 = urem i8 %sum_1, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="11" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %newIndex3 = urem i8 %sum_2, 50

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="11" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:64  %newIndex4 = urem i8 %sum_3, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:77  %sum_4 = add i8 4, %tmp_8

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="12" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:83  %newIndex5 = urem i8 %sum_4, 50

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:96  %sum_5 = add i8 5, %tmp_8

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="12" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:102  %newIndex6 = urem i8 %sum_5, 50

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="9" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %newIndex1 = urem i8 %tmp_8, 50

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="9" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %newIndex2 = urem i8 %sum_1, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="10" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %newIndex3 = urem i8 %sum_2, 50

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="10" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:64  %newIndex4 = urem i8 %sum_3, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="11" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:83  %newIndex5 = urem i8 %sum_4, 50

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="11" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:102  %newIndex6 = urem i8 %sum_5, 50

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:115  %sum_6 = add i8 6, %tmp_8

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="12" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:121  %newIndex8 = urem i8 %sum_6, 50

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:134  %sum_7 = add i8 7, %tmp_8

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="12" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:140  %newIndex = urem i8 %sum_7, 50

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="8" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %newIndex1 = urem i8 %tmp_8, 50

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="8" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %newIndex2 = urem i8 %sum_1, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="9" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %newIndex3 = urem i8 %sum_2, 50

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="9" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:64  %newIndex4 = urem i8 %sum_3, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="10" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:83  %newIndex5 = urem i8 %sum_4, 50

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="10" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:102  %newIndex6 = urem i8 %sum_5, 50

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="11" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:121  %newIndex8 = urem i8 %sum_6, 50

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="11" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:140  %newIndex = urem i8 %sum_7, 50

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="7" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %newIndex1 = urem i8 %tmp_8, 50

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="7" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %newIndex2 = urem i8 %sum_1, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="8" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %newIndex3 = urem i8 %sum_2, 50

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="8" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:64  %newIndex4 = urem i8 %sum_3, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="9" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:83  %newIndex5 = urem i8 %sum_4, 50

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="9" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:102  %newIndex6 = urem i8 %sum_5, 50

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="10" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:121  %newIndex8 = urem i8 %sum_6, 50

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="10" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:140  %newIndex = urem i8 %sum_7, 50

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="6" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %newIndex1 = urem i8 %tmp_8, 50

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="6" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %newIndex2 = urem i8 %sum_1, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="7" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %newIndex3 = urem i8 %sum_2, 50

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="7" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:64  %newIndex4 = urem i8 %sum_3, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="8" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:83  %newIndex5 = urem i8 %sum_4, 50

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="8" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:102  %newIndex6 = urem i8 %sum_5, 50

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="9" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:121  %newIndex8 = urem i8 %sum_6, 50

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="9" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:140  %newIndex = urem i8 %sum_7, 50

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="70" st_id="8" stage="5" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %newIndex1 = urem i8 %tmp_8, 50

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="5" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %newIndex2 = urem i8 %sum_1, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="6" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %newIndex3 = urem i8 %sum_2, 50

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="6" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:64  %newIndex4 = urem i8 %sum_3, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="7" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:83  %newIndex5 = urem i8 %sum_4, 50

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="7" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:102  %newIndex6 = urem i8 %sum_5, 50

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="8" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:121  %newIndex8 = urem i8 %sum_6, 50

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="8" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:140  %newIndex = urem i8 %sum_7, 50

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="78" st_id="9" stage="4" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %newIndex1 = urem i8 %tmp_8, 50

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="4" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %newIndex2 = urem i8 %sum_1, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="5" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %newIndex3 = urem i8 %sum_2, 50

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="5" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:64  %newIndex4 = urem i8 %sum_3, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="6" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:83  %newIndex5 = urem i8 %sum_4, 50

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="6" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:102  %newIndex6 = urem i8 %sum_5, 50

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="7" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:121  %newIndex8 = urem i8 %sum_6, 50

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="7" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:140  %newIndex = urem i8 %sum_7, 50

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="86" st_id="10" stage="3" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %newIndex1 = urem i8 %tmp_8, 50

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="3" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %newIndex2 = urem i8 %sum_1, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="4" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %newIndex3 = urem i8 %sum_2, 50

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="4" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:64  %newIndex4 = urem i8 %sum_3, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="5" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:83  %newIndex5 = urem i8 %sum_4, 50

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="5" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:102  %newIndex6 = urem i8 %sum_5, 50

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="6" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:121  %newIndex8 = urem i8 %sum_6, 50

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="6" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:140  %newIndex = urem i8 %sum_7, 50

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="94" st_id="11" stage="2" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %newIndex1 = urem i8 %tmp_8, 50

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="2" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %newIndex2 = urem i8 %sum_1, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="3" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %newIndex3 = urem i8 %sum_2, 50

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="3" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:64  %newIndex4 = urem i8 %sum_3, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="4" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:83  %newIndex5 = urem i8 %sum_4, 50

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="4" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:102  %newIndex6 = urem i8 %sum_5, 50

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="5" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:121  %newIndex8 = urem i8 %sum_6, 50

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="5" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:140  %newIndex = urem i8 %sum_7, 50

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="102" st_id="12" stage="1" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %newIndex1 = urem i8 %tmp_8, 50

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="8">
<![CDATA[
:8  %newIndex1_cast = zext i8 %newIndex1 to i64

]]></Node>
<StgValue><ssdm name="newIndex1_cast"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %x_0_addr = getelementptr [50 x i8]* %x_0, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="x_0_addr"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="6">
<![CDATA[
:10  %x_0_load = load i8* %x_0_addr, align 1

]]></Node>
<StgValue><ssdm name="x_0_load"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %x_1_addr = getelementptr [50 x i1]* %x_1, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="x_1_addr"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="6">
<![CDATA[
:12  %x_1_load = load i1* %x_1_addr, align 1

]]></Node>
<StgValue><ssdm name="x_1_load"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %x_2_addr = getelementptr [50 x i8]* %x_2, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="x_2_addr"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="6">
<![CDATA[
:15  %x_2_load = load i8* %x_2_addr, align 1

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %x_3_addr = getelementptr [50 x i1]* %x_3, i64 0, i64 %newIndex1_cast

]]></Node>
<StgValue><ssdm name="x_3_addr"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="6">
<![CDATA[
:17  %x_3_load = load i1* %x_3_addr, align 1

]]></Node>
<StgValue><ssdm name="x_3_load"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %newIndex2 = urem i8 %sum_1, 50

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="8">
<![CDATA[
:27  %newIndex2_cast = zext i8 %newIndex2 to i64

]]></Node>
<StgValue><ssdm name="newIndex2_cast"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %x_0_addr_1 = getelementptr [50 x i8]* %x_0, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="x_0_addr_1"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="6">
<![CDATA[
:29  %x_0_load_1 = load i8* %x_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="x_0_load_1"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %x_1_addr_1 = getelementptr [50 x i1]* %x_1, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="x_1_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="6">
<![CDATA[
:31  %x_1_load_1 = load i1* %x_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="x_1_load_1"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %x_2_addr_1 = getelementptr [50 x i8]* %x_2, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="x_2_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="6">
<![CDATA[
:34  %x_2_load_1 = load i8* %x_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="x_2_load_1"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %x_3_addr_1 = getelementptr [50 x i1]* %x_3, i64 0, i64 %newIndex2_cast

]]></Node>
<StgValue><ssdm name="x_3_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="6">
<![CDATA[
:36  %x_3_load_1 = load i1* %x_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="x_3_load_1"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="2" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %newIndex3 = urem i8 %sum_2, 50

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="2" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:64  %newIndex4 = urem i8 %sum_3, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="3" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:83  %newIndex5 = urem i8 %sum_4, 50

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="3" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:102  %newIndex6 = urem i8 %sum_5, 50

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="4" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:121  %newIndex8 = urem i8 %sum_6, 50

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="4" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:140  %newIndex = urem i8 %sum_7, 50

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="18" op_0_bw="8">
<![CDATA[
:2  %zext2_cast = zext i8 %tmp_8 to i18

]]></Node>
<StgValue><ssdm name="zext2_cast"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:3  %mul1 = mul i18 328, %zext2_cast

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_9 = call i4 @_ssdm_op_PartSelect.i4.i18.i32.i32(i18 %mul1, i32 14, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="4">
<![CDATA[
:5  %arrayNo1 = sext i4 %tmp_9 to i8

]]></Node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="8">
<![CDATA[
:6  %arrayNo1_cast = zext i8 %arrayNo1 to i64

]]></Node>
<StgValue><ssdm name="arrayNo1_cast"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="6">
<![CDATA[
:10  %x_0_load = load i8* %x_0_addr, align 1

]]></Node>
<StgValue><ssdm name="x_0_load"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="6">
<![CDATA[
:12  %x_1_load = load i1* %x_1_addr, align 1

]]></Node>
<StgValue><ssdm name="x_1_load"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="1">
<![CDATA[
:13  %extLd = zext i1 %x_1_load to i8

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="6">
<![CDATA[
:15  %x_2_load = load i8* %x_2_addr, align 1

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="6">
<![CDATA[
:17  %x_3_load = load i1* %x_3_addr, align 1

]]></Node>
<StgValue><ssdm name="x_3_load"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="1">
<![CDATA[
:18  %extLd1 = zext i1 %x_3_load to i8

]]></Node>
<StgValue><ssdm name="extLd1"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
:19  %tmp = call i8 @_ssdm_op_Mux.ap_auto.4i8.i64(i8 %x_0_load, i8 %extLd, i8 %x_2_load, i8 %extLd1, i64 %arrayNo1_cast)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="18" op_0_bw="8">
<![CDATA[
:21  %zext3_cast = zext i8 %sum_1 to i18

]]></Node>
<StgValue><ssdm name="zext3_cast"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:22  %mul3 = mul i18 328, %zext3_cast

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %tmp_10 = call i4 @_ssdm_op_PartSelect.i4.i18.i32.i32(i18 %mul3, i32 14, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="4">
<![CDATA[
:24  %arrayNo2 = sext i4 %tmp_10 to i8

]]></Node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="8">
<![CDATA[
:25  %arrayNo2_cast = zext i8 %arrayNo2 to i64

]]></Node>
<StgValue><ssdm name="arrayNo2_cast"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="6">
<![CDATA[
:29  %x_0_load_1 = load i8* %x_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="x_0_load_1"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="6">
<![CDATA[
:31  %x_1_load_1 = load i1* %x_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="x_1_load_1"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="1">
<![CDATA[
:32  %extLd3 = zext i1 %x_1_load_1 to i8

]]></Node>
<StgValue><ssdm name="extLd3"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="6">
<![CDATA[
:34  %x_2_load_1 = load i8* %x_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="x_2_load_1"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="6">
<![CDATA[
:36  %x_3_load_1 = load i1* %x_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="x_3_load_1"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="1">
<![CDATA[
:37  %extLd2 = zext i1 %x_3_load_1 to i8

]]></Node>
<StgValue><ssdm name="extLd2"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
:38  %tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i64(i8 %x_0_load_1, i8 %extLd3, i8 %x_2_load_1, i8 %extLd2, i64 %arrayNo2_cast)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %newIndex3 = urem i8 %sum_2, 50

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
:46  %newIndex3_cast = zext i8 %newIndex3 to i64

]]></Node>
<StgValue><ssdm name="newIndex3_cast"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %x_0_addr_2 = getelementptr [50 x i8]* %x_0, i64 0, i64 %newIndex3_cast

]]></Node>
<StgValue><ssdm name="x_0_addr_2"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="6">
<![CDATA[
:48  %x_0_load_2 = load i8* %x_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="x_0_load_2"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %x_1_addr_2 = getelementptr [50 x i1]* %x_1, i64 0, i64 %newIndex3_cast

]]></Node>
<StgValue><ssdm name="x_1_addr_2"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="6">
<![CDATA[
:50  %x_1_load_2 = load i1* %x_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="x_1_load_2"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %x_2_addr_2 = getelementptr [50 x i8]* %x_2, i64 0, i64 %newIndex3_cast

]]></Node>
<StgValue><ssdm name="x_2_addr_2"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="6">
<![CDATA[
:53  %x_2_load_2 = load i8* %x_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="x_2_load_2"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %x_3_addr_2 = getelementptr [50 x i1]* %x_3, i64 0, i64 %newIndex3_cast

]]></Node>
<StgValue><ssdm name="x_3_addr_2"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="6">
<![CDATA[
:55  %x_3_load_2 = load i1* %x_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="x_3_load_2"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:64  %newIndex4 = urem i8 %sum_3, 50

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
:65  %newIndex4_cast = zext i8 %newIndex4 to i64

]]></Node>
<StgValue><ssdm name="newIndex4_cast"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %x_0_addr_3 = getelementptr [50 x i8]* %x_0, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="x_0_addr_3"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="6">
<![CDATA[
:67  %x_0_load_3 = load i8* %x_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="x_0_load_3"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %x_1_addr_3 = getelementptr [50 x i1]* %x_1, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="x_1_addr_3"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="6">
<![CDATA[
:69  %x_1_load_3 = load i1* %x_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="x_1_load_3"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %x_2_addr_3 = getelementptr [50 x i8]* %x_2, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="x_2_addr_3"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="6">
<![CDATA[
:72  %x_2_load_3 = load i8* %x_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="x_2_load_3"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %x_3_addr_3 = getelementptr [50 x i1]* %x_3, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="x_3_addr_3"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="6">
<![CDATA[
:74  %x_3_load_3 = load i1* %x_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="x_3_load_3"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="2" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:83  %newIndex5 = urem i8 %sum_4, 50

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="2" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:102  %newIndex6 = urem i8 %sum_5, 50

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="3" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:121  %newIndex8 = urem i8 %sum_6, 50

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="3" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:140  %newIndex = urem i8 %sum_7, 50

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="8">
<![CDATA[
:40  %zext5_cast = zext i8 %sum_2 to i18

]]></Node>
<StgValue><ssdm name="zext5_cast"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:41  %mul4 = mul i18 328, %zext5_cast

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %tmp_11 = call i4 @_ssdm_op_PartSelect.i4.i18.i32.i32(i18 %mul4, i32 14, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="4">
<![CDATA[
:43  %arrayNo3 = sext i4 %tmp_11 to i8

]]></Node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="8">
<![CDATA[
:44  %arrayNo3_cast = zext i8 %arrayNo3 to i64

]]></Node>
<StgValue><ssdm name="arrayNo3_cast"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="6">
<![CDATA[
:48  %x_0_load_2 = load i8* %x_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="x_0_load_2"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="6">
<![CDATA[
:50  %x_1_load_2 = load i1* %x_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="x_1_load_2"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="1">
<![CDATA[
:51  %extLd4 = zext i1 %x_1_load_2 to i8

]]></Node>
<StgValue><ssdm name="extLd4"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="6">
<![CDATA[
:53  %x_2_load_2 = load i8* %x_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="x_2_load_2"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="6">
<![CDATA[
:55  %x_3_load_2 = load i1* %x_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="x_3_load_2"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="1">
<![CDATA[
:56  %extLd10 = zext i1 %x_3_load_2 to i8

]]></Node>
<StgValue><ssdm name="extLd10"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
:57  %tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i64(i8 %x_0_load_2, i8 %extLd4, i8 %x_2_load_2, i8 %extLd10, i64 %arrayNo3_cast)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="8">
<![CDATA[
:59  %zext6_cast = zext i8 %sum_3 to i18

]]></Node>
<StgValue><ssdm name="zext6_cast"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:60  %mul6 = mul i18 328, %zext6_cast

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:61  %tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i18.i32.i32(i18 %mul6, i32 14, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4">
<![CDATA[
:62  %arrayNo4 = sext i4 %tmp_12 to i8

]]></Node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="8">
<![CDATA[
:63  %arrayNo4_cast = zext i8 %arrayNo4 to i64

]]></Node>
<StgValue><ssdm name="arrayNo4_cast"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="6">
<![CDATA[
:67  %x_0_load_3 = load i8* %x_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="x_0_load_3"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="6">
<![CDATA[
:69  %x_1_load_3 = load i1* %x_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="x_1_load_3"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="1">
<![CDATA[
:70  %extLd5 = zext i1 %x_1_load_3 to i8

]]></Node>
<StgValue><ssdm name="extLd5"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="6">
<![CDATA[
:72  %x_2_load_3 = load i8* %x_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="x_2_load_3"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="6">
<![CDATA[
:74  %x_3_load_3 = load i1* %x_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="x_3_load_3"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="1">
<![CDATA[
:75  %extLd11 = zext i1 %x_3_load_3 to i8

]]></Node>
<StgValue><ssdm name="extLd11"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
:76  %tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i64(i8 %x_0_load_3, i8 %extLd5, i8 %x_2_load_3, i8 %extLd11, i64 %arrayNo4_cast)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:83  %newIndex5 = urem i8 %sum_4, 50

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="8">
<![CDATA[
:84  %newIndex5_cast = zext i8 %newIndex5 to i64

]]></Node>
<StgValue><ssdm name="newIndex5_cast"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %x_0_addr_4 = getelementptr [50 x i8]* %x_0, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="x_0_addr_4"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="6">
<![CDATA[
:86  %x_0_load_4 = load i8* %x_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="x_0_load_4"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %x_1_addr_4 = getelementptr [50 x i1]* %x_1, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="x_1_addr_4"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="6">
<![CDATA[
:88  %x_1_load_4 = load i1* %x_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="x_1_load_4"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %x_2_addr_4 = getelementptr [50 x i8]* %x_2, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="x_2_addr_4"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="6">
<![CDATA[
:91  %x_2_load_4 = load i8* %x_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="x_2_load_4"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %x_3_addr_4 = getelementptr [50 x i1]* %x_3, i64 0, i64 %newIndex5_cast

]]></Node>
<StgValue><ssdm name="x_3_addr_4"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="6">
<![CDATA[
:93  %x_3_load_4 = load i1* %x_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="x_3_load_4"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:102  %newIndex6 = urem i8 %sum_5, 50

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="8">
<![CDATA[
:103  %newIndex6_cast = zext i8 %newIndex6 to i64

]]></Node>
<StgValue><ssdm name="newIndex6_cast"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %x_0_addr_5 = getelementptr [50 x i8]* %x_0, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="x_0_addr_5"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="6">
<![CDATA[
:105  %x_0_load_5 = load i8* %x_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="x_0_load_5"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %x_1_addr_5 = getelementptr [50 x i1]* %x_1, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="x_1_addr_5"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="6">
<![CDATA[
:107  %x_1_load_5 = load i1* %x_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="x_1_load_5"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %x_2_addr_5 = getelementptr [50 x i8]* %x_2, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="x_2_addr_5"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="6">
<![CDATA[
:110  %x_2_load_5 = load i8* %x_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="x_2_load_5"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %x_3_addr_5 = getelementptr [50 x i1]* %x_3, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="x_3_addr_5"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="6">
<![CDATA[
:112  %x_3_load_5 = load i1* %x_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="x_3_load_5"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="2" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:121  %newIndex8 = urem i8 %sum_6, 50

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="2" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:140  %newIndex = urem i8 %sum_7, 50

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="8">
<![CDATA[
:78  %zext7_cast = zext i8 %sum_4 to i18

]]></Node>
<StgValue><ssdm name="zext7_cast"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:79  %mul8 = mul i18 328, %zext7_cast

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:80  %tmp_13 = call i4 @_ssdm_op_PartSelect.i4.i18.i32.i32(i18 %mul8, i32 14, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="4">
<![CDATA[
:81  %arrayNo5 = sext i4 %tmp_13 to i8

]]></Node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="8">
<![CDATA[
:82  %arrayNo5_cast = zext i8 %arrayNo5 to i64

]]></Node>
<StgValue><ssdm name="arrayNo5_cast"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="6">
<![CDATA[
:86  %x_0_load_4 = load i8* %x_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="x_0_load_4"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="6">
<![CDATA[
:88  %x_1_load_4 = load i1* %x_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="x_1_load_4"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="1">
<![CDATA[
:89  %extLd6 = zext i1 %x_1_load_4 to i8

]]></Node>
<StgValue><ssdm name="extLd6"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="6">
<![CDATA[
:91  %x_2_load_4 = load i8* %x_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="x_2_load_4"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="6">
<![CDATA[
:93  %x_3_load_4 = load i1* %x_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="x_3_load_4"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="1">
<![CDATA[
:94  %extLd12 = zext i1 %x_3_load_4 to i8

]]></Node>
<StgValue><ssdm name="extLd12"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
:95  %tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i64(i8 %x_0_load_4, i8 %extLd6, i8 %x_2_load_4, i8 %extLd12, i64 %arrayNo5_cast)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="18" op_0_bw="8">
<![CDATA[
:97  %zext4_cast = zext i8 %sum_5 to i18

]]></Node>
<StgValue><ssdm name="zext4_cast"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:98  %mul5 = mul i18 328, %zext4_cast

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:99  %tmp_14 = call i4 @_ssdm_op_PartSelect.i4.i18.i32.i32(i18 %mul5, i32 14, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="4">
<![CDATA[
:100  %arrayNo6 = sext i4 %tmp_14 to i8

]]></Node>
<StgValue><ssdm name="arrayNo6"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="8">
<![CDATA[
:101  %arrayNo6_cast = zext i8 %arrayNo6 to i64

]]></Node>
<StgValue><ssdm name="arrayNo6_cast"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="6">
<![CDATA[
:105  %x_0_load_5 = load i8* %x_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="x_0_load_5"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="6">
<![CDATA[
:107  %x_1_load_5 = load i1* %x_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="x_1_load_5"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="1">
<![CDATA[
:108  %extLd7 = zext i1 %x_1_load_5 to i8

]]></Node>
<StgValue><ssdm name="extLd7"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="6">
<![CDATA[
:110  %x_2_load_5 = load i8* %x_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="x_2_load_5"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="6">
<![CDATA[
:112  %x_3_load_5 = load i1* %x_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="x_3_load_5"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="1">
<![CDATA[
:113  %extLd13 = zext i1 %x_3_load_5 to i8

]]></Node>
<StgValue><ssdm name="extLd13"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
:114  %tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i64(i8 %x_0_load_5, i8 %extLd7, i8 %x_2_load_5, i8 %extLd13, i64 %arrayNo6_cast)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:121  %newIndex8 = urem i8 %sum_6, 50

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="8">
<![CDATA[
:122  %newIndex8_cast = zext i8 %newIndex8 to i64

]]></Node>
<StgValue><ssdm name="newIndex8_cast"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %x_0_addr_6 = getelementptr [50 x i8]* %x_0, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="x_0_addr_6"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="6">
<![CDATA[
:124  %x_0_load_6 = load i8* %x_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="x_0_load_6"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %x_1_addr_6 = getelementptr [50 x i1]* %x_1, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="x_1_addr_6"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="6">
<![CDATA[
:126  %x_1_load_6 = load i1* %x_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="x_1_load_6"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %x_2_addr_6 = getelementptr [50 x i8]* %x_2, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="x_2_addr_6"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="6">
<![CDATA[
:129  %x_2_load_6 = load i8* %x_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="x_2_load_6"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %x_3_addr_6 = getelementptr [50 x i1]* %x_3, i64 0, i64 %newIndex8_cast

]]></Node>
<StgValue><ssdm name="x_3_addr_6"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="6">
<![CDATA[
:131  %x_3_load_6 = load i1* %x_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="x_3_load_6"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:140  %newIndex = urem i8 %sum_7, 50

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="8">
<![CDATA[
:141  %newIndex_cast = zext i8 %newIndex to i64

]]></Node>
<StgValue><ssdm name="newIndex_cast"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %x_0_addr_7 = getelementptr [50 x i8]* %x_0, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="x_0_addr_7"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="6">
<![CDATA[
:143  %x_0_load_7 = load i8* %x_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="x_0_load_7"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %x_1_addr_7 = getelementptr [50 x i1]* %x_1, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="x_1_addr_7"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="6">
<![CDATA[
:145  %x_1_load_7 = load i1* %x_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="x_1_load_7"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %x_2_addr_7 = getelementptr [50 x i8]* %x_2, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="x_2_addr_7"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="6">
<![CDATA[
:148  %x_2_load_7 = load i8* %x_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="x_2_load_7"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %x_3_addr_7 = getelementptr [50 x i1]* %x_3, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="x_3_addr_7"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="6">
<![CDATA[
:150  %x_3_load_7 = load i1* %x_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="x_3_load_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="18" op_0_bw="8">
<![CDATA[
:116  %zext1_cast = zext i8 %sum_6 to i18

]]></Node>
<StgValue><ssdm name="zext1_cast"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:117  %mul2 = mul i18 328, %zext1_cast

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="4" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:118  %tmp_15 = call i4 @_ssdm_op_PartSelect.i4.i18.i32.i32(i18 %mul2, i32 14, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="4">
<![CDATA[
:119  %arrayNo7 = sext i4 %tmp_15 to i8

]]></Node>
<StgValue><ssdm name="arrayNo7"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="8">
<![CDATA[
:120  %arrayNo7_cast = zext i8 %arrayNo7 to i64

]]></Node>
<StgValue><ssdm name="arrayNo7_cast"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="6">
<![CDATA[
:124  %x_0_load_6 = load i8* %x_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="x_0_load_6"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="6">
<![CDATA[
:126  %x_1_load_6 = load i1* %x_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="x_1_load_6"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="1">
<![CDATA[
:127  %extLd8 = zext i1 %x_1_load_6 to i8

]]></Node>
<StgValue><ssdm name="extLd8"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="6">
<![CDATA[
:129  %x_2_load_6 = load i8* %x_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="x_2_load_6"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="6">
<![CDATA[
:131  %x_3_load_6 = load i1* %x_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="x_3_load_6"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="1">
<![CDATA[
:132  %extLd14 = zext i1 %x_3_load_6 to i8

]]></Node>
<StgValue><ssdm name="extLd14"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
:133  %tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i64(i8 %x_0_load_6, i8 %extLd8, i8 %x_2_load_6, i8 %extLd14, i64 %arrayNo7_cast)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="18" op_0_bw="8">
<![CDATA[
:135  %zext_cast = zext i8 %sum_7 to i18

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:136  %mul = mul i18 328, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="4" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:137  %tmp_16 = call i4 @_ssdm_op_PartSelect.i4.i18.i32.i32(i18 %mul, i32 14, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="4">
<![CDATA[
:138  %arrayNo = sext i4 %tmp_16 to i8

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="8">
<![CDATA[
:139  %arrayNo_cast = zext i8 %arrayNo to i64

]]></Node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="6">
<![CDATA[
:143  %x_0_load_7 = load i8* %x_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="x_0_load_7"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="6">
<![CDATA[
:145  %x_1_load_7 = load i1* %x_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="x_1_load_7"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="1">
<![CDATA[
:146  %extLd9 = zext i1 %x_1_load_7 to i8

]]></Node>
<StgValue><ssdm name="extLd9"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="6">
<![CDATA[
:148  %x_2_load_7 = load i8* %x_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="x_2_load_7"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="6">
<![CDATA[
:150  %x_3_load_7 = load i1* %x_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="x_3_load_7"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="1">
<![CDATA[
:151  %extLd15 = zext i1 %x_3_load_7 to i8

]]></Node>
<StgValue><ssdm name="extLd15"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
:152  %tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i64(i8 %x_0_load_7, i8 %extLd9, i8 %x_2_load_7, i8 %extLd15, i64 %arrayNo_cast)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:153  %r_1_7 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %tmp_7, i8 %tmp_6, i8 %tmp_5, i8 %tmp_4, i8 %tmp_3, i8 %tmp_2, i8 %tmp_1, i8 %tmp)

]]></Node>
<StgValue><ssdm name="r_1_7"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="64">
<![CDATA[
:154  ret i64 %r_1_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
