<module HW_revision="" XML_version="1" description="Port 3/4" id="Port 3/4">
<register acronym="P3IN" description="Port 3 Input" id="P3IN" offset=" 0x0220" width="8">
<bitfield begin="0" description="P3IN0" end="0" id="P3IN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P3IN1" end="1" id="P3IN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P3IN2" end="2" id="P3IN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3IN3" end="3" id="P3IN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P3IN4" end="4" id="P3IN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P3IN5" end="5" id="P3IN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P3IN6" end="6" id="P3IN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P3IN7" end="7" id="P3IN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P3OUT" description="Port 3 Output" id="P3OUT" offset=" 0x0222" width="8">
<bitfield begin="0" description="P3OUT0" end="0" id="P3OUT0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P3OUT1" end="1" id="P3OUT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P3OUT2" end="2" id="P3OUT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3OUT3" end="3" id="P3OUT3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P3OUT4" end="4" id="P3OUT4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P3OUT5" end="5" id="P3OUT5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P3OUT6" end="6" id="P3OUT6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P3OUT7" end="7" id="P3OUT7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P3DIR" description="Port 3 Direction" id="P3DIR" offset=" 0x0224" width="8">
<bitfield begin="0" description="P3DIR0" end="0" id="P3DIR0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P3DIR1" end="1" id="P3DIR1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P3DIR2" end="2" id="P3DIR2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3DIR3" end="3" id="P3DIR3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P3DIR4" end="4" id="P3DIR4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P3DIR5" end="5" id="P3DIR5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P3DIR6" end="6" id="P3DIR6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P3DIR7" end="7" id="P3DIR7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P3REN" description="Port 3 Resistor Enable" id="P3REN" offset=" 0x0226" width="8">
<bitfield begin="0" description="P3REN0" end="0" id="P3REN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P3REN1" end="1" id="P3REN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P3REN2" end="2" id="P3REN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3REN3" end="3" id="P3REN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P3REN4" end="4" id="P3REN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P3REN5" end="5" id="P3REN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P3REN6" end="6" id="P3REN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P3REN7" end="7" id="P3REN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P3SEL0" description="Port 3 Selection 0" id="P3SEL0" offset=" 0x022A" width="8">
<bitfield begin="0" description="P3SEL0_0" end="0" id="P3SEL0_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P3SEL0_1" end="1" id="P3SEL0_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P3SEL0_2" end="2" id="P3SEL0_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3SEL0_3" end="3" id="P3SEL0_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P3SEL0_4" end="4" id="P3SEL0_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P3SEL0_5" end="5" id="P3SEL0_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P3SEL0_6" end="6" id="P3SEL0_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P3SEL0_7" end="7" id="P3SEL0_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P3SEL1" description="Port 3 Selection 1" id="P3SEL1" offset=" 0x022C" width="8">
<bitfield begin="0" description="P3SEL1_0" end="0" id="P3SEL1_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P3SEL1_1" end="1" id="P3SEL1_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P3SEL1_2" end="2" id="P3SEL1_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3SEL1_3" end="3" id="P3SEL1_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P3SEL1_4" end="4" id="P3SEL1_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P3SEL1_5" end="5" id="P3SEL1_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P3SEL1_6" end="6" id="P3SEL1_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P3SEL1_7" end="7" id="P3SEL1_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P3SELC" description="Port 3 Complement Selection" id="P3SELC" offset=" 0x0236" width="8">
<bitfield begin="0" description="P3SELC_0" end="0" id="P3SELC_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P3SELC_1" end="1" id="P3SELC_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P3SELC_2" end="2" id="P3SELC_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3SELC_3" end="3" id="P3SELC_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P3SELC_4" end="4" id="P3SELC_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P3SELC_5" end="5" id="P3SELC_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P3SELC_6" end="6" id="P3SELC_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P3SELC_7" end="7" id="P3SELC_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P3IV" description="Port 3 Interrupt Vector Word" id="P3IV" offset=" 0x022E" width="16"></register>
<register acronym="P3IES" description="Port 3 Interrupt Edge Select" id="P3IES" offset=" 0x0238" width="8">
<bitfield begin="0" description="P3IES0" end="0" id="P3IES0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P3IES1" end="1" id="P3IES1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P3IES2" end="2" id="P3IES2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3IES3" end="3" id="P3IES3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P3IES4" end="4" id="P3IES4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P3IES5" end="5" id="P3IES5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P3IES6" end="6" id="P3IES6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P3IES7" end="7" id="P3IES7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P3IE" description="Port 3 Interrupt Enable" id="P3IE" offset=" 0x023A" width="8">
<bitfield begin="0" description="P3IE0" end="0" id="P3IE0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P3IE1" end="1" id="P3IE1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P3IE2" end="2" id="P3IE2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3IE3" end="3" id="P3IE3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P3IE4" end="4" id="P3IE4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P3IE5" end="5" id="P3IE5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P3IE6" end="6" id="P3IE6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P3IE7" end="7" id="P3IE7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P3IFG" description="Port 3 Interrupt Flag" id="P3IFG" offset=" 0x023C" width="8">
<bitfield begin="0" description="P3IFG0" end="0" id="P3IFG0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P3IFG1" end="1" id="P3IFG1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P3IFG2" end="2" id="P3IFG2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3IFG3" end="3" id="P3IFG3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P3IFG4" end="4" id="P3IFG4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P3IFG5" end="5" id="P3IFG5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P3IFG6" end="6" id="P3IFG6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P3IFG7" end="7" id="P3IFG7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P4IN" description="Port 4 Input" id="P4IN" offset=" 0x0221" width="8">
<bitfield begin="0" description="P4IN0" end="0" id="P4IN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P4IN1" end="1" id="P4IN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P4IN2" end="2" id="P4IN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P4IN3" end="3" id="P4IN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4IN4" end="4" id="P4IN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P4IN5" end="5" id="P4IN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P4IN6" end="6" id="P4IN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P4IN7" end="7" id="P4IN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P4OUT" description="Port 4 Output" id="P4OUT" offset=" 0x0223" width="8">
<bitfield begin="0" description="P4OUT0" end="0" id="P4OUT0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P4OUT1" end="1" id="P4OUT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P4OUT2" end="2" id="P4OUT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P4OUT3" end="3" id="P4OUT3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4OUT4" end="4" id="P4OUT4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P4OUT5" end="5" id="P4OUT5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P4OUT6" end="6" id="P4OUT6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P4OUT7" end="7" id="P4OUT7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P4DIR" description="Port 4 Direction" id="P4DIR" offset=" 0x0225" width="8">
<bitfield begin="0" description="P4DIR0" end="0" id="P4DIR0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P4DIR1" end="1" id="P4DIR1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P4DIR2" end="2" id="P4DIR2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P4DIR3" end="3" id="P4DIR3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4DIR4" end="4" id="P4DIR4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P4DIR5" end="5" id="P4DIR5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P4DIR6" end="6" id="P4DIR6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P4DIR7" end="7" id="P4DIR7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P4REN" description="Port 4 Resistor Enable" id="P4REN" offset=" 0x0227" width="8">
<bitfield begin="0" description="P4REN0" end="0" id="P4REN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P4REN1" end="1" id="P4REN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P4REN2" end="2" id="P4REN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P4REN3" end="3" id="P4REN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4REN4" end="4" id="P4REN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P4REN5" end="5" id="P4REN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P4REN6" end="6" id="P4REN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P4REN7" end="7" id="P4REN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P4SEL0" description="Port 4 Selection 0" id="P4SEL0" offset=" 0x022B" width="8">
<bitfield begin="0" description="P4SEL0_0" end="0" id="P4SEL0_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P4SEL0_1" end="1" id="P4SEL0_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P4SEL0_2" end="2" id="P4SEL0_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P4SEL0_3" end="3" id="P4SEL0_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4SEL0_4" end="4" id="P4SEL0_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P4SEL0_5" end="5" id="P4SEL0_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P4SEL0_6" end="6" id="P4SEL0_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P4SEL0_7" end="7" id="P4SEL0_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P4SEL1" description="Port 4 Selection 1" id="P4SEL1" offset=" 0x022D" width="8">
<bitfield begin="0" description="P4SEL1_0" end="0" id="P4SEL1_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P4SEL1_1" end="1" id="P4SEL1_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P4SEL1_2" end="2" id="P4SEL1_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P4SEL1_3" end="3" id="P4SEL1_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4SEL1_4" end="4" id="P4SEL1_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P4SEL1_5" end="5" id="P4SEL1_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P4SEL1_6" end="6" id="P4SEL1_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P4SEL1_7" end="7" id="P4SEL1_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P4SELC" description="Port 4 Complement Selection" id="P4SELC" offset=" 0x0237" width="8">
<bitfield begin="0" description="P4SELC_0" end="0" id="P4SELC_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P4SELC_1" end="1" id="P4SELC_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P4SELC_2" end="2" id="P4SELC_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P4SELC_3" end="3" id="P4SELC_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4SELC_4" end="4" id="P4SELC_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P4SELC_5" end="5" id="P4SELC_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P4SELC_6" end="6" id="P4SELC_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P4SELC_7" end="7" id="P4SELC_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P4IV" description="Port 4 Interrupt Vector Word" id="P4IV" offset=" 0x023E" width="16"></register>
<register acronym="P4IES" description="Port 4 Interrupt Edge Select" id="P4IES" offset=" 0x0239" width="8">
<bitfield begin="0" description="P4IES0" end="0" id="P4IES0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P4IES1" end="1" id="P4IES1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P4IES2" end="2" id="P4IES2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P4IES3" end="3" id="P4IES3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4IES4" end="4" id="P4IES4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P4IES5" end="5" id="P4IES5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P4IES6" end="6" id="P4IES6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P4IES7" end="7" id="P4IES7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P4IE" description="Port 4 Interrupt Enable" id="P4IE" offset=" 0x023B" width="8">
<bitfield begin="0" description="P4IE0" end="0" id="P4IE0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P4IE1" end="1" id="P4IE1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P4IE2" end="2" id="P4IE2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P4IE3" end="3" id="P4IE3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4IE4" end="4" id="P4IE4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P4IE5" end="5" id="P4IE5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P4IE6" end="6" id="P4IE6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P4IE7" end="7" id="P4IE7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P4IFG" description="Port 4 Interrupt Flag" id="P4IFG" offset=" 0x023D" width="8">
<bitfield begin="0" description="P4IFG0" end="0" id="P4IFG0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P4IFG1" end="1" id="P4IFG1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P4IFG2" end="2" id="P4IFG2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P4IFG3" end="3" id="P4IFG3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4IFG4" end="4" id="P4IFG4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P4IFG5" end="5" id="P4IFG5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P4IFG6" end="6" id="P4IFG6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P4IFG7" end="7" id="P4IFG7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
</module>