# verilog-projects
Basic RTL designs
