<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="drcss.xsl"?>
<drcreport>
  <header>MPFS_ICICLE_KIT_BASE_DESIGN</header>
  <drc>
    <status>D:\Microchip\Libero_SoC_v2022.2\Designer/data/drcreport\warn.png</status>
    <StatusMessage>Warning</StatusMessage>
    <message>Unconnected Bus Interface</message>
    <detail>Unconnected bus interface pin MSS_WRAPPER_1:FIC_1_AXI4_INITIATOR</detail>
    <crossprobe>liberoaction://cross_probe/smartdesign/MPFS_ICICLE_KIT_BASE_DESIGN/pins/MSS_WRAPPER_1:FIC_1_AXI4_INITIATOR</crossprobe>
  </drc>
  <drc>
    <status>D:\Microchip\Libero_SoC_v2022.2\Designer/data/drcreport\warn.png</status>
    <StatusMessage>Warning</StatusMessage>
    <message>Unconnected Bus Interface</message>
    <detail>Unconnected bus interface pin MSS_WRAPPER_1:FIC_3_APB_INITIATOR</detail>
    <crossprobe>liberoaction://cross_probe/smartdesign/MPFS_ICICLE_KIT_BASE_DESIGN/pins/MSS_WRAPPER_1:FIC_3_APB_INITIATOR</crossprobe>
  </drc>
  <drc>
    <status>D:\Microchip\Libero_SoC_v2022.2\Designer/data/drcreport\warn.png</status>
    <StatusMessage>Warning</StatusMessage>
    <message>Unconnected Bus Interface</message>
    <detail>Unconnected bus interface pin MSS_WRAPPER_1:FIC_0_AXI4_TARGET</detail>
    <crossprobe>liberoaction://cross_probe/smartdesign/MPFS_ICICLE_KIT_BASE_DESIGN/pins/MSS_WRAPPER_1:FIC_0_AXI4_TARGET</crossprobe>
  </drc>
  <drc>
    <status>D:\Microchip\Libero_SoC_v2022.2\Designer/data/drcreport\warn.png</status>
    <StatusMessage>Warning</StatusMessage>
    <message>Unconnected Bus Interface</message>
    <detail>Unconnected bus interface pin MSS_WRAPPER_1:FIC_1_AXI4_TARGET</detail>
    <crossprobe>liberoaction://cross_probe/smartdesign/MPFS_ICICLE_KIT_BASE_DESIGN/pins/MSS_WRAPPER_1:FIC_1_AXI4_TARGET</crossprobe>
  </drc>
  <drc>
    <status>D:\Microchip\Libero_SoC_v2022.2\Designer/data/drcreport\warn.png</status>
    <StatusMessage>Warning</StatusMessage>
    <message>Unconnected Bus Interface</message>
    <detail>Unconnected bus interface pin MSS_WRAPPER_1:FIC_2_AXI4_TARGET</detail>
    <crossprobe>liberoaction://cross_probe/smartdesign/MPFS_ICICLE_KIT_BASE_DESIGN/pins/MSS_WRAPPER_1:FIC_2_AXI4_TARGET</crossprobe>
  </drc>
</drcreport>
