<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="14" Path="/home/asautaux/yarr/project_pcie_6/project_pcie_6.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="9fd5f59a402248b39a3733b1a9df3669"/>
    <Option Name="Part" Val="xc7k160tfbg676-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="XPMLibraries" Val="XPM_CDC"/>
    <Option Name="XPMLibraries" Val="XPM_MEMORY"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/project_pcie_6.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/project_pcie_6.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="WTXSimLaunchSim" Val="18"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="87"/>
    <Option Name="WTModelSimExportSim" Val="87"/>
    <Option Name="WTQuestaExportSim" Val="87"/>
    <Option Name="WTIesExportSim" Val="87"/>
    <Option Name="WTVcsExportSim" Val="87"/>
    <Option Name="WTRivieraExportSim" Val="87"/>
    <Option Name="WTActivehdlExportSim" Val="87"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/common/gn4124_core_pkg.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../yarr_sim/common/gn4124_core_pkg.vhd"/>
          <Attr Name="ImportTime" Val="1484693380"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/yarr_sim/p2l_dma/fifo_64x512.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../yarr_sim/p2l_dma/fifo_64x512.vhd"/>
          <Attr Name="ImportTime" Val="1484693380"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/yarr_sim/p2l_dma/fifo_32x512.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../yarr_sim/p2l_dma/fifo_32x512.vhd"/>
          <Attr Name="ImportTime" Val="1484693380"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/yarr_sim/l2p_dma/l2p_fifo.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../yarr_sim/l2p_dma/l2p_fifo.vhd"/>
          <Attr Name="ImportTime" Val="1484693380"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../yarr_sim/p2l_dma/generic_async_fifo_wrapper.vhd"/>
          <Attr Name="ImportTime" Val="1484693380"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/yarr_sim/top/dma_controller_wb_slave.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../yarr_sim/top/dma_controller_wb_slave.vhd"/>
          <Attr Name="ImportTime" Val="1484693380"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/common/common_pkg.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../yarr_sim/common/common_pkg.vhd"/>
          <Attr Name="ImportTime" Val="1484693380"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Downloads/wb_master.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/wb_master.vhd"/>
          <Attr Name="ImportTime" Val="1487283549"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Downloads/p2l_decoder.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/p2l_decoder.vhd"/>
          <Attr Name="ImportTime" Val="1487283540"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/sources_1/imports/new/simple_counter.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_1/project_pcie_1.srcs/sources_1/imports/sources_1/imports/new/simple_counter.vhd"/>
          <Attr Name="ImportTime" Val="1475252012"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/yarr_sim/p2l_dma/p2l_dma_master.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../yarr_sim/p2l_dma/p2l_dma_master.vhd"/>
          <Attr Name="ImportTime" Val="1484693380"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/yarr_sim/l2p_dma/l2p_dma_master.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../yarr_sim/l2p_dma/l2p_dma_master.vhd"/>
          <Attr Name="ImportTime" Val="1484693380"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/yarr_sim/top/dma_controller.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../yarr_sim/top/dma_controller.vhd"/>
          <Attr Name="ImportTime" Val="1484693380"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/bcf_bram32.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_5/project_pcie_5.srcs/sources_1/new/bcf_bram32.vhd"/>
          <Attr Name="ImportTime" Val="1486504490"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/k_bram.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_5/project_pcie_5.srcs/sources_1/new/k_bram.vhd"/>
          <Attr Name="ImportTime" Val="1487093155"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Downloads/l2p_arbiter.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/l2p_arbiter.vhd"/>
          <Attr Name="ImportTime" Val="1480535732"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/yarr_sim/top/app.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../yarr_sim/top/app.vhd"/>
          <Attr Name="ImportTime" Val="1484693380"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/sources_1/new/top_level.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_1/project_pcie_1.srcs/sources_1/imports/sources_1/new/top_level.vhd"/>
          <Attr Name="ImportTime" Val="1476738446"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/yarr_sim/wb_master64/wb_master64.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../yarr_sim/wb_master64/wb_master64.vhd"/>
          <Attr Name="ImportTime" Val="1484693380"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/k2_bram.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_5/project_pcie_5.srcs/sources_1/new/k2_bram.vhd"/>
          <Attr Name="ImportTime" Val="1486662463"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Downloads/bcf_bram_wbs.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../pcie_lite_wb_2/pcie_lite_wb_2.srcs/sources_1/imports/Downloads/bcf_bram_wbs.vhd"/>
          <Attr Name="ImportTime" Val="1479259239"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/wb_master64/wb_master64_bench.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../yarr_sim/wb_master64/wb_master64_bench.vhd"/>
          <Attr Name="ImportTime" Val="1484693380"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Downloads/top_bench.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Downloads/top_bench.vhd"/>
          <Attr Name="ImportTime" Val="1486417749"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/k1_bram.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_5/project_pcie_5.srcs/sources_1/new/k1_bram.vhd"/>
          <Attr Name="ImportTime" Val="1486664373"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="top_level"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/new/project_2.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_1/project_pcie_1.srcs/constrs_1/new/project_2.xdc"/>
          <Attr Name="ImportTime" Val="1476741431"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/new/project_2.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/imports/project_sim/wb_master64_bench_behav.wcfg">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../yarr_sim/project_sim/wb_master64_bench_behav.wcfg"/>
          <Attr Name="ImportTime" Val="1484693380"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/project_pcie_5/top_bench_behav.wcfg">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_5/top_bench_behav.wcfg"/>
          <Attr Name="ImportTime" Val="1486420585"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="wb_master64_bench"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/../project_pcie_5/top_bench_behav.wcfg"/>
        <Option Name="xsim.simulate.runtime" Val="4us"/>
      </Config>
    </FileSet>
    <FileSet Name="pcie_7x_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/pcie_7x_0">
      <File Path="$PSRCDIR/sources_1/ip/pcie_7x_0/pcie_7x_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_1/project_pcie_1.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci"/>
          <Attr Name="ImportTime" Val="1476726112"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="pcie_7x_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="l2p_fifo64" Type="BlockSrcs" RelSrcDir="$PSRCDIR/l2p_fifo64">
      <File Path="$PSRCDIR/sources_1/ip/l2p_fifo64/l2p_fifo64.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_5/project_pcie_5.srcs/sources_1/ip/l2p_fifo64/l2p_fifo64.xci"/>
          <Attr Name="ImportTime" Val="1484695770"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="l2p_fifo64"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_axis" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_axis">
      <File Path="$PSRCDIR/sources_1/ip/ila_axis/ila_axis.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_axis/ila_axis.xci"/>
          <Attr Name="ImportTime" Val="1487181958"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_axis"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_dma_ctrl_reg" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_dma_ctrl_reg">
      <File Path="$PSRCDIR/sources_1/ip/ila_dma_ctrl_reg/ila_dma_ctrl_reg.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_dma_ctrl_reg/ila_dma_ctrl_reg.xci"/>
          <Attr Name="ImportTime" Val="1486417207"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_dma_ctrl_reg"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_wsh_pipe" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_wsh_pipe">
      <File Path="$PSRCDIR/sources_1/ip/ila_wsh_pipe/ila_wsh_pipe.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_wsh_pipe/ila_wsh_pipe.xci"/>
          <Attr Name="ImportTime" Val="1486593389"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_wsh_pipe"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_pd_pdm" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_pd_pdm">
      <File Path="$PSRCDIR/sources_1/ip/ila_pd_pdm/ila_pd_pdm.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_pd_pdm/ila_pd_pdm.xci"/>
          <Attr Name="ImportTime" Val="1486763631"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_pd_pdm"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="fifo_96x512" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_96x512">
      <File Path="$PSRCDIR/sources_1/ip/fifo_96x512_1/fifo_96x512.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_5/project_pcie_5.srcs/sources_1/ip/fifo_96x512_1/fifo_96x512.xci"/>
          <Attr Name="ImportTime" Val="1485470958"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="fifo_96x512"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_wb" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_wb">
      <File Path="$PSRCDIR/sources_1/ip/ila_wb/ila_wb.xci">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_wb/ila_wb.xci"/>
          <Attr Name="ImportTime" Val="1486591266"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_wb"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_l2p_dma" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_l2p_dma">
      <File Path="$PSRCDIR/sources_1/ip/ila_l2p_dma/ila_l2p_dma.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../project_pcie_5/project_pcie_5.srcs/sources_1/ip/ila_l2p_dma/ila_l2p_dma.xci"/>
          <Attr Name="ImportTime" Val="1487122351"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_l2p_dma"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k160tfbg676-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="pcie_7x_0_synth_1" Type="Ft3:Synth" SrcSet="pcie_7x_0" Part="xc7k160tfbg676-2" ConstrsSet="pcie_7x_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/pcie_7x_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="l2p_fifo64_synth_1" Type="Ft3:Synth" SrcSet="l2p_fifo64" Part="xc7k160tfbg676-2" ConstrsSet="l2p_fifo64" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/l2p_fifo64_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ila_axis_synth_1" Type="Ft3:Synth" SrcSet="ila_axis" Part="xc7k160tfbg676-2" ConstrsSet="ila_axis" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_axis_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ila_dma_ctrl_reg_synth_1" Type="Ft3:Synth" SrcSet="ila_dma_ctrl_reg" Part="xc7k160tfbg676-2" ConstrsSet="ila_dma_ctrl_reg" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_dma_ctrl_reg_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ila_wsh_pipe_synth_1" Type="Ft3:Synth" SrcSet="ila_wsh_pipe" Part="xc7k160tfbg676-2" ConstrsSet="ila_wsh_pipe" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_wsh_pipe_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ila_pd_pdm_synth_1" Type="Ft3:Synth" SrcSet="ila_pd_pdm" Part="xc7k160tfbg676-2" ConstrsSet="ila_pd_pdm" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_pd_pdm_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="fifo_96x512_synth_1" Type="Ft3:Synth" SrcSet="fifo_96x512" Part="xc7k160tfbg676-2" ConstrsSet="fifo_96x512" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/fifo_96x512_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ila_wb_synth_1" Type="Ft3:Synth" SrcSet="ila_wb" Part="xc7k160tfbg676-2" ConstrsSet="ila_wb" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_wb_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ila_l2p_dma_synth_1" Type="Ft3:Synth" SrcSet="ila_l2p_dma" Part="xc7k160tfbg676-2" ConstrsSet="ila_l2p_dma" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_l2p_dma_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k160tfbg676-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream">
          <Option Id="BinFile">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="pcie_7x_0_impl_1" Type="Ft2:EntireDesign" Part="xc7k160tfbg676-2" ConstrsSet="pcie_7x_0" Description="Default settings for Implementation." SynthRun="pcie_7x_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="l2p_fifo64_impl_1" Type="Ft2:EntireDesign" Part="xc7k160tfbg676-2" ConstrsSet="l2p_fifo64" Description="Default settings for Implementation." SynthRun="l2p_fifo64_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ila_axis_impl_1" Type="Ft2:EntireDesign" Part="xc7k160tfbg676-2" ConstrsSet="ila_axis" Description="Default settings for Implementation." SynthRun="ila_axis_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ila_dma_ctrl_reg_impl_1" Type="Ft2:EntireDesign" Part="xc7k160tfbg676-2" ConstrsSet="ila_dma_ctrl_reg" Description="Default settings for Implementation." SynthRun="ila_dma_ctrl_reg_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ila_wsh_pipe_impl_1" Type="Ft2:EntireDesign" Part="xc7k160tfbg676-2" ConstrsSet="ila_wsh_pipe" Description="Default settings for Implementation." SynthRun="ila_wsh_pipe_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ila_pd_pdm_impl_1" Type="Ft2:EntireDesign" Part="xc7k160tfbg676-2" ConstrsSet="ila_pd_pdm" Description="Default settings for Implementation." SynthRun="ila_pd_pdm_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="fifo_96x512_impl_1" Type="Ft2:EntireDesign" Part="xc7k160tfbg676-2" ConstrsSet="fifo_96x512" Description="Default settings for Implementation." SynthRun="fifo_96x512_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ila_wb_impl_1" Type="Ft2:EntireDesign" Part="xc7k160tfbg676-2" ConstrsSet="ila_wb" Description="Default settings for Implementation." SynthRun="ila_wb_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ila_l2p_dma_impl_1" Type="Ft2:EntireDesign" Part="xc7k160tfbg676-2" ConstrsSet="ila_l2p_dma" Description="Default settings for Implementation." SynthRun="ila_l2p_dma_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
