{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637505797758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637505797759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 21 11:43:17 2021 " "Processing started: Sun Nov 21 11:43:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637505797759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505797759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Completo_DBG -c MIPS_Completo_DBG " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Completo_DBG -c MIPS_Completo_DBG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505797759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637505798403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637505798403 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mips_completo_dbg.v 1 1 " "Using design file mips_completo_dbg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Completo_DBG " "Found entity 1: MIPS_Completo_DBG" {  } { { "mips_completo_dbg.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/mips_completo_dbg.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637505811625 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637505811625 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Completo_DBG " "Elaborating entity \"MIPS_Completo_DBG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637505811627 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mips.v 1 1 " "Using design file mips.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "mips.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/mips.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637505811677 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637505811677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS MIPS:mips_computer " "Elaborating entity \"MIPS\" for hierarchy \"MIPS:mips_computer\"" {  } { { "mips_completo_dbg.v" "mips_computer" { Text "C:/Projetos/MIPS_Completo_DBG/mips_completo_dbg.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637505811678 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controller.v 1 1 " "Using design file controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "controller.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637505811717 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637505811717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller MIPS:mips_computer\|Controller:ControlUnit_mips " "Elaborating entity \"Controller\" for hierarchy \"MIPS:mips_computer\|Controller:ControlUnit_mips\"" {  } { { "mips.v" "ControlUnit_mips" { Text "C:/Projetos/MIPS_Completo_DBG/mips.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637505811718 ""}
{ "Warning" "WSGN_SEARCH_FILE" "maindecoder.v 1 1 " "Using design file maindecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "maindecoder.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/maindecoder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637505811764 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637505811764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder MIPS:mips_computer\|Controller:ControlUnit_mips\|MainDecoder:MDecoder " "Elaborating entity \"MainDecoder\" for hierarchy \"MIPS:mips_computer\|Controller:ControlUnit_mips\|MainDecoder:MDecoder\"" {  } { { "controller.v" "MDecoder" { Text "C:/Projetos/MIPS_Completo_DBG/controller.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637505811765 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aludecoder.v 1 1 " "Using design file aludecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "aludecoder.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/aludecoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637505811811 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637505811811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder MIPS:mips_computer\|Controller:ControlUnit_mips\|ALUDecoder:ADecoder " "Elaborating entity \"ALUDecoder\" for hierarchy \"MIPS:mips_computer\|Controller:ControlUnit_mips\|ALUDecoder:ADecoder\"" {  } { { "controller.v" "ADecoder" { Text "C:/Projetos/MIPS_Completo_DBG/controller.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637505811811 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.v 1 1 " "Using design file datapath.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "datapath.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/datapath.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637505811851 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637505811851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath MIPS:mips_computer\|Datapath:Datapath_mips " "Elaborating entity \"Datapath\" for hierarchy \"MIPS:mips_computer\|Datapath:Datapath_mips\"" {  } { { "mips.v" "Datapath_mips" { Text "C:/Projetos/MIPS_Completo_DBG/mips.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637505811851 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerff.v 1 1 " "Using design file registerff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFF " "Found entity 1: RegisterFF" {  } { { "registerff.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/registerff.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637505811902 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637505811902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFF MIPS:mips_computer\|Datapath:Datapath_mips\|RegisterFF:pcreg " "Elaborating entity \"RegisterFF\" for hierarchy \"MIPS:mips_computer\|Datapath:Datapath_mips\|RegisterFF:pcreg\"" {  } { { "datapath.v" "pcreg" { Text "C:/Projetos/MIPS_Completo_DBG/datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637505811903 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.v 1 1 " "Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "adder.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/adder.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637505811942 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637505811942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder MIPS:mips_computer\|Datapath:Datapath_mips\|Adder:add_pc_default " "Elaborating entity \"Adder\" for hierarchy \"MIPS:mips_computer\|Datapath:Datapath_mips\|Adder:add_pc_default\"" {  } { { "datapath.v" "add_pc_default" { Text "C:/Projetos/MIPS_Completo_DBG/datapath.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637505811942 ""}
{ "Warning" "WSGN_SEARCH_FILE" "signextension.v 1 1 " "Using design file signextension.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "signextension.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/signextension.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637505811979 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637505811979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension MIPS:mips_computer\|Datapath:Datapath_mips\|SignExtension:se_immediate " "Elaborating entity \"SignExtension\" for hierarchy \"MIPS:mips_computer\|Datapath:Datapath_mips\|SignExtension:se_immediate\"" {  } { { "datapath.v" "se_immediate" { Text "C:/Projetos/MIPS_Completo_DBG/datapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637505811979 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shiftleft2.v 1 1 " "Using design file shiftleft2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "shiftleft2.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/shiftleft2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637505812014 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637505812014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 MIPS:mips_computer\|Datapath:Datapath_mips\|ShiftLeft2:immsh " "Elaborating entity \"ShiftLeft2\" for hierarchy \"MIPS:mips_computer\|Datapath:Datapath_mips\|ShiftLeft2:immsh\"" {  } { { "datapath.v" "immsh" { Text "C:/Projetos/MIPS_Completo_DBG/datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637505812014 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2.v 1 1 " "Using design file mux2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "mux2.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/mux2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637505812054 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637505812054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MIPS:mips_computer\|Datapath:Datapath_mips\|MUX2:mux_pc_branch " "Elaborating entity \"MUX2\" for hierarchy \"MIPS:mips_computer\|Datapath:Datapath_mips\|MUX2:mux_pc_branch\"" {  } { { "datapath.v" "mux_pc_branch" { Text "C:/Projetos/MIPS_Completo_DBG/datapath.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637505812055 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerfile.v 1 1 " "Using design file registerfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "registerfile.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/registerfile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637505812099 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637505812099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile MIPS:mips_computer\|Datapath:Datapath_mips\|RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"MIPS:mips_computer\|Datapath:Datapath_mips\|RegisterFile:RF\"" {  } { { "datapath.v" "RF" { Text "C:/Projetos/MIPS_Completo_DBG/datapath.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637505812099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MIPS:mips_computer\|Datapath:Datapath_mips\|MUX2:mux_write_address " "Elaborating entity \"MUX2\" for hierarchy \"MIPS:mips_computer\|Datapath:Datapath_mips\|MUX2:mux_write_address\"" {  } { { "datapath.v" "mux_write_address" { Text "C:/Projetos/MIPS_Completo_DBG/datapath.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637505812130 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/alu.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637505812171 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637505812171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU MIPS:mips_computer\|Datapath:Datapath_mips\|ALU:alu_mips " "Elaborating entity \"ALU\" for hierarchy \"MIPS:mips_computer\|Datapath:Datapath_mips\|ALU:alu_mips\"" {  } { { "datapath.v" "alu_mips" { Text "C:/Projetos/MIPS_Completo_DBG/datapath.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637505812172 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instructionmemory.v 1 1 " "Using design file instructionmemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637505812208 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637505812208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:inst_mem " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:inst_mem\"" {  } { { "mips_completo_dbg.v" "inst_mem" { Text "C:/Projetos/MIPS_Completo_DBG/mips_completo_dbg.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637505812210 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Carregando Instrucoes p/ InsMem ==> ROM instructionmemory.v(48) " "Verilog HDL Display System Task info at instructionmemory.v(48): Carregando Instrucoes p/ InsMem ==> ROM" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812230 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "18 0 63 instructionmemory.v(50) " "Verilog HDL warning at instructionmemory.v(50): number of words (18) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 50 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1637505812230 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 20020005 instructionmemory.v(52) " "Verilog HDL Display System Task info at instructionmemory.v(52): Instruction Memory 20020005" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812230 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 2003000c instructionmemory.v(53) " "Verilog HDL Display System Task info at instructionmemory.v(53): Instruction Memory 2003000c" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 53 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812230 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 2067fff7 instructionmemory.v(54) " "Verilog HDL Display System Task info at instructionmemory.v(54): Instruction Memory 2067fff7" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 54 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812230 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00e22025 instructionmemory.v(55) " "Verilog HDL Display System Task info at instructionmemory.v(55): Instruction Memory 00e22025" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812230 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00642824 instructionmemory.v(56) " "Verilog HDL Display System Task info at instructionmemory.v(56): Instruction Memory 00642824" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 56 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812231 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00a42820 instructionmemory.v(57) " "Verilog HDL Display System Task info at instructionmemory.v(57): Instruction Memory 00a42820" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 57 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812231 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 10a7000a instructionmemory.v(58) " "Verilog HDL Display System Task info at instructionmemory.v(58): Instruction Memory 10a7000a" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812231 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 0064202a instructionmemory.v(59) " "Verilog HDL Display System Task info at instructionmemory.v(59): Instruction Memory 0064202a" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 59 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812231 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 10800001 instructionmemory.v(60) " "Verilog HDL Display System Task info at instructionmemory.v(60): Instruction Memory 10800001" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 60 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812231 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 20050000 instructionmemory.v(61) " "Verilog HDL Display System Task info at instructionmemory.v(61): Instruction Memory 20050000" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 61 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812231 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00e2202a instructionmemory.v(62) " "Verilog HDL Display System Task info at instructionmemory.v(62): Instruction Memory 00e2202a" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 62 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812231 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00853820 instructionmemory.v(63) " "Verilog HDL Display System Task info at instructionmemory.v(63): Instruction Memory 00853820" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812231 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00e23822 instructionmemory.v(64) " "Verilog HDL Display System Task info at instructionmemory.v(64): Instruction Memory 00e23822" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 64 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812231 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory ac670044 instructionmemory.v(65) " "Verilog HDL Display System Task info at instructionmemory.v(65): Instruction Memory ac670044" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 65 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812231 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 8c020050 instructionmemory.v(66) " "Verilog HDL Display System Task info at instructionmemory.v(66): Instruction Memory 8c020050" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 66 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812231 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 08000011 instructionmemory.v(67) " "Verilog HDL Display System Task info at instructionmemory.v(67): Instruction Memory 08000011" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 67 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812231 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 20020001 instructionmemory.v(68) " "Verilog HDL Display System Task info at instructionmemory.v(68): Instruction Memory 20020001" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 68 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812231 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory ac020054 instructionmemory.v(69) " "Verilog HDL Display System Task info at instructionmemory.v(69): Instruction Memory ac020054" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 69 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812231 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00000000 instructionmemory.v(70) " "Verilog HDL Display System Task info at instructionmemory.v(70): Instruction Memory 00000000" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 70 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812231 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00000000 instructionmemory.v(71) " "Verilog HDL Display System Task info at instructionmemory.v(71): Instruction Memory 00000000" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812231 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00000000 instructionmemory.v(72) " "Verilog HDL Display System Task info at instructionmemory.v(72): Instruction Memory 00000000" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 72 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812231 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00000000 instructionmemory.v(73) " "Verilog HDL Display System Task info at instructionmemory.v(73): Instruction Memory 00000000" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 73 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812232 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00000000 instructionmemory.v(74) " "Verilog HDL Display System Task info at instructionmemory.v(74): Instruction Memory 00000000" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 74 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812232 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00000000 instructionmemory.v(75) " "Verilog HDL Display System Task info at instructionmemory.v(75): Instruction Memory 00000000" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 75 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812232 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00000000 instructionmemory.v(76) " "Verilog HDL Display System Task info at instructionmemory.v(76): Instruction Memory 00000000" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 76 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812232 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00000000 instructionmemory.v(77) " "Verilog HDL Display System Task info at instructionmemory.v(77): Instruction Memory 00000000" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 77 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812232 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00000000 instructionmemory.v(78) " "Verilog HDL Display System Task info at instructionmemory.v(78): Instruction Memory 00000000" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 78 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812232 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00000000 instructionmemory.v(79) " "Verilog HDL Display System Task info at instructionmemory.v(79): Instruction Memory 00000000" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 79 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812232 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00000000 instructionmemory.v(80) " "Verilog HDL Display System Task info at instructionmemory.v(80): Instruction Memory 00000000" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 80 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812232 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00000000 instructionmemory.v(81) " "Verilog HDL Display System Task info at instructionmemory.v(81): Instruction Memory 00000000" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 81 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812232 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00000000 instructionmemory.v(82) " "Verilog HDL Display System Task info at instructionmemory.v(82): Instruction Memory 00000000" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 82 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812232 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Instruction Memory 00000000 instructionmemory.v(83) " "Verilog HDL Display System Task info at instructionmemory.v(83): Instruction Memory 00000000" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 83 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505812232 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 instructionmemory.v(13) " "Net \"ROM.data_a\" at instructionmemory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637505812232 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 instructionmemory.v(13) " "Net \"ROM.waddr_a\" at instructionmemory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637505812232 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 instructionmemory.v(13) " "Net \"ROM.we_a\" at instructionmemory.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/instructionmemory.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637505812232 "|MIPS_Completo_DBG|InstructionMemory:inst_mem"}
{ "Warning" "WSGN_SEARCH_FILE" "datamemory.v 1 1 " "Using design file datamemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "datamemory.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/datamemory.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637505812245 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637505812245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:data_mem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:data_mem\"" {  } { { "mips_completo_dbg.v" "data_mem" { Text "C:/Projetos/MIPS_Completo_DBG/mips_completo_dbg.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637505812245 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MIPS:mips_computer\|Datapath:Datapath_mips\|RegisterFile:RF\|Registradores " "RAM logic \"MIPS:mips_computer\|Datapath:Datapath_mips\|RegisterFile:RF\|Registradores\" is uninferred due to asynchronous read logic" {  } { { "registerfile.v" "Registradores" { Text "C:/Projetos/MIPS_Completo_DBG/registerfile.v" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1637505813079 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DataMemory:data_mem\|RAM " "RAM logic \"DataMemory:data_mem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "datamemory.v" "RAM" { Text "C:/Projetos/MIPS_Completo_DBG/datamemory.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1637505813079 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1637505813079 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Projetos/MIPS_Completo_DBG/db/MIPS_Completo_DBG.ram0_InstructionMemory_d1968ec4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Projetos/MIPS_Completo_DBG/db/MIPS_Completo_DBG.ram0_InstructionMemory_d1968ec4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1637505813096 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_DBG\[0\] GND " "Pin \"PC_DBG\[0\]\" is stuck at GND" {  } { { "mips_completo_dbg.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/mips_completo_dbg.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637505820190 "|MIPS_Completo_DBG|PC_DBG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_DBG\[1\] GND " "Pin \"PC_DBG\[1\]\" is stuck at GND" {  } { { "mips_completo_dbg.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/mips_completo_dbg.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637505820190 "|MIPS_Completo_DBG|PC_DBG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_DBG\[19\] GND " "Pin \"instr_DBG\[19\]\" is stuck at GND" {  } { { "mips_completo_dbg.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/mips_completo_dbg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637505820190 "|MIPS_Completo_DBG|instr_DBG[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_DBG\[20\] GND " "Pin \"instr_DBG\[20\]\" is stuck at GND" {  } { { "mips_completo_dbg.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/mips_completo_dbg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637505820190 "|MIPS_Completo_DBG|instr_DBG[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_DBG\[24\] GND " "Pin \"instr_DBG\[24\]\" is stuck at GND" {  } { { "mips_completo_dbg.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/mips_completo_dbg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637505820190 "|MIPS_Completo_DBG|instr_DBG[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_DBG\[25\] GND " "Pin \"instr_DBG\[25\]\" is stuck at GND" {  } { { "mips_completo_dbg.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/mips_completo_dbg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637505820190 "|MIPS_Completo_DBG|instr_DBG[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_DBG\[30\] GND " "Pin \"instr_DBG\[30\]\" is stuck at GND" {  } { { "mips_completo_dbg.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/mips_completo_dbg.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637505820190 "|MIPS_Completo_DBG|instr_DBG[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_Addr1_DBG\[3\] GND " "Pin \"RF_Addr1_DBG\[3\]\" is stuck at GND" {  } { { "mips_completo_dbg.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/mips_completo_dbg.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637505820190 "|MIPS_Completo_DBG|RF_Addr1_DBG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_Addr1_DBG\[4\] GND " "Pin \"RF_Addr1_DBG\[4\]\" is stuck at GND" {  } { { "mips_completo_dbg.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/mips_completo_dbg.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637505820190 "|MIPS_Completo_DBG|RF_Addr1_DBG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_Addr1_DBG\[5\] GND " "Pin \"RF_Addr1_DBG\[5\]\" is stuck at GND" {  } { { "mips_completo_dbg.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/mips_completo_dbg.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637505820190 "|MIPS_Completo_DBG|RF_Addr1_DBG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_Addr2_DBG\[3\] GND " "Pin \"RF_Addr2_DBG\[3\]\" is stuck at GND" {  } { { "mips_completo_dbg.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/mips_completo_dbg.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637505820190 "|MIPS_Completo_DBG|RF_Addr2_DBG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_Addr2_DBG\[4\] GND " "Pin \"RF_Addr2_DBG\[4\]\" is stuck at GND" {  } { { "mips_completo_dbg.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/mips_completo_dbg.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637505820190 "|MIPS_Completo_DBG|RF_Addr2_DBG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_Addr2_DBG\[5\] GND " "Pin \"RF_Addr2_DBG\[5\]\" is stuck at GND" {  } { { "mips_completo_dbg.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/mips_completo_dbg.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637505820190 "|MIPS_Completo_DBG|RF_Addr2_DBG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_Addr3_DBG\[5\] GND " "Pin \"RF_Addr3_DBG\[5\]\" is stuck at GND" {  } { { "mips_completo_dbg.v" "" { Text "C:/Projetos/MIPS_Completo_DBG/mips_completo_dbg.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637505820190 "|MIPS_Completo_DBG|RF_Addr3_DBG[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637505820190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637505820470 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637505823077 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637505823925 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637505823925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4727 " "Implemented 4727 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637505824582 ""} { "Info" "ICUT_CUT_TM_OPINS" "275 " "Implemented 275 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637505824582 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4450 " "Implemented 4450 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637505824582 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637505824582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637505824618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 21 11:43:44 2021 " "Processing ended: Sun Nov 21 11:43:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637505824618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637505824618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637505824618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637505824618 ""}
