<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en" lang="en" xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>IP Release Note - IOSF_Sideband_Endpoint_PIC</title>
    <style>
      body {
        font-family: Geneva, Arial, Helvetica, sans-serif;
        font-size: 12px;
        margin: 0px;
      }

      body,html {
        height: 100%;
      }

      .release_note_editor {
        padding: 8px;
      }

      .release_note_main_section {
        height: 98%;
        overflow: auto;
        margin-left: 10px;
        margin-right: 10px;
      }

      .release_note_section {
        text-align: left;
        padding: 5px 10px;
        border: 1px solid #000;
        margin-bottom: 8px;
      }

      .release_note_header {
        font-size: 12pt;
        font-weight: bolder;
        font-family: arial;
        padding-top: 30px;
        padding-bottom: 30px;
      }

      .release_note_info_table {
        border:1px;
        border-collapse:collapse;
        word-wrap:break-word;
        table-layout:fixed;
        font-size:10pt;
        padding: 5px;
      }

      .release_note_info_table th {
        background-color:#ebf0f9;
        color:black;
        border:#517dbf 1pt solid;
        vertical-align:top;
        font-family:arial;
        text-align:center;
        padding: 5px 8px 5px 8px;
      }

      .release_note_info_table td {
        border:#517dbf 1pt solid;
        vertical-align:top;
        text-align:left;
        padding: 5px 8px 5px 8px;
        color: #00f;
      }

      .release_note_titletext {
        font-weight: bold;
        font-family: arial;
        font-size: 10pt;
      }

      .release_note_content {
        color: #00f;
        word-wrap: break-word;
        white-space:normal;
        font-family: arial;
        text-overflow: ellipsis;
        display:inline-block;
        vertical-align: baseline;
        text-align: left;
        padding: 5px;
      }


      div.uncheck{
        color:gray;
        font-family:verdana;
        font-style:italic;
      }
      }
      
      div.checked{
        color:black;
        font-weight:bold;
        font-family:verdana;
      }

      span.checked{
        color:green;
        font-weight:bold;
        position:relative;
        margin:2px;
        text-shadow: 1px 1px 1px rgba(0, 0, 0, .2);
        content:"\2713";
        text-align:center;
        line-height:15pt;
        font-size:15pt;
      }

      
      th.colheader{
        font-family:Serif;
        font-size:10pt;
        text-transform: uppercase;
        text-decoration:underline dotted green;
        width: fit-content;
        margin-bottom:10px;
        padding-bottom:10px;
        padding-top:10px;
        padding-left:5px;
      }

    </style>
  </head>
  <body>
    <div class="release_note_main_section tab_content" style="display:block">
      <div class="release_note_header">The  team is pleased to announce a collateral release.</div>
      <div class="release_note_section">
        <span class="release_note_titletext">This release is for the following customer project/product:</span><br/>
        <span class="release_note_content">Alder Lake N 0C+8A+GT1 CPU Die,Alder Lake P 2C+8A+GT2 CPU Die,Alder Lake P 6C+8A+GT2 CPU Die,Alder Lake PCH-P Die,Alder Lake PCH-S Die,Alder Lake S 6C+0A+GT1 CPU Die,Alder Lake S 8C+8A+GT1 CPU Die,Annex Creek Test Chip,Arctic Sound DC4,Arno River,Austin Creek Die 1,Avon Crest Die,Azure Creek,Bear Rapids-D Compute Die,Bear Rapids-D HCC Cloud Base Die,Breton Sound Die,Broxton 1.1 DIE,Broxton DIE,Broxton-P DIE,Brush Creek,CPM3100,Canadice Lake 6C C Die,Canadice Lake GT2 G Die,Cannon Lake H 8+2 Die,Cannon Lake PCH-H Die,Cannon Lake PCH-LP,Cannon Lake S/H/X 6+2 Die,Cannon Lake Y/U 2+2 Die,Carmel River Eagle GPU Die,Cedar Fork,Clover Falls Die,Columbiaville Die,Columbiaville-SD Die,Comet Lake PCH-H Die,Comet Lake PCH-LP Die,Comet Lake PCH-V Die,Connorsville Die,Cooper Lake SP HCC Die,Cooper Lake SP XCC Die,Cove Hill DIE,Cove Peak ASIC,Crow Valley Die,DG1 Die,DG2-128 Die,DG2-512 Die,DIAMOND RAPIDS-COMPUTE-32C,Deep Bay Die,Diamond Rapids-SP Cache Die,Diamond Rapids-SP IO Hub,Diamond Rapids-SP eDRAM Die,Donahue Valley Die,Elasti-G10 ADM Die,Elasti-G10 GPU Die,Elasti-G11 ADM Die,Elasti-G11 GPU Die,Elasti-G12 ADM Die,Elkhart Lake CPU Die,Emerald Rapids-SP-MCC Die,Emerald Rapids-SP-XCC Die,Emmitsburg Die,Forbes Creek Test Chip,Fork Lake Die,GRANITE RAPIDS-COMPUTE-DIE-M,GRANITE RAPIDS-D-LCC-COMPUTE-DIE,GRANITE RAPIDS-IO-DIE-M,Gemini Lake Die,Goldridge DIE,Grand Ridge Compute +NAC Die,Granite Branch,Granite Rapids  RWC HBM Die E,Granite Rapids-D IO Die,Hurricane Harbor Die,Hutchings Creek Test Chip,Ice Lake D HCC Die,Ice Lake D LCC Die,Ice Lake Inference CPU Die,Ice Lake PCH-LP Die,Ice Lake PCH-N Die,Ice Lake Refresh S/H 8+1 CPU Die,Ice Lake SP HCC Die,Ice Lake SP LCC Die,Ice Lake SP XCC Die,Ice Lake U/Y 4+2 CPU Die,Icicle Creek Die,Ivey Creek,Jasper Lake CPU Die,Jasper Lake PCH-N Die,Joseph Creek Test Chip,Keem Bay,Kenai Ridge DIE,Knights Run SDV,LIGHTNING MOUNTAIN Die,Lakefield 1 Base,Lakefield 1 Compute Die,Lewisburg-NS Die,Lewisburg-SD Die,Logan Hill DIE,Lunar Lake CPU-P68 Die,Lunar Lake SoC-M Die,Lunar Lake SoC-P Die,Lupton Creek Test Chip,Maple Ridge die,Meadow Wood Die,Meteor Branch CPU-28 Die,Meteor Lake Base-M Die,Meteor Lake Base-P682-ADM Die,Meteor Lake Base-P683-ADM Die,Meteor Lake CPU-28 Die,Meteor Lake CPU-68 Die,Meteor Lake CPU-68S Die,Meteor Lake GPU-M Die,Meteor Lake GPU-P Die,Meteor Lake IOE-M Die,Meteor Lake IOE-P Die,Meteor Lake PCH-S Die,Meteor Lake SoC-M Die,Meteor Lake SoC-S Die,Monster Lake CPU-68 Die,Mount Evans Die,Mule Creek Canyon PCH Die,Mustang Ridge Die,Mustang Ridge IO Die,Oyster Bay Die,Pardus Creek Test Chip,Ponte Vecchio Base Die,Ponte Vecchio SRAM Die,Puma Test Chip DC1,Raptor Lake P 6C+8A+GT2 CPU Die,Raptor Lake S 8C+16A+GT1 CPU Die,Reynolds Rock,Rocket Lake S/H 8+1 Die,Rocket Lake U/Y 6+1 Die,SIERRA FOREST-COMPUTE-L,San Juan Creek Die,Sapphire Rapids SP+HBM XRC Die,Sapphire Rapids SP-I LCC Die,Sapphire Rapids SP-MCC Die,Sapphire Rapids SP-XRC Die,Sequoia Wood,Shadow Wood Die,Sierra Forest Branch,Snow Ridge BTS/HCC,Soft IP Pathfinding,Styx Pass Die,Sunrise Point-H Die,Tanner Ridge Die,Thunder Bay Die,Tiger Lake PCH-H Die,Tiger Lake PCH-LP Die,Tiger Lake S/H 8+1 Die,Tiger Lake U/Y 4+2 Die,Tiger Lake U/Y Refresh 4+2 Die,Tiny Glacier,Titan Ridge (DP/SP/DD Die),Trout Creek Die,Twin Mountain DIE,Valley Crest Die,Willow Bar Die,Willow Pond Die Left,Willow Pond Die Right,X-GOLD 766 DIE</span>
      </div>
      <div class="release_note_section">
        <span class="release_note_titletext">Process:</span>
        <span class="release_note_content">NA</span>
      </div>
      <div class="release_note_section">
        <span class="release_note_titletext">Design Name:</span>
        <span class="release_note_content">IOSF_Sideband_Endpoint_PIC</span>
      </div>
      <div class="release_note_section">
        <span class="release_note_titletext">ZirconQA Score:</span>
        <span class="release_note_content">https://ipquality.swiss.intel.com/checklist?checklist=10&milestone=18014429396&mode=1&ip=88397</span>
      </div>
      <div class="release_note_section">
        <span class="release_note_titletext">Release Type/Milestone:</span>
        <span class="release_note_content">RTL1P0</span>
      </div>
      <div class="release_note_section">
        <span class="release_note_titletext">Release Date:</span>
        <span class="release_note_content">1/9/2021</span>
      </div>
      <div class="release_note_section">
        <span class="release_note_titletext">Tag Name:</span>
        <span class="release_note_content"></span>
      </div>
      <div class="release_note_section">
        <span class="release_note_titletext">Runset Version:</span><br/>
        <span class="release_note_editor">NA</span>
      </div>
      <div class="release_note_section">
        <span class="release_note_titletext">UPF Version:</span><br/>
        <span class="release_note_editor">NA</span>
      </div>

      <div class="release_note_section">
        <span class="release_note_titletext">Special notes regarding this release:</span><br/>
        <span class="release_note_editor" ></br>This is SBE release version PICr35 with cfence bug fix. We have added readme file in cfg/README_EP_PICr35. And for IP access request please contact jignasa.patel@intel.com</span>
      </div>
      <div class="release_note_section">
        <span class="release_note_titletext">Comments regarding this release:</span><br/>
        <span class="release_note_editor" style="color:blue;"><h2>RTL Updates:</h2> <dl> <dt>HSDs: <dt> </dl> <dd>1.	<a href="https://hsdes.intel.com/appstore/article/#/22011612815">22011612815:</a> "Issue with Bulk RATA is different from Legacy RATA on treg_cerr logic is fixed in this release"</dd>
<dd>2.	<a herf="https://hsdes.intel.com/appstore/article/#/14013117381">14013117381:</a> "SBE Completion Fencing Legacy 8b SBE deasserts CFENCE signal due to incorrectly decoding Posted transaction"</dd>
<dd>3.	<a herf="https://hsdes.intel.com/appstore/article/#/14013279301">14013279301:</a> "SBE TSA and mat version update"</dd>
<dd>4.	<a herf="https://hsdes.intel.com/appstore/article/#/22011522174">22011522174:</a> "SGCDC CDC enhancements for SBE - tracking ticket"</dd>
<dd>5.	<a herf="https://hsdes.intel.com/appstore/article/#/14012676022">14012676022:</a> "TFM - FWD MDF - IOSF EP has syn2sim error"</dd>
<dd>6.	<a herf="https://hsdes.intel.com/appstore/article/#/22011376452">22011376452:</a> "Define legal combo values of usyncselect and SIDE_USYNC_DELAY, AGENT_USYNC_DELAY parameter settings"</dd>
<dd>7.	<a herf="https://hsdes.intel.com/appstore/article/#/22011368758">22011368758:</a> "Logic used for assertion code which needs to be put in retention list in UPF is guarded under INTEL_SIMONLY"</dd>
<dd>8.	<a herf="https://hsdes.intel.com/appstore/article/#/14012006477">14012006477:</a> "Add RTL assertion around relationship between agent_clkreq and mmsg signals"</dd>
<dd>9.	<a herf"=https://hsdes.intel.com/appstore/article/#/14011334385">14011334385:</a> "Doc Update - Sideband Endpoint handling of SAIRS EH when configured with GLOBAL_EP=1 and RX_EXT_HEADER_SUPPORT=0"</dd>
<dd>10.	<a herf"=https://hsdes.intel.com/appstore/article/#/1409390433">1409390433:</a> "SBEP's difference tmsg_*valid signal behavior between sync/async modes"</dd> </dl> <h3>Backend and Validation Updates:</h3> <dd>General Updates </dd> <h3>Known Issues:</h3> <dd> None. </dd> <h3>Special Considerations and Instructions:</h3> <li> THis is SBE release PICr35 with TSA 20.36.06, readme file is added at cfg/README_EP_PICr35 <li> <li>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/appstore/article/#/sip.bugeco/create?=&subject=bugeco&tenant=sip">SIP HSD</a></li> <li>The Zircon scores are uploaded to PEARL now at <a href="https://ipquality.swiss.intel.com/drops?ip=88397&includeLocked=false&mode=1">SBE Zircon Scores</a></li></span>
      </div>

      <div class="release_note_section">
        <span class="release_note_titletext">Known issues, errata, or exceptions for this release:</span><br/>
        <span class="release_note_editor" style="color:blue;"></span>
      </div>
      <div class="release_note_section">
        <span class="release_note_titletext">Changes in this release compared to previous release:</span><br/>
        <span class="release_note_editor" style="color:blue;"></span>
      </div>

      <div class="release_note_section">
        <span class="release_note_titletext">HSD issues/bugs addressed by this release:</span><br/>
        <span class="release_note_editor">22011612815,14013117381,14013279301,22011522174,14012676022,22011376452,22011368758,14012006477,14011334385,1409390433</span><br/><br/>
        <span class="release_note_titletext">HSD-ES tickets tagged for release:</span><br/><br/>
        <table class="release_note_info_table">
          <tr><th>Count</th><th>ID</th><th>Title</th><th>Status</th><th>Priority</th><th>Type</th><th>Owner</th><th>Submitted By</th><th>Component</th><th>from_tenant</th></tr><tr id='release_note_hsd_id_14011334385'><td>1</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=14011334385' target='_blank'>14011334385</a></td><td>Doc Update - Sideband Endpoint handling of SAIRS EH when configured with GLOBAL_EP=1 and RX_EXT_HEADER_SUPPORT=0</td><td>complete</td><td>3-medium</td><td>enhancement</td><td>jignasap</td><td>jignasap</td><td>ip.top</td><td></td></tr><tr id='release_note_hsd_id_14012676022'><td>2</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=14012676022' target='_blank'>14012676022</a></td><td>TFM - FWD MDF - IOSF EP has syn2sim error</td><td>complete</td><td>3-medium</td><td>enhancement</td><td>jignasap</td><td>sekosto</td><td>ip.top</td><td>server</td></tr><tr id='release_note_hsd_id_14013279301'><td>3</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=14013279301' target='_blank'>14013279301</a></td><td>SBE TSA and mat version update</td><td>complete</td><td>3-medium</td><td>enhancement</td><td>jignasap</td><td>jignasap</td><td>ip.top</td><td></td></tr><tr id='release_note_hsd_id_22011368758'><td>4</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=22011368758' target='_blank'>22011368758</a></td><td>Logic used for assertion code which needs to be put in retention list in UPF is guarded under INTEL_SIMONLY</td><td>complete</td><td>2-high</td><td>bug</td><td>jignasap</td><td>bhatarav</td><td>ip.top</td><td></td></tr><tr id='release_note_hsd_id_22011522174'><td>5</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=22011522174' target='_blank'>22011522174</a></td><td>SG CDC enhancements for SBE - tracking ticket</td><td>complete</td><td>3-medium</td><td>enhancement</td><td>jignasap</td><td>ndmacavo</td><td>ip.top</td><td></td></tr>
        </table>
      </div>

      <div class="release_note_section">
        <span class="release_note_titletext">Release location:</span><br/><br/>
        <table class="release_note_info_table">
          <tr>
            <th>Milestone ID</th>
            <th>Drop Type</th>
            <th>Configuration Name</th>
            <th>IPX FQN</th>
            <th>IPX Line Policy</th>
            <th>Revision</th>
          </tr>
          <tr>
            <td>
              <a href="https://hsdes.intel.com/appstore/article/#/18014429396">
                18014429396
              </a>
            </td>
            <td>Standard</td>
            <td>IOSF Sideband Endpoint_PIC</td>
            <td>
              <a href="https://ipxprod2.intel.com/#/ipv/" style="text-decoration:none">
                iosf_sb.sbe@.pic
              </a>
            </td>
            <td>undefined</td>
            <td>RTL1P0_PICr35</td>
          </tr> 
        </table>
        <br/>
        <span class="release_note_titletext">Comments regarding release location:</span><br/>
        <span class="release_note_editor"></span>
      </div>
      <div class="release_note_section">
        <span class="release_note_titletext">Tool versions in this release:</span><br/><br/>
        <table class="release_note_info_table">
          <tr><th>Tool Name</th><th>Version</th></tr><tr><td>VisaFlow</td><td>4.4.9</td></tr><tr><td>VisaIT</td><td>4.3.11</td></tr><tr><td>blueprint</td><td>3.7.4</td></tr><tr><td>collage</td><td>5.4</td></tr><tr><td>conformal</td><td>17.20-s140</td></tr><tr><td>coretools</td><td>N-2017.12-SP1-2</td></tr><tr><td>designcompiler</td><td>O-2018.06-SP3</td></tr><tr><td>dvt</td><td>18.01.39-e46</td></tr><tr><td>lintra</td><td>19.1p6_shOpt64</td></tr><tr><td>nebulon</td><td>d19ww19.5</td></tr><tr><td>onda</td><td>3.6</td></tr><tr><td>ovm</td><td>2.1.2_2c_ml</td></tr><tr><td>questacdc</td><td>V10.4f_5</td></tr><tr><td>questasim</td><td>10.1c</td></tr><tr><td>saola</td><td>16.2.20</td></tr><tr><td>spyglass</td><td>N2017.12-SP2-5</td></tr><tr><td>tessent</td><td>2019.1</td></tr><tr><td>vcsmx</td><td>P-2019.06-SP1-1</td></tr><tr><td>verdi3</td><td>P-2019.06-SP1-1</td></tr><tr><td>spyglass_lint</td><td>1.10.09.19ww39</td></tr><tr><td>spyglass_cdc</td><td>2.00.06</td></tr><tr><td>vclp</td><td>P-2019.06-SP2</td></tr><tr><td>caliber</td><td>19.46.02</td></tr>
        </table>
      </div>
      <div class="release_note_section">
        <span class="release_note_titletext">Types of files/collateral being released:</span><br/>
        <div>Included collaterals are marked with '<span class="checked">&#x2713;</span>'</div>
        <table><tr><th class="colheader">Design - Checks, Reports, Waivers</th></tr>
<tr>
<td><div class="uncheck" name="CALIBERPRESENT"> Caliber</div></td><td><div class="uncheck" name="COVRPRESENT"> Coverage Reports</div></td><td><div class="uncheck" name="FEVPRESENT"> FEV</div></td><td><div class="uncheck" name="FISHTAILPRESENT"> Fishtail</div></td></tr>
<tr>
<td><div class="uncheck" name="LINTPRESENT"> Lint</div></td><td><div class="uncheck" name="LINTRAWPRESENT"> Lintra Waiver</div></td><td><div class="uncheck" name="LVLOGSPRESENT"> LV Logs</div></td><td><div class="uncheck" name="NOISEPRESENT"> Noise Files</div></td></tr>
<tr>
<td><div class="uncheck" name="OPENLATCHPRESENT"> Open Latch</div></td><td><div class="uncheck" name="POWERXLSPRESENT"> Power Data Spreadsheet</div></td><td><div class="uncheck" name="RVREPORTPRESENT"> RV Report</div></td><td><div class="uncheck" name="SPYGDFTPRESENT"> Spyglassdft</div></td></tr>
<tr>
<td><div class="uncheck" name="SPYGINTPRESENT"> Spyglass Int</div></td><td><div class="uncheck" name="SPYGLPPRESENT"> Spyglasslp</div></td><td><div class="uncheck" name="VCLP"> VCLP</div></td></tr>
<tr><th class="colheader">Design - DFx</th></tr>
<tr>
<td><div class="uncheck" name="SCANPRESENT"> Scan</div></td><td><div class="uncheck" name="VISAPRESENT"> Visa</div></td></tr>
<tr><th class="colheader">Design Collateral</th></tr>
<tr>
<td><div class="uncheck" name="AHUPRESENT"> ACE HDL UDF File(s)</div></td><td><div class="uncheck" name="BSDLPRESENT"> BSDL File(s)</div></td><td><div class="uncheck" name="CDCPRESENT"> CDC</div></td><td><div class="uncheck" name="COREKITPRESENT"> Collage Collateral (*.corekit, build and log files)</div></td></tr>
<tr>
<td><div class="uncheck" name="DCPRESENT"> DC</div></td><td><div class="uncheck" name="DEFPRESENT"> DEF</div></td><td><div class="uncheck" name="GDSPRESENT"> GDS</div></td><td><div class="uncheck" name="LEFPRESENT"> LEF</div></td></tr>
<tr>
<td><div class="uncheck" name="LIBSPRESENT"> Timing Libs</div></td><td><div class="uncheck" name="OASPRESENT"> OAS</div></td><td><div class="uncheck" name="PYPRESENT"> Prime Yield Netlist (.py)</div></td><td><div class="uncheck" name="RDLPRESENT"> RDL Files</div></td></tr>
<tr>
<td><div class="uncheck" name="RVPRESENT"> RV Collateral</div></td><td><div class="uncheck" name="SIEPRESENT"> PD/SIE Data (icc(t), IBIS, FASE, etc.)</div></td><td><div class="uncheck" name="SPPRESENT"> Spice Netlist (.sp)</div></td><td><div class="uncheck" name="UPFPRESENT"> UPF</div></td></tr>
<tr>
<td><div class="uncheck" name="UPFPRESENT"> Unified Power Format (UPF)</div></td></tr>
<tr><th class="colheader">Documentation</th></tr>
<tr>
<td><div class="uncheck" name="CSPECPRESENT"> C-Spec</div></td><td><div class="uncheck" name="DFXASPECPRESENT"> DFx A-Spec</div></td><td><div class="uncheck" name="INTGDPDFPRESENT"> Integration Guide Document</div></td><td><div class="uncheck" name="INTGDXLSPRESENT"> Integration Guide Spreadsheet</div></td></tr>
<tr>
<td><div class="uncheck" name="IPHASPRESENT"> IP HAS</div></td><td><div class="uncheck" name="IPVCPRESENT"> IP Verif Reference</div></td><td><div class="uncheck" name="PDEHANDBOOKPRESENT"> PDE Handbook</div></td></tr>
<tr><th class="colheader">Other</th></tr>
<tr>
<td><div class="uncheck" name="MISCPRESENT"> Miscellaneous Files</div></td></tr>
<tr><th class="colheader">RTL Collateral</th></tr>
<tr>
<td><div class="uncheck" name="HDLPRESENT"> HDL File(s)</div></td><td><div class="uncheck" name="RTLPRESENT"> RTL</div></td></tr>
<tr><th class="colheader">Verification Collateral</th></tr>
<tr>
<td><div class="uncheck" name="EMULATIONPRESENT"> Emulation</div></td><td><div class="uncheck" name="GLSPRESENT"> GLS Collateral</div></td><td><div class="uncheck" name="SVVCPRESENT"> SV Verif Collaterals</div></td><td><div class="uncheck" name="VERIFCPRESENT"> Verification Collaterals</div></td></tr>
</tr>
</table>
      </div>
      <div class="release_note_section">
        <span class="release_note_titletext">STD cell libraries:</span><br/>
        <span class="release_note_editor">NA</span><br/>
        <span class="release_note_titletext">Comments regarding STD cell libraries:</span><br/>
        <span class="release_note_editor">NA</span>
      </div>
      <div class="release_note_section">
        <span class="release_note_titletext">TD cell libraries:</span><br/>
        <span class="release_note_editor">NA</span><br/>
        <span class="release_note_titletext">Comments regarding TD cell libraries:</span><br/>
        <span class="release_note_editor">NA</span>
      </div>
      <div class="release_note_section">
        <span class="release_note_titletext">Other IPs from IRR that this IP release was co-validated with:</span><br/>
        <span class="release_note_editor"></span>
      </div>
      <div class="release_note_section">
        <span class="release_note_titletext">Comments on quality checks (if applicable):</span><br/>
        <span class="release_note_editor"></span>
      </div>
      <div class="release_note_section">
        <span class="release_note_titletext">Support Information:</span><br/>
        <br/>
        HSD Home: 
        <a href="https://hsdes.intel.com/home/default.html#magazinerack" target="_blank">
          https://hsdes.intel.com/home/default.html#magazinerack</a><br/>
        <br/>
        For specific information regarding this Release, contact:<br/>
        <table class="release_note_info_table" id="release_note_contact_table">
          <tr>
            <th>Contact Name</th>
            <th>Phone</th>
            <th>Email</th>
            <th>Idsid</th>
            <th>Contact Type</th>
          </tr>
          <tbody id='release_note_contact'>
            
          </tbody>
        </table>
      </div>
      <div class="release_note_section">
        <span class="release_note_titletext"><u>Go here to download/request IP: </u> </span>
        <a href="http://goto/internal_ip_access" target="_blank">http://goto/internal_ip_access</a><br/><br/>
        <span class="release_note_titletext"><u>Consuming IP from IPX:</u></span><br/>
        <table>
          <tr>
            <td>Native IPX Users: </td>
            <td><a href="https://wiki.ith.intel.com/display/IPX/IPX+Manual+Download+%28IP+Consumption%29+Process">https://wiki.ith.intel.com/display/IPX/IPX+Manual+Download+%28IP+Consumption%29+Process</a></td>
          </tr>
          <tr>
            <td>HDK PH1: </td>
            <td><a href="https://wiki.ith.intel.com/display/iphandoff/SHIP+Cheat+Sheet#SHIPCheatSheet-IPcomingfromIPX">goto/ship</a></td>
          </tr>
          <tr>
            <td>HDK PH2: </td>
            <td><a href="https://wiki.ith.intel.com/display/IPX/HDK+SHIP+usage+for+IPX">https://wiki.ith.intel.com/display/IPX/HDK+SHIP+usage+for+IPX</a></td>
          </tr>
          <tr>
            <td>Cheetah: </td>
            <td><a href="https://wiki.ith.intel.com/display/iphandoff/SHIP2+Cheat+Sheet+for+Cheetah">goto/ship2</a></td>
          </tr>
        </table><br/>
      </div>
    </div>
  </body>
</html>
