{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623755972291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623755972299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 15 16:49:32 2021 " "Processing started: Tue Jun 15 16:49:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623755972299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755972299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755972299 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623755972776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623755972777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/test_tb2.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/test_tb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_tb2 " "Found entity 1: test_tb2" {  } { { "tb/test_tb2.v" "" { Text "E:/GIthub/Processor/tb/test_tb2.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_unit_tb " "Found entity 1: Control_unit_tb" {  } { { "tb/Control_unit_tb.v" "" { Text "E:/GIthub/Processor/tb/Control_unit_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/state_machine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/state_machine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine_tb " "Found entity 1: state_machine_tb" {  } { { "tb/state_machine_tb.v" "" { Text "E:/GIthub/Processor/tb/state_machine_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/test_tb1.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/test_tb1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1_tb " "Found entity 1: test1_tb" {  } { { "tb/test_tb1.v" "" { Text "E:/GIthub/Processor/tb/test_tb1.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987135 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "read_file_tb.v(24) " "Verilog HDL information at read_file_tb.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "tb/read_file_tb.v" "" { Text "E:/GIthub/Processor/tb/read_file_tb.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623755987243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/read_file_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/read_file_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_file_tb " "Found entity 1: read_file_tb" {  } { { "tb/read_file_tb.v" "" { Text "E:/GIthub/Processor/tb/read_file_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ip " "Found entity 1: memory_ip" {  } { { "memory_ip.v" "" { Text "E:/GIthub/Processor/memory_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/memory_ip_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/memory_ip_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ip_tb " "Found entity 1: memory_ip_tb" {  } { { "tb/memory_ip_tb.v" "" { Text "E:/GIthub/Processor/tb/memory_ip_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/bus_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/bus_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_tb " "Found entity 1: BUS_tb" {  } { { "tb/BUS_tb.v" "" { Text "E:/GIthub/Processor/tb/BUS_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/ac_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/ac_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ac_tb " "Found entity 1: ac_tb" {  } { { "tb/ac_tb.v" "" { Text "E:/GIthub/Processor/tb/ac_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "tb/ALU_tb.v" "" { Text "E:/GIthub/Processor/tb/ALU_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "Register.v" "" { Text "E:/GIthub/Processor/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "E:/GIthub/Processor/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/GIthub/Processor/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ac.v 1 1 " "Found 1 design units, including 1 entities, in source file ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC " "Found entity 1: AC" {  } { { "AC.v" "" { Text "E:/GIthub/Processor/AC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "E:/GIthub/Processor/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/GIthub/Processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "E:/GIthub/Processor/BUS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987283 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Control_Unit.v(74) " "Verilog HDL Expression warning at Control_Unit.v(74): truncated literal to match 16 bits" {  } { { "Control_Unit.v" "" { Text "E:/GIthub/Processor/Control_Unit.v" 74 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1623755987284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "E:/GIthub/Processor/Control_Unit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987285 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Processor_datapath.v " "Can't analyze file -- file Processor_datapath.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1623755987288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.v" "" { Text "E:/GIthub/Processor/state_machine.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987290 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_layer.v(43) " "Verilog HDL information at top_layer.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "top_layer.v" "" { Text "E:/GIthub/Processor/top_layer.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623755987292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file top_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_layer " "Found entity 1: top_layer" {  } { { "top_layer.v" "" { Text "E:/GIthub/Processor/top_layer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "E:/GIthub/Processor/clock.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 0 0 " "Found 0 design units, including 0 entities, in source file test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_out_proc top_layer.v(35) " "Verilog HDL Implicit Net warning at top_layer.v(35): created implicit net for \"addr_out_proc\"" {  } { { "top_layer.v" "" { Text "E:/GIthub/Processor/top_layer.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623755987297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_layer " "Elaborating entity \"top_layer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623755987343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:Processor " "Elaborating entity \"Processor\" for hierarchy \"Processor:Processor\"" {  } { { "top_layer.v" "Processor" { Text "E:/GIthub/Processor/top_layer.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623755987360 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out Processor.v(8) " "Output port \"data_out\" at Processor.v(8) has no driver" {  } { { "Processor.v" "" { Text "E:/GIthub/Processor/Processor.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623755987362 "|top_layer|Processor:Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Processor:Processor\|Control_Unit:control_unit " "Elaborating entity \"Control_Unit\" for hierarchy \"Processor:Processor\|Control_Unit:control_unit\"" {  } { { "Processor.v" "control_unit" { Text "E:/GIthub/Processor/Processor.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623755987363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r R datapath.v(9) " "Verilog HDL Declaration information at datapath.v(9): object \"r\" differs only in case from object \"R\" in the same scope" {  } { { "datapath.v" "" { Text "E:/GIthub/Processor/datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623755987387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ar AR datapath.v(9) " "Verilog HDL Declaration information at datapath.v(9): object \"ar\" differs only in case from object \"AR\" in the same scope" {  } { { "datapath.v" "" { Text "E:/GIthub/Processor/datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623755987387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dr DR datapath.v(9) " "Verilog HDL Declaration information at datapath.v(9): object \"dr\" differs only in case from object \"DR\" in the same scope" {  } { { "datapath.v" "" { Text "E:/GIthub/Processor/datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623755987387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ac AC datapath.v(9) " "Verilog HDL Declaration information at datapath.v(9): object \"ac\" differs only in case from object \"AC\" in the same scope" {  } { { "datapath.v" "" { Text "E:/GIthub/Processor/datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623755987387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC datapath.v(9) " "Verilog HDL Declaration information at datapath.v(9): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "datapath.v" "" { Text "E:/GIthub/Processor/datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623755987387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ir IR datapath.v(11) " "Verilog HDL Declaration information at datapath.v(11): object \"ir\" differs only in case from object \"IR\" in the same scope" {  } { { "datapath.v" "" { Text "E:/GIthub/Processor/datapath.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623755987387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "alu ALU datapath.v(9) " "Verilog HDL Declaration information at datapath.v(9): object \"alu\" differs only in case from object \"ALU\" in the same scope" {  } { { "datapath.v" "" { Text "E:/GIthub/Processor/datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623755987388 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.v 1 1 " "Using design file datapath.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "E:/GIthub/Processor/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987390 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623755987390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath Processor:Processor\|datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"Processor:Processor\|datapath:datapath\"" {  } { { "Processor.v" "datapath" { Text "E:/GIthub/Processor/Processor.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623755987391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS Processor:Processor\|datapath:datapath\|BUS:BUS " "Elaborating entity \"BUS\" for hierarchy \"Processor:Processor\|datapath:datapath\|BUS:BUS\"" {  } { { "datapath.v" "BUS" { Text "E:/GIthub/Processor/datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623755987394 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ar BUS.v(18) " "Verilog HDL Always Construct warning at BUS.v(18): variable \"ar\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "E:/GIthub/Processor/BUS.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1623755987395 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ac BUS.v(19) " "Verilog HDL Always Construct warning at BUS.v(19): variable \"ac\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "E:/GIthub/Processor/BUS.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1623755987395 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc BUS.v(20) " "Verilog HDL Always Construct warning at BUS.v(20): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "E:/GIthub/Processor/BUS.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1623755987396 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dr BUS.v(21) " "Verilog HDL Always Construct warning at BUS.v(21): variable \"dr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "E:/GIthub/Processor/BUS.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1623755987396 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r BUS.v(22) " "Verilog HDL Always Construct warning at BUS.v(22): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "E:/GIthub/Processor/BUS.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1623755987396 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iram BUS.v(23) " "Verilog HDL Always Construct warning at BUS.v(23): variable \"iram\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "E:/GIthub/Processor/BUS.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1623755987396 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dram BUS.v(24) " "Verilog HDL Always Construct warning at BUS.v(24): variable \"dram\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "E:/GIthub/Processor/BUS.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1623755987396 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ir BUS.v(25) " "Verilog HDL Always Construct warning at BUS.v(25): variable \"ir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "E:/GIthub/Processor/BUS.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1623755987396 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ar BUS.v(30) " "Verilog HDL Always Construct warning at BUS.v(30): variable \"ar\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "BUS.v" "" { Text "E:/GIthub/Processor/BUS.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1623755987396 "|top_layer|Processor:Processor|datapath:datapath|BUS:BUS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Processor:Processor\|datapath:datapath\|register:R " "Elaborating entity \"register\" for hierarchy \"Processor:Processor\|datapath:datapath\|register:R\"" {  } { { "datapath.v" "R" { Text "E:/GIthub/Processor/datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623755987397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC Processor:Processor\|datapath:datapath\|AC:AC " "Elaborating entity \"AC\" for hierarchy \"Processor:Processor\|datapath:datapath\|AC:AC\"" {  } { { "datapath.v" "AC" { Text "E:/GIthub/Processor/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623755987399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Processor:Processor\|datapath:datapath\|PC:PC " "Elaborating entity \"PC\" for hierarchy \"Processor:Processor\|datapath:datapath\|PC:PC\"" {  } { { "datapath.v" "PC" { Text "E:/GIthub/Processor/datapath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623755987402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR Processor:Processor\|datapath:datapath\|IR:IR " "Elaborating entity \"IR\" for hierarchy \"Processor:Processor\|datapath:datapath\|IR:IR\"" {  } { { "datapath.v" "IR" { Text "E:/GIthub/Processor/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623755987407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:Processor\|datapath:datapath\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"Processor:Processor\|datapath:datapath\|ALU:ALU\"" {  } { { "datapath.v" "ALU" { Text "E:/GIthub/Processor/datapath.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623755987411 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ALU.v(20) " "Verilog HDL Case Statement information at ALU.v(20): all case item expressions in this case statement are onehot" {  } { { "ALU.v" "" { Text "E:/GIthub/Processor/ALU.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1623755987413 "|top_layer|Processor:Processor|datapath:datapath|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:state_machine " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:state_machine\"" {  } { { "top_layer.v" "state_machine" { Text "E:/GIthub/Processor/top_layer.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623755987415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_ip memory_ip:memory_ip_data " "Elaborating entity \"memory_ip\" for hierarchy \"memory_ip:memory_ip_data\"" {  } { { "top_layer.v" "memory_ip_data" { Text "E:/GIthub/Processor/top_layer.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623755987418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_ip:memory_ip_data\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_ip:memory_ip_data\|altsyncram:altsyncram_component\"" {  } { { "memory_ip.v" "altsyncram_component" { Text "E:/GIthub/Processor/memory_ip.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623755987488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_ip:memory_ip_data\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_ip:memory_ip_data\|altsyncram:altsyncram_component\"" {  } { { "memory_ip.v" "" { Text "E:/GIthub/Processor/memory_ip.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623755987492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_ip:memory_ip_data\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_ip:memory_ip_data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623755987492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623755987492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623755987492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623755987492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623755987492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623755987492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623755987492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623755987492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623755987492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623755987492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623755987492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623755987492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623755987492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623755987492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623755987492 ""}  } { { "memory_ip.v" "" { Text "E:/GIthub/Processor/memory_ip.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623755987492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2gh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2gh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2gh1 " "Found entity 1: altsyncram_2gh1" {  } { { "db/altsyncram_2gh1.tdf" "" { Text "E:/GIthub/Processor/db/altsyncram_2gh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623755987555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755987555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2gh1 memory_ip:memory_ip_data\|altsyncram:altsyncram_component\|altsyncram_2gh1:auto_generated " "Elaborating entity \"altsyncram_2gh1\" for hierarchy \"memory_ip:memory_ip_data\|altsyncram:altsyncram_component\|altsyncram_2gh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623755987556 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1623755988277 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623755988515 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623755989444 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/GIthub/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file E:/GIthub/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755989494 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623755990403 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623755990403 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_ext\[9\] " "No output dependent on input pin \"addr_ext\[9\]\"" {  } { { "top_layer.v" "" { Text "E:/GIthub/Processor/top_layer.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623755990482 "|top_layer|addr_ext[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_ext\[10\] " "No output dependent on input pin \"addr_ext\[10\]\"" {  } { { "top_layer.v" "" { Text "E:/GIthub/Processor/top_layer.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623755990482 "|top_layer|addr_ext[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_ext\[11\] " "No output dependent on input pin \"addr_ext\[11\]\"" {  } { { "top_layer.v" "" { Text "E:/GIthub/Processor/top_layer.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623755990482 "|top_layer|addr_ext[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_ext\[12\] " "No output dependent on input pin \"addr_ext\[12\]\"" {  } { { "top_layer.v" "" { Text "E:/GIthub/Processor/top_layer.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623755990482 "|top_layer|addr_ext[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_ext\[13\] " "No output dependent on input pin \"addr_ext\[13\]\"" {  } { { "top_layer.v" "" { Text "E:/GIthub/Processor/top_layer.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623755990482 "|top_layer|addr_ext[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_ext\[14\] " "No output dependent on input pin \"addr_ext\[14\]\"" {  } { { "top_layer.v" "" { Text "E:/GIthub/Processor/top_layer.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623755990482 "|top_layer|addr_ext[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr_ext\[15\] " "No output dependent on input pin \"addr_ext\[15\]\"" {  } { { "top_layer.v" "" { Text "E:/GIthub/Processor/top_layer.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623755990482 "|top_layer|addr_ext[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623755990482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "394 " "Implemented 394 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623755990483 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623755990483 ""} { "Info" "ICUT_CUT_TM_LCELLS" "260 " "Implemented 260 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623755990483 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1623755990483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623755990483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623755990510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 15 16:49:50 2021 " "Processing ended: Tue Jun 15 16:49:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623755990510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623755990510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623755990510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623755990510 ""}
