

================================================================
== Vivado HLS Report for 'matmult'
================================================================
* Date:           Sun Nov 20 02:47:42 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-mat_mult.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  10020201|  10020201|  10020202|  10020202|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                      |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- LOOP_MAT_MULT_0     |  10020200|  10020200|    100202|          -|          -|   100|    no    |
        | + LOOP_MAT_MULT_1    |    100200|    100200|      1002|          -|          -|   100|    no    |
        |  ++ LOOP_MAT_MULT_2  |      1000|      1000|        10|          -|          -|   100|    no    |
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_14 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %a) nounwind, !map !14

ST_1: stg_15 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %b) nounwind, !map !20

ST_1: stg_16 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %out_r) nounwind, !map !24

ST_1: stg_17 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @matmult_str) nounwind

ST_1: stg_18 [1/1] 1.57ns
:4  br label %1


 <State 2>: 1.97ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i7 [ 0, %0 ], [ %i_1, %8 ]

ST_2: phi_mul1 [1/1] 0.00ns
:1  %phi_mul1 = phi i14 [ 0, %0 ], [ %next_mul2, %8 ]

ST_2: next_mul2 [1/1] 1.96ns
:2  %next_mul2 = add i14 %phi_mul1, 100

ST_2: exitcond2 [1/1] 1.97ns
:3  %exitcond2 = icmp eq i7 %i, -28

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_2: i_1 [1/1] 1.72ns
:5  %i_1 = add i7 %i, 1

ST_2: stg_25 [1/1] 0.00ns
:6  br i1 %exitcond2, label %9, label %2

ST_2: stg_26 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str) nounwind

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str) nounwind

ST_2: stg_28 [1/1] 1.57ns
:2  br label %3

ST_2: stg_29 [1/1] 0.00ns
:0  ret void


 <State 3>: 1.97ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i7 [ 0, %2 ], [ %j_1, %7 ]

ST_3: exitcond1 [1/1] 1.97ns
:1  %exitcond1 = icmp eq i7 %j, -28

ST_3: empty_2 [1/1] 0.00ns
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_3: j_1 [1/1] 1.72ns
:3  %j_1 = add i7 %j, 1

ST_3: stg_34 [1/1] 0.00ns
:4  br i1 %exitcond1, label %8, label %4

ST_3: stg_35 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str1) nounwind

ST_3: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str1) nounwind

ST_3: tmp_2_cast [1/1] 0.00ns
:2  %tmp_2_cast = zext i7 %j to i14

ST_3: tmp_9 [1/1] 1.96ns
:3  %tmp_9 = add i14 %phi_mul1, %tmp_2_cast

ST_3: tmp_9_cast [1/1] 0.00ns
:4  %tmp_9_cast = zext i14 %tmp_9 to i64

ST_3: out_addr [1/1] 0.00ns
:5  %out_addr = getelementptr [10000 x float]* %out_r, i64 0, i64 %tmp_9_cast

ST_3: stg_41 [1/1] 1.57ns
:6  br label %5

ST_3: empty_5 [1/1] 0.00ns
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str, i32 %tmp_1) nounwind

ST_3: stg_43 [1/1] 0.00ns
:1  br label %1


 <State 4>: 4.67ns
ST_4: storemerge [1/1] 0.00ns
:0  %storemerge = phi float [ 0.000000e+00, %4 ], [ %tmp_7, %6 ]

ST_4: k [1/1] 0.00ns
:1  %k = phi i7 [ 0, %4 ], [ %k_1, %6 ]

ST_4: phi_mul [1/1] 0.00ns
:2  %phi_mul = phi i14 [ 0, %4 ], [ %next_mul, %6 ]

ST_4: stg_47 [1/1] 2.71ns
:3  store float %storemerge, float* %out_addr, align 4

ST_4: exitcond [1/1] 1.97ns
:4  %exitcond = icmp eq i7 %k, -28

ST_4: empty_3 [1/1] 0.00ns
:5  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_4: k_1 [1/1] 1.72ns
:6  %k_1 = add i7 %k, 1

ST_4: stg_51 [1/1] 0.00ns
:7  br i1 %exitcond, label %7, label %6

ST_4: tmp_5_cast [1/1] 0.00ns
:1  %tmp_5_cast = zext i7 %k to i14

ST_4: tmp_s [1/1] 1.96ns
:2  %tmp_s = add i14 %phi_mul1, %tmp_5_cast

ST_4: tmp_10_cast [1/1] 0.00ns
:3  %tmp_10_cast = zext i14 %tmp_s to i64

ST_4: a_addr [1/1] 0.00ns
:4  %a_addr = getelementptr [10000 x float]* %a, i64 0, i64 %tmp_10_cast

ST_4: next_mul [1/1] 1.96ns
:5  %next_mul = add i14 %phi_mul, 100

ST_4: tmp_2 [1/1] 1.96ns
:6  %tmp_2 = add i14 %phi_mul, %tmp_2_cast

ST_4: tmp_12_cast [1/1] 0.00ns
:7  %tmp_12_cast = zext i14 %tmp_2 to i64

ST_4: b_addr [1/1] 0.00ns
:8  %b_addr = getelementptr [10000 x float]* %b, i64 0, i64 %tmp_12_cast

ST_4: a_load [2/2] 2.71ns
:9  %a_load = load float* %a_addr, align 4

ST_4: b_load [2/2] 2.71ns
:10  %b_load = load float* %b_addr, align 4

ST_4: empty_4 [1/1] 0.00ns
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str1, i32 %tmp_4) nounwind

ST_4: stg_63 [1/1] 0.00ns
:1  br label %3


 <State 5>: 8.41ns
ST_5: a_load [1/2] 2.71ns
:9  %a_load = load float* %a_addr, align 4

ST_5: b_load [1/2] 2.71ns
:10  %b_load = load float* %b_addr, align 4

ST_5: tmp_6 [4/4] 5.70ns
:11  %tmp_6 = fmul float %a_load, %b_load


 <State 6>: 5.70ns
ST_6: tmp_6 [3/4] 5.70ns
:11  %tmp_6 = fmul float %a_load, %b_load


 <State 7>: 5.70ns
ST_7: tmp_6 [2/4] 5.70ns
:11  %tmp_6 = fmul float %a_load, %b_load


 <State 8>: 5.70ns
ST_8: tmp_6 [1/4] 5.70ns
:11  %tmp_6 = fmul float %a_load, %b_load


 <State 9>: 7.26ns
ST_9: tmp_7 [5/5] 7.26ns
:12  %tmp_7 = fadd float %storemerge, %tmp_6


 <State 10>: 7.26ns
ST_10: tmp_7 [4/5] 7.26ns
:12  %tmp_7 = fadd float %storemerge, %tmp_6


 <State 11>: 7.26ns
ST_11: tmp_7 [3/5] 7.26ns
:12  %tmp_7 = fadd float %storemerge, %tmp_6


 <State 12>: 7.26ns
ST_12: tmp_7 [2/5] 7.26ns
:12  %tmp_7 = fadd float %storemerge, %tmp_6


 <State 13>: 7.26ns
ST_13: stg_74 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str2) nounwind

ST_13: tmp_7 [1/5] 7.26ns
:12  %tmp_7 = fadd float %storemerge, %tmp_6

ST_13: stg_76 [1/1] 0.00ns
:13  br label %5



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
