/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [36:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [26:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [16:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~(in_data[9] | celloutsig_0_8z);
  assign celloutsig_1_18z = ~((celloutsig_1_7z[9] | celloutsig_1_12z[2]) & (celloutsig_1_11z | in_data[141]));
  assign celloutsig_0_36z = celloutsig_0_26z | ~(celloutsig_0_23z[0]);
  assign celloutsig_1_8z = celloutsig_1_6z | ~(celloutsig_1_5z);
  assign celloutsig_1_11z = celloutsig_1_7z[2] | ~(celloutsig_1_0z[2]);
  assign celloutsig_0_8z = celloutsig_0_1z | ~(celloutsig_0_7z[1]);
  assign celloutsig_0_11z = celloutsig_0_0z | ~(celloutsig_0_9z[2]);
  assign celloutsig_0_13z = celloutsig_0_9z[0] | ~(celloutsig_0_1z);
  assign celloutsig_0_14z = celloutsig_0_2z | ~(celloutsig_0_9z[2]);
  assign celloutsig_0_21z = celloutsig_0_3z | ~(celloutsig_0_10z);
  assign celloutsig_0_26z = celloutsig_0_14z | ~(celloutsig_0_23z[0]);
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 10'h000;
    else _00_ <= { in_data[189:188], celloutsig_1_0z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 37'h0000000000;
    else _01_ <= { celloutsig_0_29z[15:8], celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_29z, celloutsig_0_24z };
  assign celloutsig_1_5z = in_data[150:140] == { in_data[162:153], celloutsig_1_1z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } || { in_data[19:13], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[26] & ~(in_data[5]);
  assign celloutsig_0_20z = celloutsig_0_12z & ~(celloutsig_0_8z);
  assign celloutsig_1_0z = in_data[135:128] * in_data[191:184];
  assign celloutsig_1_3z = in_data[136:134] * celloutsig_1_0z[5:3];
  assign celloutsig_0_17z = - celloutsig_0_15z[6:1];
  assign celloutsig_1_12z = ~ { celloutsig_1_0z[6:4], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_9z = ~ { celloutsig_0_7z[3:1], celloutsig_0_0z };
  assign celloutsig_0_23z = ~ celloutsig_0_7z[4:1];
  assign celloutsig_1_6z = _00_[6] & celloutsig_1_0z[5];
  assign celloutsig_0_6z = celloutsig_0_5z[4] & celloutsig_0_2z;
  assign celloutsig_0_3z = celloutsig_0_1z & celloutsig_0_2z;
  assign celloutsig_1_1z = ~^ in_data[159:156];
  assign celloutsig_1_19z = ~^ { celloutsig_1_16z[2:1], celloutsig_1_16z };
  assign celloutsig_0_1z = ~^ in_data[92:86];
  assign celloutsig_0_2z = ~^ in_data[80:69];
  assign celloutsig_0_24z = ~^ { celloutsig_0_15z[6:1], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_27z = ^ celloutsig_0_22z[9:4];
  assign celloutsig_0_15z = { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_3z } << { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_22z = { celloutsig_0_16z[16:15], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_2z } << { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_1_7z = { in_data[171:158], celloutsig_1_3z } >> { 5'h00, _00_, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_5z = { in_data[60:57], celloutsig_0_1z } >> { in_data[89:88], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_16z = { _00_[5:2], celloutsig_1_8z } <<< { 4'h0, celloutsig_1_11z };
  assign celloutsig_0_7z = celloutsig_0_5z ~^ in_data[86:82];
  assign celloutsig_0_29z = { celloutsig_0_5z[2:1], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_17z } ^ { in_data[38:28], celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_13z };
  assign celloutsig_0_12z = ~((celloutsig_0_7z[0] & in_data[75]) | celloutsig_0_6z);
  assign { celloutsig_0_16z[24:17], celloutsig_0_16z[26], celloutsig_0_16z[12:6], celloutsig_0_16z[16], celloutsig_0_16z[5:1], celloutsig_0_16z[14], celloutsig_0_16z[25], celloutsig_0_16z[15] } = ~ { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign out_data[61:33] = ~ { _01_[36:9], celloutsig_0_3z };
  assign { celloutsig_0_16z[13], celloutsig_0_16z[0] } = { celloutsig_0_16z[16], celloutsig_0_16z[25] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[33], celloutsig_0_36z };
endmodule
