/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_21z;
  wire [13:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  reg [15:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_45z;
  wire [8:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_50z;
  wire [4:0] celloutsig_0_53z;
  wire celloutsig_0_57z;
  reg [15:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  reg [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [2:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [21:0] celloutsig_1_11z;
  wire [15:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_2z[1] ? celloutsig_1_2z[8] : celloutsig_1_5z[4];
  assign celloutsig_1_18z = celloutsig_1_17z ? celloutsig_1_2z[11] : celloutsig_1_8z[2];
  assign celloutsig_0_17z = ~celloutsig_0_16z[2];
  assign celloutsig_0_62z = ~((celloutsig_0_23z[2] | celloutsig_0_57z) & celloutsig_0_5z[1]);
  assign celloutsig_0_33z = celloutsig_0_6z[10] ^ celloutsig_0_1z;
  assign celloutsig_1_10z = in_data[151] ^ celloutsig_1_7z[3];
  assign celloutsig_0_7z = celloutsig_0_4z[2] ^ celloutsig_0_4z[3];
  assign celloutsig_0_10z = celloutsig_0_4z[6] ^ celloutsig_0_6z[6];
  assign celloutsig_0_11z = { celloutsig_0_5z[13:3], celloutsig_0_1z } + { celloutsig_0_3z[3:2], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_13z = { celloutsig_0_5z[2], celloutsig_0_9z, celloutsig_0_10z } + { in_data[55:48], celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_53z = celloutsig_0_19z[9:5] / { 1'h1, celloutsig_0_50z[4:1] };
  assign celloutsig_0_31z = { celloutsig_0_23z[2:1], celloutsig_0_26z } / { 1'h1, celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_1_15z = { celloutsig_1_12z[13:4], celloutsig_1_7z, 1'h0, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_7z } == { celloutsig_1_11z[5:3], celloutsig_1_11z };
  assign celloutsig_0_26z = { celloutsig_0_8z, celloutsig_0_21z } == celloutsig_0_19z[8:3];
  assign celloutsig_0_38z = { celloutsig_0_6z[8], celloutsig_0_33z, celloutsig_0_1z, celloutsig_0_36z } >= celloutsig_0_6z[10:7];
  assign celloutsig_0_2z = in_data[26:15] >= { in_data[16:8], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_13z[6:3], celloutsig_0_17z } >= { celloutsig_0_6z[9:6], celloutsig_0_2z };
  assign celloutsig_0_61z = { celloutsig_0_53z[3:0], celloutsig_0_28z } % { 1'h1, celloutsig_0_5z[12:9] };
  assign celloutsig_1_2z = in_data[187:174] % { 1'h1, in_data[107], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_5z[6:5], 1'h0 } % { 1'h1, celloutsig_1_0z[2:1] };
  assign celloutsig_1_11z = in_data[146:125] % { 1'h1, celloutsig_1_0z[2:0], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_9z = { celloutsig_0_2z, celloutsig_0_4z } % { 1'h1, celloutsig_0_5z[13:5] };
  assign celloutsig_0_15z = { celloutsig_0_8z[2], celloutsig_0_8z, celloutsig_0_10z } % { 1'h1, celloutsig_0_4z[7:4] };
  assign celloutsig_0_16z = { celloutsig_0_4z[8:2], celloutsig_0_15z } % { 1'h1, celloutsig_0_3z[14:4] };
  assign celloutsig_0_22z = { in_data[19:10], celloutsig_0_8z, celloutsig_0_14z } % { 1'h1, celloutsig_0_5z[13:1] };
  assign celloutsig_0_25z = celloutsig_0_15z % { 1'h1, in_data[64:61] };
  assign celloutsig_0_50z = celloutsig_0_13z * { celloutsig_0_25z[3:1], celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_2z[6:1], celloutsig_1_1z } * { celloutsig_1_0z[4:0], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_6z = in_data[124:120] * { celloutsig_1_5z[6:3], celloutsig_1_1z };
  assign celloutsig_1_12z[15:1] = { in_data[127:117], 2'h0, celloutsig_1_1z, celloutsig_1_4z } * { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_21z = celloutsig_0_19z[5:3] * celloutsig_0_6z[10:8];
  assign celloutsig_0_57z = celloutsig_0_45z[10:0] !== { celloutsig_0_11z[10:2], celloutsig_0_38z, celloutsig_0_38z };
  assign celloutsig_1_9z = celloutsig_1_6z[3:0] !== in_data[177:174];
  assign celloutsig_0_45z = ~ { celloutsig_0_5z[14:12], celloutsig_0_9z };
  assign celloutsig_0_4z = ~ { celloutsig_0_3z[15:8], celloutsig_0_1z };
  assign celloutsig_0_19z = ~ { celloutsig_0_13z[8:6], celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_0_23z = ~ { celloutsig_0_22z[13:7], celloutsig_0_17z };
  assign celloutsig_1_7z = celloutsig_1_2z[4:1] | { celloutsig_1_6z[3:1], celloutsig_1_4z };
  assign celloutsig_0_36z = & { celloutsig_0_19z[11:10], celloutsig_0_3z };
  assign celloutsig_1_4z = | { in_data[145:143], celloutsig_1_1z };
  assign celloutsig_0_1z = | in_data[37:30];
  assign celloutsig_0_14z = in_data[0] & celloutsig_0_0z;
  assign celloutsig_1_0z = in_data[139:134] ~^ in_data[129:124];
  assign celloutsig_0_0z = ~((in_data[43] & in_data[2]) | in_data[67]);
  assign celloutsig_0_18z = ~((celloutsig_0_4z[4] & celloutsig_0_15z[3]) | celloutsig_0_16z[11]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_3z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_3z = { in_data[32:28], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_5z = 16'h0000;
    else if (!clkin_data[32]) celloutsig_0_5z = { celloutsig_0_3z[15:1], celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_6z = 11'h000;
    else if (clkin_data[32]) celloutsig_0_6z = { in_data[56:47], celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_8z = 3'h0;
    else if (!clkin_data[32]) celloutsig_0_8z = celloutsig_0_3z[12:10];
  assign celloutsig_1_1z = ~((celloutsig_1_0z[3] & in_data[112]) | (in_data[183] & in_data[119]));
  assign celloutsig_1_16z = ~((celloutsig_1_4z & celloutsig_1_0z[1]) | (celloutsig_1_4z & celloutsig_1_6z[2]));
  assign celloutsig_1_17z = ~((celloutsig_1_11z[12] & celloutsig_1_12z[8]) | (celloutsig_1_15z & celloutsig_1_16z));
  assign { out_data[108:98], out_data[96] } = ~ { celloutsig_1_12z[12:2], celloutsig_1_4z };
  assign celloutsig_1_12z[0] = 1'h0;
  assign { out_data[128], out_data[97], out_data[36:32], out_data[0] } = { celloutsig_1_18z, 1'h1, celloutsig_0_61z, celloutsig_0_62z };
endmodule
