<profile>

<section name = "Vitis HLS Report for 'fiat_25519_carry_square'" level="0">
<item name = "Date">Fri May 10 12:50:22 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D3</item>
<item name = "Solution">comb_40 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">88, 88, 0.880 us, 0.880 us, 89, 89, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_401">fiat_25519_carry_square_Pipeline_1, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 13, 13, 0.130 us, 0.130 us, 13, 13, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426">fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, 8, 8, 80.000 ns, 80.000 ns, 8, 8, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440">fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, 7, 7, 70.000 ns, 70.000 ns, 7, 7, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462">fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, 6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 13, 13, 0.130 us, 0.130 us, 13, 13, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 3174, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 108, 1918, 3700, 0</column>
<column name="Memory">0, -, 182, 15, 0</column>
<column name="Multiplexer">-, -, -, 943, -</column>
<column name="Register">-, -, 2721, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 4, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_401">fiat_25519_carry_square_Pipeline_1, 0, 0, 6, 51, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 0, 0, 397, 75, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 0, 0, 37, 73, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426">fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, 0, 4, 75, 311, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440">fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, 0, 4, 70, 462, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462">fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, 0, 16, 327, 1271, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 4, 0, 830, 694, 0</column>
<column name="mul_32ns_32ns_63_1_1_U91">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U92">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U93">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U94">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U95">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U96">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U97">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U98">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U99">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U100">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U101">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U102">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U103">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U104">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U105">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U106">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U107">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U108">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U109">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32s_6ns_32_1_1_U111">mul_32s_6ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U110">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U112">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_39ns_6ns_44_1_1_U113">mul_39ns_6ns_44_1_1, 0, 2, 0, 27, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="arr_U">arr_RAM_AUTO_1R1W, 0, 128, 10, 0, 10, 64, 1, 640</column>
<column name="out1_w_U">out1_w_RAM_AUTO_1R1W, 0, 54, 5, 0, 10, 27, 1, 270</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln100_1_fu_1169_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln100_fu_1173_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln105_1_fu_1137_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln105_2_fu_1143_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln105_fu_1179_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln106_1_fu_1187_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln106_fu_1191_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln113_10_fu_1197_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln113_1_fu_1256_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_2_fu_1285_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_3_fu_1387_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_4_fu_1420_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_5_fu_1454_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_6_fu_1488_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_7_fu_1518_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_8_fu_1584_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_9_fu_1609_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln113_fu_1227_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln114_1_fu_1646_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln114_2_fu_1315_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln114_3_fu_1310_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln114_fu_1622_p2">+, 0, 0, 51, 44, 44</column>
<column name="add_ln115_1_fu_1684_p2">+, 0, 0, 34, 27, 27</column>
<column name="add_ln115_2_fu_1325_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln115_3_fu_1320_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln115_fu_1659_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln116_1_fu_1331_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln116_fu_1336_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln117_1_fu_1346_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln117_fu_1352_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln118_fu_1544_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln119_fu_1550_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln120_fu_1556_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln121_1_fu_1562_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln121_fu_1568_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln122_fu_1673_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln30_1_fu_718_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_2_fu_744_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_3_fu_764_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_4_fu_790_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_5_fu_810_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_7_fu_849_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln77_fu_1024_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln78_fu_1379_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln82_1_fu_1033_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln82_fu_1039_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln83_fu_1049_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln88_1_fu_1055_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln88_2_fu_1061_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln88_fu_1075_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln89_1_fu_1157_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln89_fu_1085_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln93_1_fu_1091_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln93_fu_1097_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln94_fu_1111_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln99_1_fu_1117_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln99_2_fu_1123_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln99_fu_1161_p2">+, 0, 0, 64, 64, 64</column>
<column name="grp_fu_631_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_state23_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">166, 37, 1, 37</column>
<column name="arr_address0">65, 15, 4, 60</column>
<column name="arr_address1">65, 14, 4, 56</column>
<column name="arr_ce0">20, 4, 1, 4</column>
<column name="arr_ce1">14, 3, 1, 3</column>
<column name="arr_d0">65, 12, 64, 768</column>
<column name="arr_d1">49, 9, 64, 576</column>
<column name="arr_we0">20, 4, 1, 4</column>
<column name="grp_fu_500_p0">20, 4, 32, 128</column>
<column name="grp_fu_500_p1">31, 6, 32, 192</column>
<column name="grp_fu_516_p0">31, 6, 32, 192</column>
<column name="grp_fu_516_p1">20, 4, 32, 128</column>
<column name="grp_fu_520_p0">14, 3, 32, 96</column>
<column name="grp_fu_520_p1">14, 3, 32, 96</column>
<column name="grp_fu_524_p0">14, 3, 32, 96</column>
<column name="grp_fu_524_p1">14, 3, 32, 96</column>
<column name="grp_fu_576_p0">20, 4, 32, 128</column>
<column name="grp_fu_576_p1">14, 3, 7, 21</column>
<column name="mem_ARADDR">14, 3, 64, 192</column>
<column name="mem_ARLEN">14, 3, 32, 96</column>
<column name="mem_ARVALID">14, 3, 1, 3</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">9, 2, 1, 2</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
<column name="out1_w_address0">37, 7, 4, 28</column>
<column name="out1_w_address1">31, 6, 4, 24</column>
<column name="out1_w_ce0">14, 3, 1, 3</column>
<column name="out1_w_d0">31, 6, 27, 162</column>
<column name="out1_w_d1">31, 6, 27, 162</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln100_reg_2156">64, 0, 64, 0</column>
<column name="add_ln105_1_reg_2136">64, 0, 64, 0</column>
<column name="add_ln105_2_reg_2141">64, 0, 64, 0</column>
<column name="add_ln106_reg_2161">64, 0, 64, 0</column>
<column name="add_ln113_10_reg_2167">26, 0, 26, 0</column>
<column name="add_ln114_2_reg_2178">25, 0, 25, 0</column>
<column name="add_ln115_2_reg_2184">26, 0, 26, 0</column>
<column name="add_ln118_reg_2213">25, 0, 25, 0</column>
<column name="add_ln119_reg_2218">26, 0, 26, 0</column>
<column name="add_ln120_reg_2223">25, 0, 25, 0</column>
<column name="add_ln121_reg_2228">26, 0, 26, 0</column>
<column name="add_ln122_reg_2238">25, 0, 25, 0</column>
<column name="add_ln77_reg_2058">64, 0, 64, 0</column>
<column name="add_ln78_reg_2198">64, 0, 64, 0</column>
<column name="add_ln83_reg_2073">64, 0, 64, 0</column>
<column name="add_ln89_reg_2094">64, 0, 64, 0</column>
<column name="add_ln94_reg_2110">64, 0, 64, 0</column>
<column name="add_ln99_1_reg_2116">64, 0, 64, 0</column>
<column name="add_ln99_2_reg_2121">64, 0, 64, 0</column>
<column name="ap_CS_fsm">36, 0, 36, 0</column>
<column name="arg1_r_2_2_0340_loc_fu_172">31, 0, 31, 0</column>
<column name="arg1_r_3_2_0343_loc_fu_184">31, 0, 31, 0</column>
<column name="conv17_reg_1911">32, 0, 64, 32</column>
<column name="empty_32_reg_1963">31, 0, 31, 0</column>
<column name="empty_33_reg_1992">31, 0, 31, 0</column>
<column name="empty_34_reg_1997">31, 0, 31, 0</column>
<column name="empty_35_reg_2021">31, 0, 31, 0</column>
<column name="empty_36_reg_1899">31, 0, 31, 0</column>
<column name="empty_37_reg_1933">31, 0, 31, 0</column>
<column name="empty_38_reg_1875">31, 0, 31, 0</column>
<column name="empty_39_reg_1939">31, 0, 31, 0</column>
<column name="empty_40_reg_1905">31, 0, 31, 0</column>
<column name="empty_41_reg_1968">31, 0, 31, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_407_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_492_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_426_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_440_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_462_ap_start_reg">1, 0, 1, 0</column>
<column name="lshr_ln113_3_reg_2173">39, 0, 39, 0</column>
<column name="lshr_ln113_8_reg_2203">38, 0, 38, 0</column>
<column name="mul157_reg_2008">64, 0, 64, 0</column>
<column name="mul211_reg_2013">64, 0, 64, 0</column>
<column name="mul244_reg_2042">32, 0, 32, 0</column>
<column name="mul316_reg_2048">32, 0, 32, 0</column>
<column name="reg_597">64, 0, 64, 0</column>
<column name="reg_602">64, 0, 64, 0</column>
<column name="reg_607">64, 0, 64, 0</column>
<column name="reg_612">64, 0, 64, 0</column>
<column name="reg_617">32, 0, 32, 0</column>
<column name="reg_622">64, 0, 64, 0</column>
<column name="reg_627">64, 0, 64, 0</column>
<column name="tmp_reg_2233">1, 0, 1, 0</column>
<column name="trunc_ln105_1_reg_2151">26, 0, 26, 0</column>
<column name="trunc_ln105_reg_2146">26, 0, 26, 0</column>
<column name="trunc_ln113_10_reg_2208">25, 0, 25, 0</column>
<column name="trunc_ln2_reg_1829">62, 0, 62, 0</column>
<column name="trunc_ln78_1_reg_2063">26, 0, 26, 0</column>
<column name="trunc_ln83_1_reg_2068">25, 0, 25, 0</column>
<column name="trunc_ln83_reg_2053">25, 0, 25, 0</column>
<column name="trunc_ln88_1_reg_2084">26, 0, 26, 0</column>
<column name="trunc_ln88_reg_2079">26, 0, 26, 0</column>
<column name="trunc_ln89_reg_2089">26, 0, 26, 0</column>
<column name="trunc_ln94_1_reg_2105">25, 0, 25, 0</column>
<column name="trunc_ln94_reg_2100">25, 0, 25, 0</column>
<column name="trunc_ln99_1_reg_2131">26, 0, 26, 0</column>
<column name="trunc_ln99_reg_2126">26, 0, 26, 0</column>
<column name="trunc_ln_reg_1823">62, 0, 62, 0</column>
<column name="zext_ln30_10_reg_1981">32, 0, 63, 31</column>
<column name="zext_ln30_2_reg_1945">32, 0, 64, 32</column>
<column name="zext_ln30_4_reg_1974">32, 0, 64, 32</column>
<column name="zext_ln30_5_reg_1922">32, 0, 63, 31</column>
<column name="zext_ln30_6_reg_2002">32, 0, 64, 32</column>
<column name="zext_ln30_9_reg_1951">32, 0, 63, 31</column>
<column name="zext_ln30_reg_1917">32, 0, 64, 32</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
