// Seed: 1477541900
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wand id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = id_3;
  assign id_1 = ~1;
  assign id_4 = -1;
  id_7 :
  assert property (@(*) 1) begin : LABEL_0
    #1 id_7 <= id_3;
  end
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_0  = 32'd87,
    parameter id_1  = 32'd70,
    parameter id_16 = 32'd7,
    parameter id_17 = 32'd11,
    parameter id_19 = 32'd69,
    parameter id_20 = 32'd26
) (
    output tri0 _id_0,
    output supply0 _id_1,
    input wand id_2,
    input uwire id_3,
    output tri0 id_4,
    input wor id_5,
    output wire void id_6,
    input wor id_7,
    output tri0 id_8,
    output tri1 id_9,
    output tri1 id_10
    , id_23,
    input wire id_11,
    input tri id_12,
    output supply0 id_13,
    input supply0 id_14,
    output wor id_15,
    input wire _id_16[id_0 : (  id_20  )],
    input tri0 _id_17,
    inout tri id_18,
    input supply1 _id_19,
    inout uwire _id_20,
    input wand id_21
);
  wire id_24;
  wire id_25;
  module_0 modCall_1 (
      id_25,
      id_24,
      id_24,
      id_23,
      id_23,
      id_25
  );
  wire id_26;
  wire [1 : -1 'b0] id_27, id_28;
  wire id_29[1 : -1];
  wire id_30, id_31, id_32, id_33;
  wire id_34, id_35;
  wire id_36 = id_14;
  wire [-1 : id_16] id_37, id_38;
  localparam id_39[-1  -  -1 'd0 : id_1] = "";
  wire [id_19 : id_17] id_40, id_41;
  assign id_6 = 1;
  logic id_42;
endmodule
