$date
	Sat Nov  4 18:10:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jkff_tb $end
$var wire 1 ! q $end
$var parameter 32 " timeout $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 & rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111110100 "
$end
#0
$dumpvars
x&
x%
x$
0#
x!
$end
#20
1#
#40
0#
#60
1#
#80
0#
#100
1#
#120
0#
#140
1#
#160
0#
#180
1#
#200
0#
#220
1#
#240
0#
#260
1#
#280
0#
#300
1#
#320
0#
#340
1#
#360
0#
#380
1#
#400
0#
#420
1#
#440
0#
#460
1#
#480
0#
#500
1#
