{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1381143254562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1381143254562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 16:24:14 2013 " "Processing started: Mon Oct 07 16:24:14 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1381143254562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1381143254562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1381143254562 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1381143256002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/synthesis/pll.v" "" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381143256572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381143256572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_altpll_0.v 3 3 " "Found 3 design units, including 3 entities, in source file pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_0_dffpipe_l2c " "Found entity 1: pll_altpll_0_dffpipe_l2c" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/submodules/pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381143256612 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_0_stdsync_sv6 " "Found entity 2: pll_altpll_0_stdsync_sv6" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/submodules/pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381143256612 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_0 " "Found entity 3: pll_altpll_0" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/submodules/pll_altpll_0.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381143256612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381143256612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/synthesis/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-main " "Found design unit 1: vga-main" {  } { { "pll/synthesis/vga.vhd" "" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/vga.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1381143258492 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "pll/synthesis/vga.vhd" "" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/vga.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381143258492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381143258492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/vhdl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/synthesis/vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-main " "Found design unit 1: sync-main" {  } { { "pll/synthesis/Vhdl2.vhd" "" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/Vhdl2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1381143258502 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "pll/synthesis/Vhdl2.vhd" "" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/Vhdl2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381143258502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381143258502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my " "Found design unit 1: my" {  } { { "vga.vhd" "" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/vga.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1381143258502 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my-body " "Found design unit 2: my-body" {  } { { "vga.vhd" "" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/vga.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1381143258502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381143258502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1381143258742 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset vga.vhd(14) " "VHDL Signal Declaration warning at vga.vhd(14): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "pll/synthesis/vga.vhd" "" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/vga.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1381143258742 "|vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:c1 " "Elaborating entity \"sync\" for hierarchy \"sync:c1\"" {  } { { "pll/synthesis/vga.vhd" "c1" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/vga.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381143258742 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rgb Vhdl2.vhd(14) " "Verilog HDL or VHDL warning at Vhdl2.vhd(14): object \"rgb\" assigned a value but never read" {  } { { "pll/synthesis/Vhdl2.vhd" "" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/Vhdl2.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1381143258762 "|vga|sync:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:c2 " "Elaborating entity \"pll\" for hierarchy \"pll:c2\"" {  } { { "pll/synthesis/vga.vhd" "c2" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/vga.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381143258872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0 pll:c2\|pll_altpll_0:altpll_0 " "Elaborating entity \"pll_altpll_0\" for hierarchy \"pll:c2\|pll_altpll_0:altpll_0\"" {  } { { "pll/synthesis/pll.v" "altpll_0" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/pll.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381143258902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_stdsync_sv6 pll:c2\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"pll_altpll_0_stdsync_sv6\" for hierarchy \"pll:c2\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "stdsync2" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/submodules/pll_altpll_0.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381143258912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_dffpipe_l2c pll:c2\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"pll_altpll_0_dffpipe_l2c\" for hierarchy \"pll:c2\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "dffpipe3" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/submodules/pll_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381143258922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:c2\|pll_altpll_0:altpll_0\|altpll:sd1 " "Elaborating entity \"altpll\" for hierarchy \"pll:c2\|pll_altpll_0:altpll_0\|altpll:sd1\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "sd1" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/submodules/pll_altpll_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381143259613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:c2\|pll_altpll_0:altpll_0\|altpll:sd1 " "Elaborated megafunction instantiation \"pll:c2\|pll_altpll_0:altpll_0\|altpll:sd1\"" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/submodules/pll_altpll_0.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1381143259633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:c2\|pll_altpll_0:altpll_0\|altpll:sd1 " "Instantiated megafunction \"pll:c2\|pll_altpll_0:altpll_0\|altpll:sd1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381143259633 ""}  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/submodules/pll_altpll_0.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1381143259633 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1381143261823 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1381143261823 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_24\[1\] " "No output dependent on input pin \"clock_24\[1\]\"" {  } { { "pll/synthesis/vga.vhd" "" { Text "C:/Users/Jashwanth/Desktop/BTP/vga/vga/pll/synthesis/vga.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1381143261953 "|vga|clock_24[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1381143261953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "267 " "Implemented 267 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1381143261953 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1381143261953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "244 " "Implemented 244 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1381143261953 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1381143261953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1381143261953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1381143262023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 16:24:22 2013 " "Processing ended: Mon Oct 07 16:24:22 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1381143262023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1381143262023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1381143262023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381143262023 ""}
