// Seed: 230219890
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  module_2 modCall_1 ();
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input  tri  id_0,
    output wor  id_1,
    output wand id_2,
    output tri0 id_3,
    input  tri  id_4,
    input  wor  id_5
);
  logic [1 : 1] id_7;
  ;
  wire id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
endmodule
module module_2;
  logic id_1 = id_1;
  assign module_3.id_4 = 0;
endmodule
program module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout tri id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = -1;
  module_2 modCall_1 ();
  wire id_6;
  wire id_7;
endprogram
