<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3652" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3652{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3652{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3652{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3652{left:435px;bottom:1084px;letter-spacing:-0.13px;}
#t5_3652{left:122px;bottom:1057px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_3652{left:122px;bottom:1040px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#t7_3652{left:122px;bottom:1024px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_3652{left:122px;bottom:996px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t9_3652{left:122px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ta_3652{left:122px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_3652{left:122px;bottom:946px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tc_3652{left:122px;bottom:918px;letter-spacing:-0.22px;word-spacing:-0.79px;}
#td_3652{left:122px;bottom:901px;letter-spacing:-0.26px;word-spacing:-0.43px;}
#te_3652{left:122px;bottom:885px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tf_3652{left:688px;bottom:891px;}
#tg_3652{left:703px;bottom:885px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#th_3652{left:122px;bottom:868px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#ti_3652{left:69px;bottom:823px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tj_3652{left:69px;bottom:807px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tk_3652{left:69px;bottom:790px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tl_3652{left:69px;bottom:773px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_3652{left:69px;bottom:756px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_3652{left:69px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_3652{left:69px;bottom:705px;}
#tp_3652{left:95px;bottom:709px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tq_3652{left:238px;bottom:709px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tr_3652{left:95px;bottom:692px;letter-spacing:-0.22px;word-spacing:-0.35px;}
#ts_3652{left:69px;bottom:666px;}
#tt_3652{left:95px;bottom:669px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tu_3652{left:175px;bottom:669px;}
#tv_3652{left:193px;bottom:669px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tw_3652{left:95px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_3652{left:69px;bottom:626px;}
#ty_3652{left:95px;bottom:629px;letter-spacing:-0.17px;word-spacing:-1.35px;}
#tz_3652{left:277px;bottom:629px;}
#t10_3652{left:294px;bottom:629px;letter-spacing:-0.17px;word-spacing:-1.33px;}
#t11_3652{left:95px;bottom:613px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_3652{left:69px;bottom:586px;}
#t13_3652{left:95px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_3652{left:280px;bottom:590px;}
#t15_3652{left:298px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t16_3652{left:95px;bottom:573px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#t17_3652{left:95px;bottom:556px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t18_3652{left:95px;bottom:539px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t19_3652{left:69px;bottom:513px;}
#t1a_3652{left:95px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#t1b_3652{left:247px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#t1c_3652{left:95px;bottom:499px;letter-spacing:-0.22px;word-spacing:-0.35px;}
#t1d_3652{left:69px;bottom:473px;}
#t1e_3652{left:95px;bottom:477px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1f_3652{left:186px;bottom:477px;}
#t1g_3652{left:204px;bottom:477px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1h_3652{left:95px;bottom:460px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1i_3652{left:69px;bottom:433px;}
#t1j_3652{left:95px;bottom:437px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t1k_3652{left:290px;bottom:437px;}
#t1l_3652{left:308px;bottom:437px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1m_3652{left:95px;bottom:420px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1n_3652{left:69px;bottom:394px;}
#t1o_3652{left:95px;bottom:397px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t1p_3652{left:306px;bottom:397px;letter-spacing:-0.14px;word-spacing:-1px;}
#t1q_3652{left:95px;bottom:380px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1r_3652{left:95px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1s_3652{left:95px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1t_3652{left:69px;bottom:320px;}
#t1u_3652{left:95px;bottom:324px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#t1v_3652{left:306px;bottom:324px;letter-spacing:-0.13px;word-spacing:-1.19px;}
#t1w_3652{left:95px;bottom:307px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1x_3652{left:95px;bottom:290px;letter-spacing:-0.19px;word-spacing:-0.43px;}

.s1_3652{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3652{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3652{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3652{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3652{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3652{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3652{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3652" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3652Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3652" style="-webkit-user-select: none;"><object width="935" height="1210" data="3652/3652.svg" type="image/svg+xml" id="pdf3652" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3652" class="t s1_3652">18-20 </span><span id="t2_3652" class="t s1_3652">Vol. 3B </span>
<span id="t3_3652" class="t s2_3652">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3652" class="t s3_3652">NOTES </span>
<span id="t5_3652" class="t s4_3652">Prior to processors based on the Goldmont microarchitecture, PEBS facility only supports a subset </span>
<span id="t6_3652" class="t s4_3652">of implementation-specific precise events. See Section 20.5.3.1 for a PEBS enhancement that can </span>
<span id="t7_3652" class="t s4_3652">generate records for both precise and non-precise events. </span>
<span id="t8_3652" class="t s4_3652">The DS save area and recording mechanism are disabled on INIT, processor Reset or transition to </span>
<span id="t9_3652" class="t s4_3652">system-management mode (SMM) or IA-32e mode. It is similarly disabled on the generation of a </span>
<span id="ta_3652" class="t s4_3652">machine-check exception on 45nm and 32nm Intel Atom processors and on processors with </span>
<span id="tb_3652" class="t s4_3652">Netburst or Intel Core microarchitecture. </span>
<span id="tc_3652" class="t s4_3652">The BTS and PEBS facilities may not be available on all processors. The availability of these facilities </span>
<span id="td_3652" class="t s4_3652">is indicated by the BTS_UNAVAILABLE and PEBS_UNAVAILABLE flags, respectively, in the IA32_- </span>
<span id="te_3652" class="t s4_3652">MISC_ENABLE MSR (see Chapter 2, “Model-Specific Registers (MSRs)‚” in the Intel </span>
<span id="tf_3652" class="t s5_3652">® </span>
<span id="tg_3652" class="t s4_3652">64 and IA-32 </span>
<span id="th_3652" class="t s4_3652">Architectures Software Developer’s Manual, Volume 4). </span>
<span id="ti_3652" class="t s4_3652">The DS save area is divided into three parts: buffer management area, branch trace store (BTS) buffer, and PEBS </span>
<span id="tj_3652" class="t s4_3652">buffer (see Figure 18-5). The buffer management area is used to define the location and size of the BTS and PEBS </span>
<span id="tk_3652" class="t s4_3652">buffers. The processor then uses the buffer management area to keep track of the branch and/or PEBS records in </span>
<span id="tl_3652" class="t s4_3652">their respective buffers and to record the performance counter reset value. The linear address of the first byte of </span>
<span id="tm_3652" class="t s4_3652">the DS buffer management area is specified with the IA32_DS_AREA MSR. </span>
<span id="tn_3652" class="t s4_3652">The fields in the buffer management area are as follows: </span>
<span id="to_3652" class="t s6_3652">• </span><span id="tp_3652" class="t s7_3652">BTS buffer base — </span><span id="tq_3652" class="t s4_3652">Linear address of the first byte of the BTS buffer. This address should point to a natural </span>
<span id="tr_3652" class="t s4_3652">doubleword boundary. </span>
<span id="ts_3652" class="t s6_3652">• </span><span id="tt_3652" class="t s7_3652">BTS index </span><span id="tu_3652" class="t s7_3652">— </span><span id="tv_3652" class="t s4_3652">Linear address of the first byte of the next BTS record to be written to. Initially, this address </span>
<span id="tw_3652" class="t s4_3652">should be the same as the address in the BTS buffer base field. </span>
<span id="tx_3652" class="t s6_3652">• </span><span id="ty_3652" class="t s7_3652">BTS absolute maximum </span><span id="tz_3652" class="t s7_3652">— </span><span id="t10_3652" class="t s4_3652">Linear address of the next byte past the end of the BTS buffer. This address should </span>
<span id="t11_3652" class="t s4_3652">be a multiple of the BTS record size (12 bytes) plus 1. </span>
<span id="t12_3652" class="t s6_3652">• </span><span id="t13_3652" class="t s7_3652">BTS interrupt threshold </span><span id="t14_3652" class="t s7_3652">— </span><span id="t15_3652" class="t s4_3652">Linear address of the BTS record on which an interrupt is to be generated. This </span>
<span id="t16_3652" class="t s4_3652">address must point to an offset from the BTS buffer base that is a multiple of the BTS record size. Also, it must </span>
<span id="t17_3652" class="t s4_3652">be several records short of the BTS absolute maximum address to allow a pending interrupt to be handled prior </span>
<span id="t18_3652" class="t s4_3652">to processor writing the BTS absolute maximum record. </span>
<span id="t19_3652" class="t s6_3652">• </span><span id="t1a_3652" class="t s7_3652">PEBS buffer base — </span><span id="t1b_3652" class="t s4_3652">Linear address of the first byte of the PEBS buffer. This address should point to a natural </span>
<span id="t1c_3652" class="t s4_3652">doubleword boundary. </span>
<span id="t1d_3652" class="t s6_3652">• </span><span id="t1e_3652" class="t s7_3652">PEBS index </span><span id="t1f_3652" class="t s7_3652">— </span><span id="t1g_3652" class="t s4_3652">Linear address of the first byte of the next PEBS record to be written to. Initially, this address </span>
<span id="t1h_3652" class="t s4_3652">should be the same as the address in the PEBS buffer base field. </span>
<span id="t1i_3652" class="t s6_3652">• </span><span id="t1j_3652" class="t s7_3652">PEBS absolute maximum </span><span id="t1k_3652" class="t s7_3652">— </span><span id="t1l_3652" class="t s4_3652">Linear address of the next byte past the end of the PEBS buffer. This address </span>
<span id="t1m_3652" class="t s4_3652">should be a multiple of the PEBS record size (40 bytes) plus 1. </span>
<span id="t1n_3652" class="t s6_3652">• </span><span id="t1o_3652" class="t s7_3652">PEBS interrupt threshold — </span><span id="t1p_3652" class="t s4_3652">Linear address of the PEBS record on which an interrupt is to be generated. This </span>
<span id="t1q_3652" class="t s4_3652">address must point to an offset from the PEBS buffer base that is a multiple of the PEBS record size. Also, it </span>
<span id="t1r_3652" class="t s4_3652">must be several records short of the PEBS absolute maximum address to allow a pending interrupt to be </span>
<span id="t1s_3652" class="t s4_3652">handled prior to processor writing the PEBS absolute maximum record. </span>
<span id="t1t_3652" class="t s6_3652">• </span><span id="t1u_3652" class="t s7_3652">PEBS counter reset value — </span><span id="t1v_3652" class="t s4_3652">A 64-bit value that the counter is to be set to when a PEBS record is written. Bits </span>
<span id="t1w_3652" class="t s4_3652">beyond the size of the counter are ignored. This value allows state information to be collected regularly every </span>
<span id="t1x_3652" class="t s4_3652">time the specified number of events occur. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
