// Seed: 752664238
module module_0 ();
  supply0 id_1;
  assign id_1 = 1 ** 1;
  wire id_2;
  tri1 id_4 = 1, id_5 = id_3;
  wor  id_6 = id_3;
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input uwire id_2,
    output uwire id_3,
    input tri id_4,
    input tri id_5,
    output supply0 id_6,
    output wand id_7,
    output supply0 id_8,
    output supply0 id_9,
    input uwire id_10,
    input tri id_11,
    output wor id_12,
    input supply1 id_13,
    input tri id_14,
    input tri1 id_15,
    input tri id_16,
    input wire id_17,
    output tri1 id_18,
    input uwire id_19,
    input tri0 id_20,
    input tri1 id_21,
    input tri0 id_22,
    input tri0 id_23,
    input supply1 id_24,
    output tri0 id_25,
    input tri0 id_26
);
  id_28(
      .id_0(1'b0),
      .id_1(id_22),
      .id_2(1),
      .id_3(1'b0),
      .id_4(id_6),
      .id_5(id_7),
      .id_6(1),
      .id_7(id_5),
      .id_8(id_10),
      .id_9((1'b0)),
      .id_10(1'b0),
      .id_11(id_26),
      .id_12(1 ^ id_6 - id_4),
      .id_13(1'b0)
  );
  wire id_29;
  module_0();
  assign id_3 = 1;
endmodule
