Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Aug 21 11:27:07 2025
| Host         : LAPTOP-UKM8GMC3 running 64-bit major release  (build 9200)
| Command      : report_methodology -file spi_to_dma_wrapper_methodology_drc_routed.rpt -pb spi_to_dma_wrapper_methodology_drc_routed.pb -rpx spi_to_dma_wrapper_methodology_drc_routed.rpx
| Design       : spi_to_dma_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 139
+-----------+------------------+---------------------------------------------+--------+
| Rule      | Severity         | Description                                 | Checks |
+-----------+------------------+---------------------------------------------+--------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                 | 83     |
| LUTAR-1   | Warning          | LUT drives async reset alert                | 18     |
| TIMING-18 | Warning          | Missing input or output delay               | 27     |
| TIMING-20 | Warning          | Non-clocked latch                           | 6      |
| XDCB-5    | Warning          | Runtime inefficient way to find pin objects | 4      |
| LATCH-1   | Advisory         | Existing latches in the design              | 1      |
+-----------+------------------+---------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/FSM_sequential_state_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/packet_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/packet_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/packet_counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/packet_counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[48]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[49]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[50]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[51]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[52]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[53]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[54]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[55]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[56]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[57]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[58]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[59]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[60]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[61]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[62]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[63]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tdata_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tlast_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/tvalid_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[0]_C/CLR
spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[1]_C/CLR
spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[2]_C/CLR
spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[3]_C/CLR
spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[4]_C/CLR
spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[5]_C/CLR
spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on gpio0_in[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on gpio0_in[10] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on gpio0_in[11] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on gpio0_in[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on gpio0_in[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on gpio0_in[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on gpio0_in[4] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on gpio0_in[5] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on gpio0_in[6] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on gpio0_in[7] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on gpio0_in[8] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on gpio0_in[9] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on spi_miso relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on disable_p[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on gpio0_out[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on gpio0_out[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on gpio0_out[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on gpio0_out[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on gpio0_out[4] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on gpio0_out[5] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on gpio0_out[6] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on gpio0_out[7] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on level_shifter_oe[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on refres_p[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on spi_cs_n[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on spi_mosi relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on spi_sclk relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[0]_LDC cannot be properly analyzed as its control pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[1]_LDC cannot be properly analyzed as its control pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[2]_LDC cannot be properly analyzed as its control pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[3]_LDC cannot be properly analyzed as its control pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[4]_LDC cannot be properly analyzed as its control pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[5]_LDC cannot be properly analyzed as its control pin spi_to_dma_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/count_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[*].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '103' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/ila_v6_2/constraints/ila.xdc (Line: 72)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[*].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '48' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/ila_v6_2/constraints/ila.xdc (Line: 72)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[*].U_TC/yes_output_reg.dout_reg_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '103' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/ila_v6_2/constraints/ila.xdc (Line: 72)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[*].U_TC/yes_output_reg.dout_reg_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '48' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/ila_v6_2/constraints/ila.xdc (Line: 72)
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 6 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


