#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May  8 10:09:02 2025
# Process ID: 25357
# Current directory: /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1
# Command line: vivado -log design_1_v_demosaic_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_demosaic_0_0.tcl
# Log file: /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/design_1_v_demosaic_0_0.vds
# Journal file: /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/vivado.jou
# Running On: lsriw-krywan, OS: Linux, CPU Frequency: 4044.156 MHz, CPU Physical cores: 24, Host memory: 67327 MB
#-----------------------------------------------------------
source design_1_v_demosaic_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2003.789 ; gain = 86.992 ; free physical = 29873 ; free virtual = 37012
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/lsriw/SR/KocurPawel/git_ycbcr/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/KocurPawel/git_ycbcr/ip_repos'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:main:1.0'. The one found in IP location '/home/lsriw/SR/KocurPawel/git_ycbcr/ip_repos/rgb2ycbcr3' will take precedence over the same IP in locations: 
   /home/lsriw/SR/KocurPawel/git_ycbcr/ip_repos/rgb2ycbcr
   /home/lsriw/SR/KocurPawel/git_ycbcr/ip_repos/rgb2ycbcr2

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'lsriw' on host 'lsriw-krywan' (Linux_x86_64 version 6.8.0-59-generic) on Thu May 08 10:09:20 CEST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1'
Sourcing Tcl script '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_demosaic 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2lv-c 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic_config.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls -I /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 4 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix design_1_v_demosaic_0_0_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 1.1 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 45951
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Analyzing design file '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp' ... 
WARNING: [HLS 207-5528] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, use 'Stable Pragma' instead (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:57:23)
WARNING: [HLS 207-5528] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, use 'Stable Pragma' instead (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:59:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_io.h:162:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_io.h:228:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_undistort.h:380:35)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:178:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:179:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:180:23)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 41.52 seconds. CPU system time: 2.79 seconds. Elapsed time: 44.41 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<10, ap_uint<10> >(ap_uint<10>, int, int, ap_uint<10>&)' into 'void hls::AXIGetBitFields<10, ap_uint<10> >(hls::axis<ap_uint<10>, 1ul, 1ul, 1ul>, int, int, ap_uint<10>&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<10> >::Scalar()' into 'AXIvideo2MultiBayer(hls::stream<hls::axis<ap_uint<10>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:97:23)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<10, ap_uint<10> >(hls::axis<ap_uint<10>, 1ul, 1ul, 1ul>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiBayer(hls::stream<hls::axis<ap_uint<10>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:137:17)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<5, 1921, ap_uint<10>, 0>::insert_top_row(ap_uint<10>, int)' into 'hls::LineBuffer<5, 1921, ap_uint<10>, 0>::insert_bottom(ap_uint<10>, int)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:874:2)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::insert_pixel(ap_uint<10>, int, int)' into 'hls::Window<5, 5, ap_uint<10> >::insert(ap_uint<10>, int, int)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:573:2)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::getval(int, int)' into 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:501:9)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:233:21)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:462:59)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:461:55)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:459:30)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<10> >::Scalar()' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:235:23)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:439:157)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:439:125)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<10> >::Scalar()' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:236:23)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:439:84)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:439:52)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<5, 1921, ap_uint<10>, 0>::LineBuffer()' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238:61)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:438:157)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:438:125)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<5, 1921, ap_uint<10>, 0>::getval(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:288:67)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:438:84)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:438:52)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<5, 1921, ap_uint<10>, 0>::insert_bottom(ap_uint<10>, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:309:33)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::insert(ap_uint<10>, int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:338:37)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::insert(ap_uint<10>, int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:348:41)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<10> >::Scalar()' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:357:39)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::insert(ap_uint<10>, int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:379:37)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::getval(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:398:37)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:405:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:416:107)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:416:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:416:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:415:108)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:415:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:415:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:414:105)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:414:74)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:414:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:413:107)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:413:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:413:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:412:107)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:412:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:412:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:411:105)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:411:74)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:411:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:410:108)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:410:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:410:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:409:107)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:409:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:409:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:408:106)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:408:74)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:408:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:407:108)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:407:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:407:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:406:108)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:406:75)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:406:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:405:106)
INFO: [HLS 214-131] Inlining function 'hls::Window<5, 5, ap_uint<10> >::operator()(int, int)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:405:74)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::Window()' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:51:5)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1921, ap_uint<30>, 0>::insert_top_row(ap_uint<30>, int)' into 'hls::LineBuffer<3, 1921, ap_uint<30>, 0>::insert_bottom(ap_uint<30>, int)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:874:2)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::insert_pixel(hls::Scalar<3, ap_uint<10> >, int, int)' into 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::insert(hls::Scalar<3, ap_uint<10> >, int, int)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:573:2)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::getval(int, int)' into 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:501:9)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:565:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:565:26)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:567:21)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1921, ap_uint<30>, 0>::LineBuffer()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:569:67)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:580:21)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:734:40)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:733:43)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:732:42)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:731:41)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:730:40)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:717:33)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::insert(hls::Scalar<3, ap_uint<10> >, int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:709:35)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:703:31)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:682:37)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::insert(hls::Scalar<3, ap_uint<10> >, int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:673:39)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:667:35)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::insert(hls::Scalar<3, ap_uint<10> >, int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:661:35)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:657:35)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1921, ap_uint<30>, 0>::insert_bottom(ap_uint<30>, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:630:32)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1921, ap_uint<30>, 0>::getval(int, int)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:603:60)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:813:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:813:26)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:815:21)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1921, ap_uint<30>, 0>::LineBuffer()' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:817:67)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:828:21)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1921, ap_uint<30>, 0>::getval(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:851:60)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:976:40)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:975:38)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:974:36)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:973:39)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:972:38)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::operator()(int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:964:33)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::insert(hls::Scalar<3, ap_uint<10> >, int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:956:35)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:950:31)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:929:37)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::insert(hls::Scalar<3, ap_uint<10> >, int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:920:39)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:914:35)
INFO: [HLS 214-131] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<10> > >::insert(hls::Scalar<3, ap_uint<10> >, int, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:908:35)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:904:35)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 1921, ap_uint<30>, 0>::insert_bottom(ap_uint<30>, int)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:877:32)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'ZipperRemoval(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1042:21)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'ZipperRemoval(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1042:28)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:170:21)
INFO: [HLS 214-377] Adding 'pixWindow' into disaggregation list because there's array-partition pragma applied on the struct field (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:812:66)
INFO: [HLS 214-377] Adding 'pixWindow' into disaggregation list because there's array-partition pragma applied on the struct field (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:564:66)
INFO: [HLS 214-377] Adding 'bayerWindow' into disaggregation list because there's array-partition pragma applied on the struct field (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:232:18)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'outpix' into disaggregation list because there's array-partition pragma applied on the struct field (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'inpix' into disaggregation list because there's array-partition pragma applied on the struct field (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'p' into disaggregation list because there's array-partition pragma applied on the struct field (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'p162' into disaggregation list because there's array-partition pragma applied on the struct field (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'PixBufVal' into disaggregation list because there's array-partition pragma applied on the struct field (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'p251' into disaggregation list because there's array-partition pragma applied on the struct field (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'lineBuffer' into disaggregation list because there's array-partition pragma applied on the struct field (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:625:9)
INFO: [HLS 214-377] Adding 'pixBuf' into disaggregation list because there's array-partition pragma applied on the struct field (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'linebuf_yuv' into disaggregation list because there's array-partition pragma applied on the struct field (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:625:9)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:97:23)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'PixBufVal' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:357:39)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'linebuf_yuv' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238:61)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pixBuf' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:236:23)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:235:23)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'outpix' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:233:21)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'bayerWindow' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:232:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'p251' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:703:31)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'PixBufVal' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:682:37)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'p162' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:667:35)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'p' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:657:35)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'lineBuffer' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:569:67)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pixBuf' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:567:21)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'outpix' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:565:26)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:565:21)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pixWindow' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:564:66)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'p251' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:950:31)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'PixBufVal' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:929:37)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'p162' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:914:35)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'p' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:904:35)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'lineBuffer' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:817:67)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pixBuf' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:815:21)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'outpix' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:813:26)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:813:21)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pixWindow' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:812:66)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'outpix' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1042:28)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'inpix' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1042:21)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:170:21)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_203_3' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:203:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_205_4' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:205:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1067_3' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1067:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1070_4' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1070:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1090_5' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1090:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_849_3' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:849:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_852_4' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:852:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_854_5' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:854:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_862_6' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:862:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_869_7' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:869:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_871_8' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:871:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_884_9' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:884:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_886_10' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:886:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_948_17' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:948:36)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:182:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_954_18' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:954:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_895_11' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:895:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_898_12' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:898:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_918_13' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:918:44)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_926_14' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:926:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_934_15' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:934:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_936_16' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:936:44)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_961_19' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:961:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_601_3' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:601:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_604_4' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:604:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_606_5' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:606:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_615_6' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:615:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_622_7' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:622:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_624_8' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:624:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_637_9' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:637:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_639_10' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:639:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_701_17' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:701:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_707_18' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:707:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_648_11' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:648:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_651_12' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:651:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_671_13' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:671:44)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_679_14' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:679:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_687_15' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:687:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_689_16' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:689:44)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_715_19' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:715:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_286_5' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:286:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_289_6' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:289:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_297_7' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:297:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_304_8' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:304:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_316_9' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:316:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_318_10' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:318:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_373_16' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:373:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_377_17' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:377:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_327_11' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:327:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_330_12' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:330:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_346_13' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:346:44)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_354_14' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:354:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_362_15' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:362:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_384_18' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:384:32)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387:26)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:388:26)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:389:26)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:389:33)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:390:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_427_19' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:427:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_445_20' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:445:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_454_21' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:454:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_1' is marked as complete unroll implied by the pipeline pragma (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:135:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_3' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:203:31) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:168:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_205_4' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:205:35) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:168:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1067_3' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1067:32) in function 'ZipperRemoval' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1037:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1070_4' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1070:36) in function 'ZipperRemoval' completely with a factor of 2 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1037:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1090_5' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1090:32) in function 'ZipperRemoval' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1037:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_849_3' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:849:35) in function 'DebayerRandBatG' completely with a factor of 3 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_852_4' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:852:39) in function 'DebayerRandBatG' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_854_5' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:854:43) in function 'DebayerRandBatG' completely with a factor of 3 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_862_6' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:862:35) in function 'DebayerRandBatG' completely with a factor of 2 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_869_7' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:869:39) in function 'DebayerRandBatG' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_871_8' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:871:43) in function 'DebayerRandBatG' completely with a factor of 3 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_884_9' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:884:31) in function 'DebayerRandBatG' completely with a factor of 3 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_886_10' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:886:36) in function 'DebayerRandBatG' completely with a factor of 2 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_948_17' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:948:36) in function 'DebayerRandBatG' completely with a factor of 3 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_954_18' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:954:40) in function 'DebayerRandBatG' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:182:5) in function 'DebayerRandBatG' completely with a factor of 3 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_895_11' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:895:36) in function 'DebayerRandBatG' completely with a factor of 3 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_918_13' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:918:44) in function 'DebayerRandBatG' completely with a factor of 2 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_898_12' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:898:40) in function 'DebayerRandBatG' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_926_14' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:926:36) in function 'DebayerRandBatG' completely with a factor of 2 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_934_15' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:934:40) in function 'DebayerRandBatG' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_936_16' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:936:44) in function 'DebayerRandBatG' completely with a factor of 3 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_961_19' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:961:32) in function 'DebayerRandBatG' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_601_3' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:601:35) in function 'DebayerRatBorBatR' completely with a factor of 3 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_604_4' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:604:39) in function 'DebayerRatBorBatR' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_606_5' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:606:43) in function 'DebayerRatBorBatR' completely with a factor of 3 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_615_6' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:615:35) in function 'DebayerRatBorBatR' completely with a factor of 2 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_622_7' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:622:39) in function 'DebayerRatBorBatR' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_624_8' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:624:43) in function 'DebayerRatBorBatR' completely with a factor of 3 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_637_9' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:637:31) in function 'DebayerRatBorBatR' completely with a factor of 3 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_639_10' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:639:36) in function 'DebayerRatBorBatR' completely with a factor of 2 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_701_17' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:701:36) in function 'DebayerRatBorBatR' completely with a factor of 3 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_707_18' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:707:40) in function 'DebayerRatBorBatR' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:182:5) in function 'DebayerRatBorBatR' completely with a factor of 3 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_648_11' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:648:36) in function 'DebayerRatBorBatR' completely with a factor of 3 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_671_13' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:671:44) in function 'DebayerRatBorBatR' completely with a factor of 2 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_651_12' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:651:40) in function 'DebayerRatBorBatR' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_679_14' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:679:36) in function 'DebayerRatBorBatR' completely with a factor of 2 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_687_15' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:687:40) in function 'DebayerRatBorBatR' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_16' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:689:44) in function 'DebayerRatBorBatR' completely with a factor of 3 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_715_19' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:715:32) in function 'DebayerRatBorBatR' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_286_5' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:286:35) in function 'DebayerG' completely with a factor of 5 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_289_6' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:289:39) in function 'DebayerG' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_297_7' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:297:35) in function 'DebayerG' completely with a factor of 4 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_304_8' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:304:39) in function 'DebayerG' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_316_9' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:316:31) in function 'DebayerG' completely with a factor of 5 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_318_10' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:318:36) in function 'DebayerG' completely with a factor of 4 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_373_16' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:373:36) in function 'DebayerG' completely with a factor of 5 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_377_17' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:377:40) in function 'DebayerG' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_327_11' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:327:36) in function 'DebayerG' completely with a factor of 5 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_346_13' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:346:44) in function 'DebayerG' completely with a factor of 4 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_330_12' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:330:40) in function 'DebayerG' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_354_14' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:354:36) in function 'DebayerG' completely with a factor of 4 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_362_15' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:362:40) in function 'DebayerG' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_core.h:182:5) in function 'DebayerG' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_384_18' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:384:32) in function 'DebayerG' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_454_21' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:454:40) in function 'DebayerG' completely with a factor of 4 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_445_20' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:445:40) in function 'DebayerG' completely with a factor of 4 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_427_19' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:427:40) in function 'DebayerG' completely with a factor of 4 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:390:26) in function 'DebayerG' completely with a factor of 4 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:389:33) in function 'DebayerG' completely with a factor of 4 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:389:26) in function 'DebayerG' completely with a factor of 12 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:388:26) in function 'DebayerG' completely with a factor of 4 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:387:26) in function 'DebayerG' completely with a factor of 4 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:135:31) in function 'AXIvideo2MultiBayer' completely with a factor of 1 (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:94:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'DebayerG(hls::stream<hls::Scalar<1, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:225:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'DebayerRatBorBatR(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:554:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'DebayerRandBatG(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, unsigned short&)' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:802:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf_yuv': Complete partitioning on dimension 1. (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238:61)
INFO: [HLS 214-248] Applying array_partition to 'PixBufVal': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'lineBuffer': Complete partitioning on dimension 1. (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:569:67)
INFO: [HLS 214-248] Applying array_partition to 'upleft': Complete partitioning on dimension 1. (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:730:31)
INFO: [HLS 214-248] Applying array_partition to 'upright': Complete partitioning on dimension 1. (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:731:31)
INFO: [HLS 214-248] Applying array_partition to 'downleft': Complete partitioning on dimension 1. (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:732:31)
INFO: [HLS 214-248] Applying array_partition to 'downright': Complete partitioning on dimension 1. (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:733:31)
INFO: [HLS 214-248] Applying array_partition to 'center': Complete partitioning on dimension 1. (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:734:31)
INFO: [HLS 214-248] Applying array_partition to 'lineBuffer': Complete partitioning on dimension 1. (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:817:67)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'imgUnzip' with compact=bit mode in 30-bits (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:65:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'imgRgb' with compact=bit mode in 30-bits (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:64:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'imgRB' with compact=bit mode in 30-bits (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1022:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'imgG' with compact=bit mode in 30-bits (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1022:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'imgBayer' with compact=bit mode in 10-bits (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:63:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.11 seconds. CPU system time: 1.5 seconds. Elapsed time: 8.62 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.121 GB.
WARNING: [HLS 200-805] An internal stream 'imgG' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'imgRB' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'imgBayer' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'imgRgb' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'imgUnzip' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'Debayer' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1025:1), detected/extracted 3 process function(s): 
	 'DebayerG'
	 'DebayerRatBorBatR'
	 'DebayerRandBatG'.
INFO: [XFORM 203-712] Applying dataflow to function 'v_demosaic' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:44), detected/extracted 5 process function(s): 
	 'Block_entry1_proc'
	 'AXIvideo2MultiBayer'
	 'Debayer'
	 'ZipperRemoval'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1084:51) to (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1114:17) in function 'ZipperRemoval'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:964:27) to (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:1007:27) in function 'DebayerRandBatG'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:394:65) to (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:540:27) in function 'DebayerG'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf_yuv.val.V' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:798:17)
INFO: [HLS 200-472] Inferring partial write operation for 'linebuf_yuv.val.V.3' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:367:43)
INFO: [HLS 200-472] Inferring partial write operation for 'lineBuffer.val.V.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:798:17)
INFO: [HLS 200-472] Inferring partial write operation for 'lineBuffer.val.V.1.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:695:42)
INFO: [HLS 200-472] Inferring partial write operation for 'lineBuffer.val.V.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/hls/hls_video_mem.h:798:17)
INFO: [HLS 200-472] Inferring partial write operation for 'lineBuffer.val.V.2.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:942:42)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val.V.3' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val.V.2' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val.V.1' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val.V' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val.V.3' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val.V.2' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val.V.1' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val.V' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val.V.1.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:569).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val.V.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:569).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val.V.1.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:569).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val.V.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:569).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val.V.2.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:817).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val.V.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:817).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val.V.2.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:817).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val.V.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:817).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val.V.3' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val.V.2' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val.V.1' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val.V' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val.V.3' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val.V.2' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val.V.1' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val.V' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:238).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val.V.1.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:569).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val.V.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:569).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val.V.1.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:569).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val.V.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:569).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val.V.2.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:817).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val.V.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:817).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val.V.2.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:817).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val.V.i' (/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:817).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_demosaic' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.328 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.329 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.329 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiBayer_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.329 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.329 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiBayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerG_Pipeline_VITIS_LOOP_273_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln459_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln459) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln456_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln459_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln456_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln459_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln456_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln456) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_273_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'VITIS_LOOP_273_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.341 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.341 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_588_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_588_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.341 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerRatBorBatR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.341 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerRandBatG_Pipeline_VITIS_LOOP_836_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_836_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_836_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.343 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerRandBatG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.343 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Debayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.343 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ZipperRemoval_Pipeline_VITIS_LOOP_1056_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1056_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1056_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.343 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ZipperRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.343 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.344 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.344 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_demosaic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.344 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiBayer_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiBayer_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiBayer_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiBayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiBayer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerG_Pipeline_VITIS_LOOP_273_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DebayerG_Pipeline_VITIS_LOOP_273_4' pipeline 'VITIS_LOOP_273_4' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_273_4' in module 'DebayerG_Pipeline_VITIS_LOOP_273_4'. Estimated max control fanout for pipeline is 7156.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14s_10ns_24s_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_14s_10ns_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_8ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_9ns_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerG_Pipeline_VITIS_LOOP_273_4'.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerG'.
INFO: [RTMG 210-278] Implementing memory 'design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.86 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2' pipeline 'VITIS_LOOP_588_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_10_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.368 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerRatBorBatR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerRatBorBatR'.
INFO: [RTMG 210-278] Implementing memory 'design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerRandBatG_Pipeline_VITIS_LOOP_836_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DebayerRandBatG_Pipeline_VITIS_LOOP_836_2' pipeline 'VITIS_LOOP_836_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerRandBatG_Pipeline_VITIS_LOOP_836_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerRandBatG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerRandBatG'.
INFO: [RTMG 210-278] Implementing memory 'design_1_v_demosaic_0_0_DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Debayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Debayer'.
INFO: [RTMG 210-285] Implementing FIFO 'imgG_U(design_1_v_demosaic_0_0_fifo_w30_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bayerPhase_c9_U(design_1_v_demosaic_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgRB_U(design_1_v_demosaic_0_0_fifo_w30_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bayerPhase_c_U(design_1_v_demosaic_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DebayerRatBorBatR_U0_U(design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DebayerRandBatG_U0_U(design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ZipperRemoval_Pipeline_VITIS_LOOP_1056_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ZipperRemoval_Pipeline_VITIS_LOOP_1056_2' pipeline 'VITIS_LOOP_1056_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ZipperRemoval_Pipeline_VITIS_LOOP_1056_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ZipperRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ZipperRemoval'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2' pipeline 'VITIS_LOOP_185_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_demosaic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/bayer_phase' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_demosaic' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'width', 'height', 'bayer_phase' and 'return' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_S' is changed to 'fifo_w16_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_S' is changed to 'fifo_w30_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_demosaic'.
INFO: [RTMG 210-285] Implementing FIFO 'bayer_phase_assign_channel_U(design_1_v_demosaic_0_0_fifo_w16_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgBayer_U(design_1_v_demosaic_0_0_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgRgb_U(design_1_v_demosaic_0_0_fifo_w30_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgUnzip_U(design_1_v_demosaic_0_0_fifo_w30_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ZipperRemoval_U0_U(design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.37 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 1.406 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_demosaic with prefix design_1_v_demosaic_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_demosaic with prefix design_1_v_demosaic_0_0_.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 69.64 seconds. CPU system time: 4.94 seconds. Elapsed time: 74.68 seconds; current allocated memory: 346.211 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May  8 10:11:03 2025...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12.76 seconds. CPU system time: 1.57 seconds. Elapsed time: 14.72 seconds; current allocated memory: 6.332 MB.
INFO: [HLS 200-112] Total CPU user time: 86.18 seconds. Total CPU system time: 7.92 seconds. Total elapsed time: 104.56 seconds; peak allocated memory: 1.413 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu May  8 10:11:04 2025...
compile_c: Time (s): cpu = 00:01:29 ; elapsed = 00:01:46 . Memory (MB): peak = 2071.023 ; gain = 0.000 ; free physical = 39280 ; free virtual = 45201
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_demosaic_0_0
Command: synth_design -top design_1_v_demosaic_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28271
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:70]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3215.004 ; gain = 234.742 ; free physical = 35316 ; free virtual = 41240
Synthesis current peak Physical Memory [PSS] (MB): peak = 2441.285; parent = 2308.389; children = 132.896
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4230.418; parent = 3226.914; children = 1003.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_v_demosaic' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_CTRL_s_axi' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_CTRL_s_axi.v:217]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_CTRL_s_axi' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_Block_entry1_proc' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_Block_entry1_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_Block_entry1_proc' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_Block_entry1_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_AXIvideo2MultiBayer' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_reg_unsigned_short_s' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_reg_unsigned_short_s' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_regslice_both' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_regslice_both' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_regslice_both__parameterized0' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_regslice_both__parameterized0' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_regslice_both__parameterized1' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_regslice_both__parameterized1' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_AXIvideo2MultiBayer' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_Debayer' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_Debayer.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerG' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_V_RAM_AUTO_1R1W' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_V_RAM_AUTO_1R1W' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.dat' is read successfully [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.v:45]
INFO: [Synth 8-3876] $readmem data file './design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.dat' is read successfully [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.v:46]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R.dat' is read successfully [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_frp_pipeline_valid' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:9]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:52]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_frp_pipeline_valid' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_frp_fifoout' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_fifoout.v:9]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_fifoout.v:88]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_frp_fifoout' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_fifoout.v:9]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_v_demosaic_0_0_frp_fifoout' is unconnected for instance 'pf_imgG_U' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4.v:1610]
WARNING: [Synth 8-7023] instance 'pf_imgG_U' of module 'design_1_v_demosaic_0_0_frp_fifoout' has 16 connections declared, but only 15 given [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4.v:1610]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerG' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerRatBorBatR' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_mux_32_10_1_1' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mux_32_10_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_mux_32_10_1_1' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mux_32_10_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerRatBorBatR' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerRandBatG' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_DebayerRandBatG' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w30_d2_S' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w30_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w30_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w30_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w30_d2_S' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w30_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d2_S' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d2_S' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0_ShiftReg' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0_ShiftReg' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0_ShiftReg' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0_ShiftReg' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_Debayer' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_Debayer.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_ZipperRemoval' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_ZipperRemoval.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_ZipperRemoval' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_ZipperRemoval.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_MultiPixStream2AXIvideo' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_regslice_both__parameterized2' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_regslice_both__parameterized2' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_regslice_both__parameterized3' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_regslice_both__parameterized3' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_MultiPixStream2AXIvideo' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d2_S_x' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_S_x.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_S_x.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_S_x.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d2_S_x' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_S_x.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w10_d3_S' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w10_d3_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w10_d3_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w10_d3_S.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w10_d3_S' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w10_d3_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w30_d2_S_x' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w30_d2_S_x.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w30_d2_S_x.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w30_d2_S_x.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w30_d2_S_x' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w30_d2_S_x.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0_ShiftReg' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0_ShiftReg' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0_v_demosaic' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0' (0#1) [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_CTRL_s_axi.v:286]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].v1_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].v1_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].v1_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].v1_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].v1_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].v1_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].v1_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].v1_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].v1_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].v1_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].v1_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].v1_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].v1_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].v1_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].v1_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[15].v1_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[16].v1_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[17].v1_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element incr_reg was removed.  [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_frp_pipeline_valid.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_4_reg_4645_reg' and it is trimmed from '16' to '10' bits. [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4.v:2145]
WARNING: [Synth 8-7129] Port imgUnzip_num_data_valid[1] in module design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_num_data_valid[0] in module design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_fifo_cap[1] in module design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_fifo_cap[0] in module design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_185_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_num_data_valid[1] in module design_1_v_demosaic_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_num_data_valid[0] in module design_1_v_demosaic_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_fifo_cap[1] in module design_1_v_demosaic_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_fifo_cap[0] in module design_1_v_demosaic_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[1] in module design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[0] in module design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[1] in module design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[0] in module design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_num_data_valid[1] in module design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_num_data_valid[0] in module design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_fifo_cap[1] in module design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_fifo_cap[0] in module design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1056_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[1] in module design_1_v_demosaic_0_0_ZipperRemoval is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[0] in module design_1_v_demosaic_0_0_ZipperRemoval is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[1] in module design_1_v_demosaic_0_0_ZipperRemoval is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[0] in module design_1_v_demosaic_0_0_ZipperRemoval is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_num_data_valid[1] in module design_1_v_demosaic_0_0_ZipperRemoval is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_num_data_valid[0] in module design_1_v_demosaic_0_0_ZipperRemoval is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_fifo_cap[1] in module design_1_v_demosaic_0_0_ZipperRemoval is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgUnzip_fifo_cap[0] in module design_1_v_demosaic_0_0_ZipperRemoval is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_demosaic_0_0_DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRgb_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRandBatG is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgG_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgG_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgG_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgG_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgG_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgG_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgG_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgG_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgRB_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c9_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c9_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c9_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c9_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c_num_data_valid[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port bayerPhase_c_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerRatBorBatR is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_start in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[18] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[17] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[16] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[15] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[14] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[13] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[12] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[11] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[10] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[9] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[8] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[7] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[6] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[5] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[4] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[3] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[2] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[1] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[0] in module design_1_v_demosaic_0_0_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV2_TABLE_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4_DIV1_TABLE_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgBayer_fifo_cap[1] in module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgBayer_fifo_cap[0] in module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgBayer_empty_n in module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgG_num_data_valid[1] in module design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3351.879 ; gain = 371.617 ; free physical = 37844 ; free virtual = 43778
Synthesis current peak Physical Memory [PSS] (MB): peak = 2441.285; parent = 2308.389; children = 138.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4355.387; parent = 3351.883; children = 1003.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3369.691 ; gain = 389.430 ; free physical = 37840 ; free virtual = 43774
Synthesis current peak Physical Memory [PSS] (MB): peak = 2441.285; parent = 2308.389; children = 138.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4373.199; parent = 3369.695; children = 1003.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3369.691 ; gain = 389.430 ; free physical = 37997 ; free virtual = 43931
Synthesis current peak Physical Memory [PSS] (MB): peak = 2441.285; parent = 2308.389; children = 138.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4373.199; parent = 3369.695; children = 1003.504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3369.691 ; gain = 0.000 ; free physical = 38097 ; free virtual = 44034
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3536.410 ; gain = 0.000 ; free physical = 37395 ; free virtual = 43357
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3536.410 ; gain = 0.000 ; free physical = 37491 ; free virtual = 43454
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3536.410 ; gain = 556.148 ; free physical = 39698 ; free virtual = 45621
Synthesis current peak Physical Memory [PSS] (MB): peak = 2505.653; parent = 2369.475; children = 138.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4539.918; parent = 3536.414; children = 1003.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3536.410 ; gain = 556.148 ; free physical = 39762 ; free virtual = 45685
Synthesis current peak Physical Memory [PSS] (MB): peak = 2505.653; parent = 2369.475; children = 138.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4539.918; parent = 3536.414; children = 1003.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3536.410 ; gain = 556.148 ; free physical = 39846 ; free virtual = 45768
Synthesis current peak Physical Memory [PSS] (MB): peak = 2505.653; parent = 2369.475; children = 138.168
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4539.918; parent = 3536.414; children = 1003.504
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'design_1_v_demosaic_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'design_1_v_demosaic_0_0_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'ret_V_65_reg_2210_reg' and it is trimmed from '14' to '10' bits. [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2.v:937]
WARNING: [Synth 8-3936] Found unconnected internal register 'ret_V_64_reg_2205_reg' and it is trimmed from '14' to '10' bits. [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2.v:1038]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'design_1_v_demosaic_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'design_1_v_demosaic_0_0_CTRL_s_axi'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "design_1_v_demosaic_0_0_DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "design_1_v_demosaic_0_0_DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3536.410 ; gain = 556.148 ; free physical = 41378 ; free virtual = 47318
Synthesis current peak Physical Memory [PSS] (MB): peak = 2505.653; parent = 2369.475; children = 138.247
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4539.918; parent = 3536.414; children = 1003.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 8     
	   2 Input   16 Bit       Adders := 4     
	   2 Input   15 Bit       Adders := 5     
	   2 Input   14 Bit       Adders := 16    
	   3 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 22    
	   3 Input   13 Bit       Adders := 12    
	   4 Input   13 Bit       Adders := 8     
	   5 Input   13 Bit       Adders := 1     
	   4 Input   12 Bit       Adders := 12    
	   2 Input   12 Bit       Adders := 13    
	   3 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 16    
	   3 Input   11 Bit       Adders := 27    
	   2 Input   10 Bit       Adders := 8     
	   4 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 18    
+---XORs : 
	   2 Input     15 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 12    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 17    
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 54    
	               13 Bit    Registers := 30    
	               12 Bit    Registers := 46    
	               11 Bit    Registers := 44    
	               10 Bit    Registers := 649   
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 362   
+---RAMs : 
	              56K Bit	(1921 X 30 bit)          RAMs := 4     
	              18K Bit	(1921 X 10 bit)          RAMs := 4     
+---ROMs : 
	                    ROMs := 5     
+---Muxes : 
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 30    
	   3 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 9     
	   2 Input   11 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 226   
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 13    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 36    
	   4 Input    2 Bit        Muxes := 14    
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 191   
	   8 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_s_axis_video_V_data_V_U/B_V_data_1_payload_A_reg' and it is trimmed from '16' to '10' bits. [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:85]
WARNING: [Synth 8-3936] Found unconnected internal register 'regslice_both_s_axis_video_V_data_V_U/B_V_data_1_payload_B_reg' and it is trimmed from '16' to '10' bits. [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_regslice_both.v:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/a_reg_reg' and it is trimmed from '27' to '25' bits. [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/a_reg_reg' and it is trimmed from '27' to '25' bits. [/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1.v:31]
DSP Report: Generating DSP mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_18s_8ns_18_4_1_U56/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register ave_V_1_reg_4227_pp0_iter11_reg_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP mul_mul_14s_10ns_24_4_1_U59/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_18s_8ns_18_4_1_U57/design_1_v_demosaic_0_0_mul_mul_18s_8ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register ave_V_2_reg_4242_pp0_iter11_reg_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP mul_mul_14s_10ns_24_4_1_U60/design_1_v_demosaic_0_0_mul_mul_14s_10ns_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U55/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_18s_9ns_18_4_1_U58/design_1_v_demosaic_0_0_mul_mul_18s_9ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_3_U/p_reg_reg.
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_1_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_2_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_3_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg"
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module design_1_v_demosaic_0_0_v_demosaic.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module design_1_v_demosaic_0_0_v_demosaic.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3536.410 ; gain = 556.148 ; free physical = 49164 ; free virtual = 55118
Synthesis current peak Physical Memory [PSS] (MB): peak = 2576.455; parent = 2408.564; children = 167.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4539.918; parent = 3536.414; children = 1003.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------------------------------------------+---------------------+---------------+----------------+
|Module Name                                                | RTL Object          | Depth x Width | Implemented As | 
+-----------------------------------------------------------+---------------------+---------------+----------------+
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV1_TABLE_U/q3_reg | 1024x10       | Block RAM      | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV1_TABLE_U/q0_reg | 1024x10       | Block RAM      | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV1_TABLE_U/q1_reg | 1024x10       | Block RAM      | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV1_TABLE_U/q2_reg | 1024x10       | Block RAM      | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV2_TABLE_U/q0_reg | 4096x18       | Block RAM      | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV1_TABLE_U/q3_reg | 1024x10       | Block RAM      | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV1_TABLE_U/q0_reg | 1024x10       | Block RAM      | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV1_TABLE_U/q1_reg | 1024x10       | Block RAM      | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV1_TABLE_U/q2_reg | 1024x10       | Block RAM      | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | DIV2_TABLE_U/q0_reg | 4096x18       | Block RAM      | 
+-----------------------------------------------------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+----------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/Debayer_U0 | DebayerG_U0/linebuf_yuv_val_V_U/ram_reg           | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/Debayer_U0 | DebayerG_U0/linebuf_yuv_val_V_1_U/ram_reg         | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/Debayer_U0 | DebayerG_U0/linebuf_yuv_val_V_2_U/ram_reg         | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/Debayer_U0 | DebayerG_U0/linebuf_yuv_val_V_3_U/ram_reg         | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/Debayer_U0 | DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg   | 1 K x 30(READ_FIRST)   | W |   | 1 K x 30(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/Debayer_U0 | DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg | 1 K x 30(READ_FIRST)   | W |   | 1 K x 30(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/Debayer_U0 | DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg     | 1 K x 30(READ_FIRST)   | W |   | 1 K x 30(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/Debayer_U0 | DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg   | 1 K x 30(READ_FIRST)   | W |   | 1 K x 30(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
+----------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (A2*B'')'       | 18     | 9      | -      | -      | 27     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (A''*B2)'       | 14     | 11     | -      | -      | 25     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (A2*B'')'       | 18     | 10     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (C+(A''*B'')')' | 18     | 15     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (A2*B'')'       | 18     | 9      | -      | -      | 27     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (A''*B2)'       | 14     | 11     | -      | -      | 25     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (A2*B'')'       | 18     | 10     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (C+(A''*B'')')' | 18     | 15     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
+-----------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3918.551 ; gain = 938.289 ; free physical = 48646 ; free virtual = 54597
Synthesis current peak Physical Memory [PSS] (MB): peak = 3158.896; parent = 2991.007; children = 167.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4922.059; parent = 3918.555; children = 1003.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 3994.035 ; gain = 1013.773 ; free physical = 48385 ; free virtual = 54335
Synthesis current peak Physical Memory [PSS] (MB): peak = 3197.722; parent = 3029.832; children = 167.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4997.543; parent = 3994.039; children = 1003.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/Debayer_U0 | DebayerG_U0/linebuf_yuv_val_V_U/ram_reg           | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/Debayer_U0 | DebayerG_U0/linebuf_yuv_val_V_1_U/ram_reg         | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/Debayer_U0 | DebayerG_U0/linebuf_yuv_val_V_2_U/ram_reg         | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/Debayer_U0 | DebayerG_U0/linebuf_yuv_val_V_3_U/ram_reg         | 1 K x 10(READ_FIRST)   | W |   | 1 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/Debayer_U0 | DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg   | 1 K x 30(READ_FIRST)   | W |   | 1 K x 30(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/Debayer_U0 | DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg | 1 K x 30(READ_FIRST)   | W |   | 1 K x 30(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/Debayer_U0 | DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg     | 1 K x 30(READ_FIRST)   | W |   | 1 K x 30(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|inst/Debayer_U0 | DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg   | 1 K x 30(READ_FIRST)   | W |   | 1 K x 30(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
+----------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_V_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/DIV1_TABLE_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/DIV1_TABLE_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/DIV2_TABLE_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/DIV2_TABLE_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_V_1_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_V_2_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 3994.035 ; gain = 1013.773 ; free physical = 48284 ; free virtual = 54234
Synthesis current peak Physical Memory [PSS] (MB): peak = 3205.590; parent = 3037.700; children = 167.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4997.543; parent = 3994.039; children = 1003.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 4004.941 ; gain = 1024.680 ; free physical = 48268 ; free virtual = 54218
Synthesis current peak Physical Memory [PSS] (MB): peak = 3206.480; parent = 3038.591; children = 167.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5008.449; parent = 4004.945; children = 1003.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 4004.941 ; gain = 1024.680 ; free physical = 48268 ; free virtual = 54219
Synthesis current peak Physical Memory [PSS] (MB): peak = 3206.480; parent = 3038.591; children = 167.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5008.449; parent = 4004.945; children = 1003.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 4004.941 ; gain = 1024.680 ; free physical = 48255 ; free virtual = 54205
Synthesis current peak Physical Memory [PSS] (MB): peak = 3206.480; parent = 3038.591; children = 167.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5008.449; parent = 4004.945; children = 1003.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 4004.941 ; gain = 1024.680 ; free physical = 48255 ; free virtual = 54205
Synthesis current peak Physical Memory [PSS] (MB): peak = 3206.480; parent = 3038.591; children = 167.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5008.449; parent = 4004.945; children = 1003.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 4004.941 ; gain = 1024.680 ; free physical = 48267 ; free virtual = 54218
Synthesis current peak Physical Memory [PSS] (MB): peak = 3206.480; parent = 3038.591; children = 167.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5008.449; parent = 4004.945; children = 1003.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 4004.941 ; gain = 1024.680 ; free physical = 48267 ; free virtual = 54218
Synthesis current peak Physical Memory [PSS] (MB): peak = 3206.480; parent = 3038.591; children = 167.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5008.449; parent = 4004.945; children = 1003.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                        | RTL Name                                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_30_load_reg_3973_pp0_iter16_reg_reg[9]                 | 15     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/icmp_ln273_reg_3878_pp0_iter16_reg_reg[0]                              | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_29_load_reg_3966_pp0_iter16_reg_reg[9]                 | 15     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_28_load_reg_3959_pp0_iter16_reg_reg[9]                 | 15     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_27_load_reg_3952_pp0_iter16_reg_reg[9]                 | 15     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_26_load_reg_3945_pp0_iter16_reg_reg[9]                 | 15     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_35_load_reg_4085_pp0_iter16_reg_reg[9]                 | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/p_0_0_03883_4_16856_load_reg_4080_pp0_iter16_reg_reg[9]                | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/p_0_0_03883_46851_load_reg_4075_pp0_iter16_reg_reg[9]                  | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_34_load_reg_4070_pp0_iter16_reg_reg[9]                 | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/p_0_0_03883_3_16845_load_reg_4065_pp0_iter16_reg_reg[9]                | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/p_0_0_03883_36840_load_reg_4060_pp0_iter16_reg_reg[9]                  | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_33_load_reg_4055_pp0_iter16_reg_reg[9]                 | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/g_3_load_reg_4050_pp0_iter16_reg_reg[9]                                | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/p_0_0_03883_26829_load_reg_4045_pp0_iter16_reg_reg[9]                  | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_32_load_reg_4040_pp0_iter16_reg_reg[9]                 | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/p_0_0_03883_1_16823_load_reg_4035_pp0_iter16_reg_reg[9]                | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/p_0_0_03883_16818_load_reg_4030_pp0_iter16_reg_reg[9]                  | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/PixBufVal_val_V_31_load_reg_4025_pp0_iter16_reg_reg[9]                 | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/p_0_0_03883_167406812_load_reg_4020_pp0_iter16_reg_reg[9]              | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/p_0_0_038836807_load_reg_4015_pp0_iter16_reg_reg[9]                    | 14     | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/icmp_ln394_reg_3934_pp0_iter11_reg_reg[0]                              | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/icmp_ln394_reg_3934_pp0_iter15_reg_reg[0]                              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/g_1_reg_735_pp0_iter16_reg_reg[9]                                      | 14     | 10    | NO           | NO                 | YES               | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/ave_V_1_reg_4227_pp0_iter10_reg_reg[13]                                | 7      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/ave_V_reg_4200_pp0_iter11_reg_reg[13]                                  | 8      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/ave_V_2_reg_4242_pp0_iter10_reg_reg[13]                                | 7      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/ave_V_3_reg_4247_pp0_iter11_reg_reg[13]                                | 8      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/tmp_58_reg_3941_pp0_iter17_reg_reg[0]                                  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/ap_loop_exit_ready_pp0_iter17_reg_reg                                  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/tmp_11_reg_2239_pp0_iter5_reg_reg[0]                 | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/downright_val_V_1_load_reg_2250_pp0_iter4_reg_reg[9] | 3      | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/upright_val_V_1_load_reg_2243_pp0_iter4_reg_reg[9]   | 3      | 10    | NO           | NO                 | NO                | 10     | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172/ap_loop_exit_ready_pp0_iter5_reg_reg                 | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/tmp_25_reg_1976_pp0_iter4_reg_reg[0]                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_demosaic_0_0_v_demosaic | Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144/ap_loop_exit_ready_pp0_iter4_reg_reg                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | fifo_reg[19]   | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (C+(A''*B'')')' | 10     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | (C+(A''*B'')')' | 10     | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | ((A''*B')')'    | 30     | 10     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | ((A''*B')')'    | 30     | 10     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | ((A'*B'')')'    | 30     | 8      | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | ((A'*B'')')'    | 30     | 8      | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | ((A'*B'')')'    | 30     | 9      | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_273_4 | ((A'*B'')')'    | 30     | 9      | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   281|
|2     |DSP_ALU         |     8|
|3     |DSP_A_B_DATA    |     8|
|6     |DSP_C_DATA      |     8|
|8     |DSP_MULTIPLIER  |     8|
|9     |DSP_M_DATA      |     8|
|10    |DSP_OUTPUT      |     8|
|11    |DSP_PREADD      |     8|
|12    |DSP_PREADD_DATA |     8|
|13    |LUT1            |   125|
|14    |LUT2            |   802|
|15    |LUT3            |  1055|
|16    |LUT4            |   949|
|17    |LUT5            |   779|
|18    |LUT6            |  1040|
|19    |MUXF7           |     2|
|20    |RAMB18E2        |     2|
|22    |RAMB36E2        |    14|
|26    |SRL16E          |   305|
|27    |SRLC32E         |    32|
|28    |FDRE            |  5986|
|29    |FDSE            |    51|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 4004.941 ; gain = 1024.680 ; free physical = 48268 ; free virtual = 54218
Synthesis current peak Physical Memory [PSS] (MB): peak = 3206.480; parent = 3038.591; children = 167.891
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5008.449; parent = 4004.945; children = 1003.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 112 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 4004.941 ; gain = 857.961 ; free physical = 48307 ; free virtual = 54258
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 4004.949 ; gain = 1024.680 ; free physical = 48307 ; free virtual = 54258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4015.910 ; gain = 0.000 ; free physical = 48414 ; free virtual = 54364
INFO: [Netlist 29-17] Analyzing 291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/DIV1_TABLE_U/q1_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/DIV1_TABLE_U/q3_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4043.891 ; gain = 0.000 ; free physical = 48357 ; free virtual = 54307
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances

Synth Design complete, checksum: f759090b
INFO: [Common 17-83] Releasing license: Synthesis
216 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 4043.891 ; gain = 1972.867 ; free physical = 48522 ; free virtual = 54473
INFO: [Common 17-1381] The checkpoint '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/design_1_v_demosaic_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_v_demosaic_0_0, cache-ID = 2e7e20e25014c75f
INFO: [Common 17-1381] The checkpoint '/home/lsriw/SR/KocurPawel/git_ycbcr/video_passthrough_kria_repo_1/video_passthrough_kria/video_passthrough_kria.runs/design_1_v_demosaic_0_0_synth_1/design_1_v_demosaic_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_demosaic_0_0_utilization_synth.rpt -pb design_1_v_demosaic_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  8 10:12:17 2025...
