--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf
-ucf counter.ucf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc6slx4,cpg196,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - clk_ext does not clock data from Data<7>
WARNING:Timing:3225 - Timing constraint COMP "Data<7>" OFFSET = IN 9 ns VALID 
   9.5 ns BEFORE COMP "clk_ext"; ignored during timing analysis
WARNING:Timing:3175 - clk_ext does not clock data from Data<6>
WARNING:Timing:3225 - Timing constraint COMP "Data<6>" OFFSET = IN 9 ns VALID 
   9.5 ns BEFORE COMP "clk_ext"; ignored during timing analysis
WARNING:Timing:3175 - clk_ext does not clock data from Data<5>
WARNING:Timing:3225 - Timing constraint COMP "Data<5>" OFFSET = IN 9 ns VALID 
   9.5 ns BEFORE COMP "clk_ext"; ignored during timing analysis
WARNING:Timing:3175 - clk_ext does not clock data from Data<4>
WARNING:Timing:3225 - Timing constraint COMP "Data<4>" OFFSET = IN 9 ns VALID 
   9.5 ns BEFORE COMP "clk_ext"; ignored during timing analysis
WARNING:Timing:3175 - clk_ext does not clock data from Data<3>
WARNING:Timing:3225 - Timing constraint COMP "Data<3>" OFFSET = IN 9 ns VALID 
   9.5 ns BEFORE COMP "clk_ext"; ignored during timing analysis
WARNING:Timing:3175 - clk_ext does not clock data from Data<2>
WARNING:Timing:3225 - Timing constraint COMP "Data<2>" OFFSET = IN 9 ns VALID 
   9.5 ns BEFORE COMP "clk_ext"; ignored during timing analysis
WARNING:Timing:3175 - clk_ext does not clock data from Data<1>
WARNING:Timing:3225 - Timing constraint COMP "Data<1>" OFFSET = IN 9 ns VALID 
   9.5 ns BEFORE COMP "clk_ext"; ignored during timing analysis
WARNING:Timing:3175 - clk_ext does not clock data from Data<0>
WARNING:Timing:3225 - Timing constraint COMP "Data<0>" OFFSET = IN 9 ns VALID 
   9.5 ns BEFORE COMP "clk_ext"; ignored during timing analysis
WARNING:Timing:3175 - clk_ext does not clock data to OE_L
WARNING:Timing:3225 - Timing constraint COMP "OE_L" OFFSET = OUT 8.666 ns AFTER 
   COMP "clk_ext"; ignored during timing analysis
WARNING:Timing:3175 - clk_ext does not clock data to RD_L
WARNING:Timing:3225 - Timing constraint COMP "RD_L" OFFSET = OUT 8.666 ns AFTER 
   COMP "clk_ext"; ignored during timing analysis
WARNING:Timing:3175 - clk_ext does not clock data to SIWU_L
WARNING:Timing:3225 - Timing constraint COMP "SIWU_L" OFFSET = OUT 8.666 ns 
   AFTER COMP "clk_ext"; ignored during timing analysis
WARNING:Timing:3175 - clk_ext does not clock data from RXF_L
WARNING:Timing:3225 - Timing constraint COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 
   ns BEFORE COMP "clk_ext"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_ext_pin = PERIOD TIMEGRP "clk_ext_pin" 16.666 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_ext_pin = PERIOD TIMEGRP "clk_ext_pin" 16.666 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.666ns
  Low pulse: 8.333ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: my_dcm/dcm_sp_inst/CLKIN
  Logical resource: my_dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.666ns
  High pulse: 8.333ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: my_dcm/dcm_sp_inst/CLKIN
  Logical resource: my_dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.666ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: my_dcm/dcm_sp_inst/CLKIN
  Logical resource: my_dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_my_dcm_clk0 = PERIOD TIMEGRP "my_dcm_clk0" TS_clk_ext_pin 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 628 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.689ns.
--------------------------------------------------------------------------------

Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y6.ENB), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      5.569ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.642 - 0.627)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.525   state
                                                       state
    SLICE_X2Y47.B5       net (fanout=9)        2.772   state
    SLICE_X2Y47.B        Tilo                  0.254   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y6.ENB      net (fanout=8)        1.768   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y6.CLKB     Trcck_ENB             0.250   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.569ns (1.029ns logic, 4.540ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      4.596ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.730 - 0.749)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.AQ       Tcko                  0.430   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
    SLICE_X2Y47.B6       net (fanout=9)        1.894   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
    SLICE_X2Y47.B        Tilo                  0.254   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y6.ENB      net (fanout=8)        1.768   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y6.CLKB     Trcck_ENB             0.250   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (0.934ns logic, 3.662ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      3.331ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.730 - 0.817)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.AQ       Tcko                  0.525   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X2Y47.B2       net (fanout=3)        0.534   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X2Y47.B        Tilo                  0.254   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y6.ENB      net (fanout=8)        1.768   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y6.CLKB     Trcck_ENB             0.250   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.331ns (1.029ns logic, 2.302ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y8.ENB), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      5.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.731 - 0.720)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.525   state
                                                       state
    SLICE_X2Y47.B5       net (fanout=9)        2.772   state
    SLICE_X2Y47.B        Tilo                  0.254   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y8.ENB      net (fanout=8)        1.490   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y8.CLKB     Trcck_ENB             0.250   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.291ns (1.029ns logic, 4.262ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      4.318ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.338 - 0.344)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.AQ       Tcko                  0.430   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
    SLICE_X2Y47.B6       net (fanout=9)        1.894   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
    SLICE_X2Y47.B        Tilo                  0.254   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y8.ENB      net (fanout=8)        1.490   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y8.CLKB     Trcck_ENB             0.250   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (0.934ns logic, 3.384ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      3.053ns (Levels of Logic = 1)
  Clock Path Skew:      -0.081ns (0.643 - 0.724)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.AQ       Tcko                  0.525   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X2Y47.B2       net (fanout=3)        0.534   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X2Y47.B        Tilo                  0.254   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y8.ENB      net (fanout=8)        1.490   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y8.CLKB     Trcck_ENB             0.250   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.053ns (1.029ns logic, 2.024ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y10.ENB), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      5.043ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.724 - 0.720)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.525   state
                                                       state
    SLICE_X2Y47.B5       net (fanout=9)        2.772   state
    SLICE_X2Y47.B        Tilo                  0.254   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y10.ENB     net (fanout=8)        1.242   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y10.CLKB    Trcck_ENB             0.250   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.043ns (1.029ns logic, 4.014ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      4.070ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.331 - 0.344)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.AQ       Tcko                  0.430   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
    SLICE_X2Y47.B6       net (fanout=9)        1.894   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
    SLICE_X2Y47.B        Tilo                  0.254   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y10.ENB     net (fanout=8)        1.242   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y10.CLKB    Trcck_ENB             0.250   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.070ns (0.934ns logic, 3.136ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      2.805ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (0.636 - 0.724)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.AQ       Tcko                  0.525   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X2Y47.B2       net (fanout=3)        0.534   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X2Y47.B        Tilo                  0.254   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y10.ENB     net (fanout=8)        1.242   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y10.CLKB    Trcck_ENB             0.250   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      2.805ns (1.029ns logic, 1.776ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_my_dcm_clk0 = PERIOD TIMEGRP "my_dcm_clk0" TS_clk_ext_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (SLICE_X1Y47.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.851ns (Levels of Logic = 0)
  Clock Path Skew:      0.337ns (1.193 - 0.856)
  Source Clock:         clk_30 rising at 0.000ns
  Destination Clock:    clk_60 rising at 0.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y46.BQ       Tcko                  0.198   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<13>
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10
    SLICE_X1Y47.CX       net (fanout=1)        0.594   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<10>
    SLICE_X1Y47.CLK      Tckdi       (-Th)    -0.059   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<11>
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.851ns (0.257ns logic, 0.594ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12 (SLICE_X1Y47.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12 (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 1)
  Clock Path Skew:      0.337ns (1.193 - 0.856)
  Source Clock:         clk_30 rising at 0.000ns
  Destination Clock:    clk_60 rising at 0.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12 to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y46.CQ       Tcko                  0.198   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<13>
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12
    SLICE_X1Y47.A5       net (fanout=1)        0.629   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<12>
    SLICE_X1Y47.CLK      Tah         (-Th)    -0.155   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<11>
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<12>_rt
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.353ns logic, 0.629ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_13 (SLICE_X1Y47.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_13 (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.023ns (Levels of Logic = 1)
  Clock Path Skew:      0.337ns (1.193 - 0.856)
  Source Clock:         clk_30 rising at 0.000ns
  Destination Clock:    clk_60 rising at 0.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_13 to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y46.DQ       Tcko                  0.198   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<13>
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_13
    SLICE_X1Y47.B3       net (fanout=1)        0.670   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<13>
    SLICE_X1Y47.CLK      Tah         (-Th)    -0.155   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<11>
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<13>_rt
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      1.023ns (0.353ns logic, 0.670ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_my_dcm_clk0 = PERIOD TIMEGRP "my_dcm_clk0" TS_clk_ext_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: clk_60
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: clk_60
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: clk_60
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_my_dcm_clkdv = PERIOD TIMEGRP "my_dcm_clkdv" 
TS_clk_ext_pin * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 774 paths analyzed, 521 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.092ns.
--------------------------------------------------------------------------------

Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.WEA1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      5.595ns (Levels of Logic = 1)
  Clock Path Skew:      -0.606ns (1.782 - 2.388)
  Source Clock:         clk_60 rising at 16.666ns
  Destination Clock:    clk_30 rising at 33.332ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: state to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.525   state
                                                       state
    SLICE_X5Y32.A3       net (fanout=9)        2.030   state
    SLICE_X5Y32.A        Tilo                  0.259   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_3
    RAMB16_X0Y20.WEA1    net (fanout=32)       2.451   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i12
    RAMB16_X0Y20.CLKA    Trcck_WEA             0.330   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.595ns (1.114ns logic, 4.481ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          33.332ns
  Data Path Delay:      4.901ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.783 - 0.715)
  Source Clock:         clk_30 rising at 0.000ns
  Destination Clock:    clk_30 rising at 33.332ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.AQ       Tcko                  0.430   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X5Y32.A5       net (fanout=6)        1.431   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X5Y32.A        Tilo                  0.259   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_3
    RAMB16_X0Y20.WEA1    net (fanout=32)       2.451   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i12
    RAMB16_X0Y20.CLKA    Trcck_WEA             0.330   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (1.019ns logic, 3.882ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.WEA2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      5.595ns (Levels of Logic = 1)
  Clock Path Skew:      -0.606ns (1.782 - 2.388)
  Source Clock:         clk_60 rising at 16.666ns
  Destination Clock:    clk_30 rising at 33.332ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: state to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.525   state
                                                       state
    SLICE_X5Y32.A3       net (fanout=9)        2.030   state
    SLICE_X5Y32.A        Tilo                  0.259   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_3
    RAMB16_X0Y20.WEA2    net (fanout=32)       2.451   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i12
    RAMB16_X0Y20.CLKA    Trcck_WEA             0.330   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.595ns (1.114ns logic, 4.481ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          33.332ns
  Data Path Delay:      4.901ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.783 - 0.715)
  Source Clock:         clk_30 rising at 0.000ns
  Destination Clock:    clk_30 rising at 33.332ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.AQ       Tcko                  0.430   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X5Y32.A5       net (fanout=6)        1.431   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X5Y32.A        Tilo                  0.259   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_3
    RAMB16_X0Y20.WEA2    net (fanout=32)       2.451   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i12
    RAMB16_X0Y20.CLKA    Trcck_WEA             0.330   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (1.019ns logic, 3.882ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.WEA3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          16.666ns
  Data Path Delay:      5.595ns (Levels of Logic = 1)
  Clock Path Skew:      -0.606ns (1.782 - 2.388)
  Source Clock:         clk_60 rising at 16.666ns
  Destination Clock:    clk_30 rising at 33.332ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: state to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.525   state
                                                       state
    SLICE_X5Y32.A3       net (fanout=9)        2.030   state
    SLICE_X5Y32.A        Tilo                  0.259   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_3
    RAMB16_X0Y20.WEA3    net (fanout=32)       2.451   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i12
    RAMB16_X0Y20.CLKA    Trcck_WEA             0.330   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.595ns (1.114ns logic, 4.481ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          33.332ns
  Data Path Delay:      4.901ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.783 - 0.715)
  Source Clock:         clk_30 rising at 0.000ns
  Destination Clock:    clk_30 rising at 33.332ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.AQ       Tcko                  0.430   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X5Y32.A5       net (fanout=6)        1.431   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X5Y32.A        Tilo                  0.259   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_3
    RAMB16_X0Y20.WEA3    net (fanout=32)       2.451   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i12
    RAMB16_X0Y20.CLKA    Trcck_WEA             0.330   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (1.019ns logic, 3.882ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_my_dcm_clkdv = PERIOD TIMEGRP "my_dcm_clkdv" TS_clk_ext_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (SLICE_X3Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5 (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.717ns (Levels of Logic = 0)
  Clock Path Skew:      0.345ns (1.121 - 0.776)
  Source Clock:         clk_60 rising at 33.332ns
  Destination Clock:    clk_30 rising at 33.332ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5 to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y33.DMUX     Tshcko                0.266   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5
    SLICE_X3Y33.BX       net (fanout=1)        0.392   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<5>
    SLICE_X3Y33.CLK      Tckdi       (-Th)    -0.059   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<7>
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.717ns (0.325ns logic, 0.392ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (SLICE_X7Y26.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.231ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.331ns (1.084 - 0.753)
  Source Clock:         clk_60 rising at 33.332ns
  Destination Clock:    clk_30 rising at 33.332ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: state to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.234   state
                                                       state
    SLICE_X7Y26.A5       net (fanout=9)        0.458   state
    SLICE_X7Y26.CLK      Tah         (-Th)    -0.215   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_243_o_MUX_23_o11
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      0.907ns (0.449ns logic, 0.458ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (SLICE_X6Y26.CE), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.915ns (Levels of Logic = 1)
  Clock Path Skew:      0.331ns (1.084 - 0.753)
  Source Clock:         clk_60 rising at 33.332ns
  Destination Clock:    clk_30 rising at 33.332ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: state to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.234   state
                                                       state
    SLICE_X8Y26.B2       net (fanout=9)        0.243   state
    SLICE_X8Y26.B        Tilo                  0.156   state
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X6Y26.CE       net (fanout=12)       0.390   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X6Y26.CLK      Tckce       (-Th)     0.108   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.915ns (0.282ns logic, 0.633ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         clk_30 rising at 33.332ns
  Destination Clock:    clk_30 rising at 33.332ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.AQ       Tcko                  0.198   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X8Y26.B5       net (fanout=6)        0.508   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X8Y26.B        Tilo                  0.156   state
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X6Y26.CE       net (fanout=12)       0.390   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X6Y26.CLK      Tckce       (-Th)     0.108   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.246ns logic, 0.898ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_my_dcm_clkdv = PERIOD TIMEGRP "my_dcm_clkdv" TS_clk_ext_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.762ns (period - min period limit)
  Period: 33.332ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_30
--------------------------------------------------------------------------------
Slack: 29.762ns (period - min period limit)
  Period: 33.332ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_30
--------------------------------------------------------------------------------
Slack: 29.762ns (period - min period limit)
  Period: 33.332ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_30
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.243ns.
--------------------------------------------------------------------------------

Paths for end point state (SLICE_X8Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.757ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               TXE_L (PAD)
  Destination:          state (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      5.502ns (Levels of Logic = 1)
  Clock Path Delay:     1.534ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: TXE_L to state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 1.590   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp42.IINV
                                                       ProtoComp42.IMUX
    SLICE_X8Y26.AX       net (fanout=1)        3.827   nxt_state
    SLICE_X8Y26.CLK      Tdick                 0.085   state
                                                       state
    -------------------------------------------------  ---------------------------
    Total                                      5.502ns (1.675ns logic, 3.827ns route)
                                                       (30.4% logic, 69.6% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.064   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.130   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.671   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y26.CLK      net (fanout=35)       0.822   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.534ns (-3.410ns logic, 4.944ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point state (SLICE_X8Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.797ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               TXE_L (PAD)
  Destination:          state (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.650ns (Levels of Logic = 1)
  Clock Path Delay:     1.078ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: TXE_L to state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 0.773   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp42.IINV
                                                       ProtoComp42.IMUX
    SLICE_X8Y26.AX       net (fanout=1)        1.836   nxt_state
    SLICE_X8Y26.CLK      Tckdi       (-Th)    -0.041   state
                                                       state
    -------------------------------------------------  ---------------------------
    Total                                      2.650ns (0.814ns logic, 1.836ns route)
                                                       (30.7% logic, 69.3% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.678   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y26.CLK      net (fanout=35)       0.764   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.078ns (-1.598ns logic, 2.676ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<7>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  10.237ns.
--------------------------------------------------------------------------------

Paths for end point Data<7> (H13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -1.571ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Data<7> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      7.817ns (Levels of Logic = 1)
  Clock Path Delay:     2.145ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y6.CLKB     net (fanout=35)       1.445   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (-4.078ns logic, 6.223ns route)

  Maximum Data Path at Slow Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to Data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOB0     Trcko_DOB             2.100   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    H13.O                net (fanout=1)        3.735   Data_7_OBUF
    H13.PAD              Tioop                 1.982   Data<7>
                                                       Data_7_OBUF
                                                       Data<7>
    -------------------------------------------------  ---------------------------
    Total                                      7.817ns (4.082ns logic, 3.735ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<7> (H13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.255ns (clock arrival + clock path + data path - uncertainty)
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Data<7> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      3.969ns (Levels of Logic = 1)
  Clock Path Delay:     0.561ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y6.CLKB     net (fanout=35)       0.502   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (-1.711ns logic, 2.272ns route)

  Minimum Data Path at Fast Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to Data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOB0     Trcko_DOB             1.272   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    H13.O                net (fanout=1)        1.998   Data_7_OBUF
    H13.PAD              Tioop                 0.699   Data<7>
                                                       Data_7_OBUF
                                                       Data<7>
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (1.971ns logic, 1.998ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<6>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  10.140ns.
--------------------------------------------------------------------------------

Paths for end point Data<6> (F14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -1.474ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Data<6> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      7.719ns (Levels of Logic = 1)
  Clock Path Delay:     2.146ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y8.CLKB     net (fanout=35)       1.446   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.146ns (-4.078ns logic, 6.224ns route)

  Maximum Data Path at Slow Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to Data<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOB0     Trcko_DOB             2.100   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    F14.O                net (fanout=1)        3.637   Data_6_OBUF
    F14.PAD              Tioop                 1.982   Data<6>
                                                       Data_6_OBUF
                                                       Data<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.719ns (4.082ns logic, 3.637ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<6> (F14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.180ns (clock arrival + clock path + data path - uncertainty)
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Data<6> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      3.893ns (Levels of Logic = 1)
  Clock Path Delay:     0.562ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y8.CLKB     net (fanout=35)       0.503   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (-1.711ns logic, 2.273ns route)

  Minimum Data Path at Fast Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to Data<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOB0     Trcko_DOB             1.272   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    F14.O                net (fanout=1)        1.922   Data_6_OBUF
    F14.PAD              Tioop                 0.699   Data<6>
                                                       Data_6_OBUF
                                                       Data<6>
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (1.971ns logic, 1.922ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<5>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  10.636ns.
--------------------------------------------------------------------------------

Paths for end point Data<5> (F13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -1.970ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Data<5> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      8.216ns (Levels of Logic = 1)
  Clock Path Delay:     2.145ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y14.CLKB    net (fanout=35)       1.445   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (-4.078ns logic, 6.223ns route)

  Maximum Data Path at Slow Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to Data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y14.DOB0    Trcko_DOB             2.100   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    F13.O                net (fanout=1)        4.134   Data_5_OBUF
    F13.PAD              Tioop                 1.982   Data<5>
                                                       Data_5_OBUF
                                                       Data<5>
    -------------------------------------------------  ---------------------------
    Total                                      8.216ns (4.082ns logic, 4.134ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<5> (F13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.465ns (clock arrival + clock path + data path - uncertainty)
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Data<5> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      4.179ns (Levels of Logic = 1)
  Clock Path Delay:     0.561ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y14.CLKB    net (fanout=35)       0.502   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (-1.711ns logic, 2.272ns route)

  Minimum Data Path at Fast Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to Data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y14.DOB0    Trcko_DOB             1.272   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    F13.O                net (fanout=1)        2.208   Data_5_OBUF
    F13.PAD              Tioop                 0.699   Data<5>
                                                       Data_5_OBUF
                                                       Data<5>
    -------------------------------------------------  ---------------------------
    Total                                      4.179ns (1.971ns logic, 2.208ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<4>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  10.178ns.
--------------------------------------------------------------------------------

Paths for end point Data<4> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -1.512ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Data<4> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      7.766ns (Levels of Logic = 1)
  Clock Path Delay:     2.137ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y12.CLKB    net (fanout=35)       1.437   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.137ns (-4.078ns logic, 6.215ns route)

  Maximum Data Path at Slow Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to Data<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOB0    Trcko_DOB             2.100   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    G14.O                net (fanout=1)        3.684   Data_4_OBUF
    G14.PAD              Tioop                 1.982   Data<4>
                                                       Data_4_OBUF
                                                       Data<4>
    -------------------------------------------------  ---------------------------
    Total                                      7.766ns (4.082ns logic, 3.684ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<4> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.216ns (clock arrival + clock path + data path - uncertainty)
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Data<4> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      3.938ns (Levels of Logic = 1)
  Clock Path Delay:     0.553ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y12.CLKB    net (fanout=35)       0.494   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.553ns (-1.711ns logic, 2.264ns route)

  Minimum Data Path at Fast Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to Data<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOB0    Trcko_DOB             1.272   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    G14.O                net (fanout=1)        1.967   Data_4_OBUF
    G14.PAD              Tioop                 0.699   Data<4>
                                                       Data_4_OBUF
                                                       Data<4>
    -------------------------------------------------  ---------------------------
    Total                                      3.938ns (1.971ns logic, 1.967ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<3>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  10.119ns.
--------------------------------------------------------------------------------

Paths for end point Data<3> (G13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -1.453ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Data<3> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      7.705ns (Levels of Logic = 1)
  Clock Path Delay:     2.139ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y10.CLKB    net (fanout=35)       1.439   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.139ns (-4.078ns logic, 6.217ns route)

  Maximum Data Path at Slow Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to Data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOB0    Trcko_DOB             2.100   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    G13.O                net (fanout=1)        3.623   Data_3_OBUF
    G13.PAD              Tioop                 1.982   Data<3>
                                                       Data_3_OBUF
                                                       Data<3>
    -------------------------------------------------  ---------------------------
    Total                                      7.705ns (4.082ns logic, 3.623ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<3> (G13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.160ns (clock arrival + clock path + data path - uncertainty)
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Data<3> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      3.880ns (Levels of Logic = 1)
  Clock Path Delay:     0.555ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y10.CLKB    net (fanout=35)       0.496   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.555ns (-1.711ns logic, 2.266ns route)

  Minimum Data Path at Fast Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to Data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOB0    Trcko_DOB             1.272   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    G13.O                net (fanout=1)        1.909   Data_3_OBUF
    G13.PAD              Tioop                 0.699   Data<3>
                                                       Data_3_OBUF
                                                       Data<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.880ns (1.971ns logic, 1.909ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<2>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  10.195ns.
--------------------------------------------------------------------------------

Paths for end point Data<2> (E14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -1.529ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Data<2> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      7.719ns (Levels of Logic = 1)
  Clock Path Delay:     2.201ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y18.CLKB    net (fanout=35)       1.501   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (-4.078ns logic, 6.279ns route)

  Maximum Data Path at Slow Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to Data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y18.DOB0    Trcko_DOB             2.100   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    E14.O                net (fanout=1)        3.637   Data_2_OBUF
    E14.PAD              Tioop                 1.982   Data<2>
                                                       Data_2_OBUF
                                                       Data<2>
    -------------------------------------------------  ---------------------------
    Total                                      7.719ns (4.082ns logic, 3.637ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<2> (E14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.235ns (clock arrival + clock path + data path - uncertainty)
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Data<2> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      3.893ns (Levels of Logic = 1)
  Clock Path Delay:     0.617ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y18.CLKB    net (fanout=35)       0.558   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (-1.711ns logic, 2.328ns route)

  Minimum Data Path at Fast Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to Data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y18.DOB0    Trcko_DOB             1.272   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    E14.O                net (fanout=1)        1.922   Data_2_OBUF
    E14.PAD              Tioop                 0.699   Data<2>
                                                       Data_2_OBUF
                                                       Data<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (1.971ns logic, 1.922ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<1>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  10.456ns.
--------------------------------------------------------------------------------

Paths for end point Data<1> (E13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -1.790ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Data<1> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      7.973ns (Levels of Logic = 1)
  Clock Path Delay:     2.208ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y16.CLKB    net (fanout=35)       1.508   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (-4.078ns logic, 6.286ns route)

  Maximum Data Path at Slow Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to Data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOB0    Trcko_DOB             2.100   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    E13.O                net (fanout=1)        3.891   Data_1_OBUF
    E13.PAD              Tioop                 1.982   Data<1>
                                                       Data_1_OBUF
                                                       Data<1>
    -------------------------------------------------  ---------------------------
    Total                                      7.973ns (4.082ns logic, 3.891ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<1> (E13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.396ns (clock arrival + clock path + data path - uncertainty)
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Data<1> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      4.047ns (Levels of Logic = 1)
  Clock Path Delay:     0.624ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y16.CLKB    net (fanout=35)       0.565   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (-1.711ns logic, 2.335ns route)

  Minimum Data Path at Fast Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to Data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOB0    Trcko_DOB             1.272   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    E13.O                net (fanout=1)        2.076   Data_1_OBUF
    E13.PAD              Tioop                 0.699   Data<1>
                                                       Data_1_OBUF
                                                       Data<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.971ns logic, 2.076ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<0>" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  10.034ns.
--------------------------------------------------------------------------------

Paths for end point Data<0> (D14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -1.368ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Data<0> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      7.561ns (Levels of Logic = 1)
  Clock Path Delay:     2.198ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y20.CLKB    net (fanout=35)       1.498   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.198ns (-4.078ns logic, 6.276ns route)

  Maximum Data Path at Slow Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to Data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOB0    Trcko_DOB             2.100   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    D14.O                net (fanout=1)        3.479   Data_0_OBUF
    D14.PAD              Tioop                 1.982   Data<0>
                                                       Data_0_OBUF
                                                       Data<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.561ns (4.082ns logic, 3.479ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<0> (D14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.160ns (clock arrival + clock path + data path - uncertainty)
  Source:               fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          Data<0> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      3.821ns (Levels of Logic = 1)
  Clock Path Delay:     0.614ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y20.CLKB    net (fanout=35)       0.555   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (-1.711ns logic, 2.325ns route)

  Minimum Data Path at Fast Process Corner: fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to Data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOB0    Trcko_DOB             1.272   fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo_map/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    D14.O                net (fanout=1)        1.850   Data_0_OBUF
    D14.PAD              Tioop                 0.699   Data<0>
                                                       Data_0_OBUF
                                                       Data<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.821ns (1.971ns logic, 1.850ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "OE_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.170ns.
--------------------------------------------------------------------------------

Paths for end point WR_L (K13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.496ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               state (FF)
  Destination:          WR_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.789ns (Levels of Logic = 2)
  Clock Path Delay:     2.106ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_ext to state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.226   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.034   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.773   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y26.CLK      net (fanout=35)       1.406   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.106ns (-4.078ns logic, 6.184ns route)

  Maximum Data Path at Slow Process Corner: state to WR_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.525   state
                                                       state
    SLICE_X8Y26.A6       net (fanout=9)        0.164   state
    SLICE_X8Y26.A        Tilo                  0.254   state
                                                       WR_L1_INV_0
    K13.O                net (fanout=1)        2.864   WR_L_OBUF
    K13.PAD              Tioop                 1.982   WR_L
                                                       WR_L_OBUF
                                                       WR_L
    -------------------------------------------------  ---------------------------
    Total                                      5.789ns (2.761ns logic, 3.028ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point WR_L (K13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.694ns (clock arrival + clock path + data path - uncertainty)
  Source:               state (FF)
  Destination:          WR_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.447ns (Levels of Logic = 2)
  Clock Path Delay:     0.522ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_ext to state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp40.IMUX.2
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   my_dcm/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.655   my_dcm/dcm_sp_inst
                                                       my_dcm/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.231   my_dcm/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y26.CLK      net (fanout=35)       0.463   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.522ns (-1.711ns logic, 2.233ns route)

  Minimum Data Path at Fast Process Corner: state to WR_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.234   state
                                                       state
    SLICE_X8Y26.A6       net (fanout=9)        0.035   state
    SLICE_X8Y26.A        Tilo                  0.156   state
                                                       WR_L1_INV_0
    K13.O                net (fanout=1)        1.323   WR_L_OBUF
    K13.PAD              Tioop                 0.699   WR_L
                                                       WR_L_OBUF
                                                       WR_L
    -------------------------------------------------  ---------------------------
    Total                                      2.447ns (1.089ns logic, 1.358ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "RD_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_ext_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_ext_pin                 |     16.666ns|      8.000ns|      6.546ns|            0|            0|            0|         1402|
| TS_my_dcm_clk0                |     16.666ns|      5.689ns|          N/A|            0|            0|          628|            0|
| TS_my_dcm_clkdv               |     33.332ns|     13.092ns|          N/A|            0|            0|          774|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

8 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_ext
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
TXE_L       |    4.243(R)|      SLOW  |   -1.297(R)|      FAST  |clk_60            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_ext to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Data<0>     |        10.034(R)|      SLOW  |         4.160(R)|      FAST  |clk_60            |   0.000|
Data<1>     |        10.456(R)|      SLOW  |         4.396(R)|      FAST  |clk_60            |   0.000|
Data<2>     |        10.195(R)|      SLOW  |         4.235(R)|      FAST  |clk_60            |   0.000|
Data<3>     |        10.119(R)|      SLOW  |         4.160(R)|      FAST  |clk_60            |   0.000|
Data<4>     |        10.178(R)|      SLOW  |         4.216(R)|      FAST  |clk_60            |   0.000|
Data<5>     |        10.636(R)|      SLOW  |         4.465(R)|      FAST  |clk_60            |   0.000|
Data<6>     |        10.140(R)|      SLOW  |         4.180(R)|      FAST  |clk_60            |   0.000|
Data<7>     |        10.237(R)|      SLOW  |         4.255(R)|      FAST  |clk_60            |   0.000|
WR_L        |         8.170(R)|      SLOW  |         2.694(R)|      FAST  |clk_60            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_ext
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ext        |    6.546|         |         |         |
---------------+---------+---------+---------+---------+

COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 2.946; Ideal Clock Offset To Actual Clock -1.480; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
TXE_L             |    4.243(R)|      SLOW  |   -1.297(R)|      FAST  |    4.757|    1.797|        1.480|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.243|         -  |      -1.297|         -  |    4.757|    1.797|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<7>                                        |       10.237|      SLOW  |        4.255|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<6>                                        |       10.140|      SLOW  |        4.180|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<5>                                        |       10.636|      SLOW  |        4.465|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<4>                                        |       10.178|      SLOW  |        4.216|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<3>                                        |       10.119|      SLOW  |        4.160|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<2>                                        |       10.195|      SLOW  |        4.235|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<1>                                        |       10.456|      SLOW  |        4.396|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<0>                                        |       10.034|      SLOW  |        4.160|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
WR_L                                           |        8.170|      SLOW  |        2.694|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 8  Score: 12667  (Setup/Max: 12667, Hold: 0)

Constraints cover 1412 paths, 0 nets, and 992 connections

Design statistics:
   Minimum period:  13.092ns{1}   (Maximum frequency:  76.383MHz)
   Minimum input required time before clock:   4.243ns
   Minimum output required time after clock:  10.636ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 03 15:49:48 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



