Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 27 17:31:35 2022
| Host         : DESKTOP-J7D9945 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file transposed_form_fir_top_timing_summary_routed.rpt -pb transposed_form_fir_top_timing_summary_routed.pb -rpx transposed_form_fir_top_timing_summary_routed.rpx -warn_on_violation
| Design       : transposed_form_fir_top
| Device       : 7a200t-fbv676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.567        0.000                      0                  875        0.180        0.000                      0                  875        4.500        0.000                       0                   876  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.567        0.000                      0                  875        0.180        0.000                      0                  875        4.500        0.000                       0                   876  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 multer11/mult_result/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[9][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 3.699ns (68.756%)  route 1.681ns (31.244%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 14.601 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.848     5.053    multer11/clk_IBUF_BUFG
    DSP48_X0Y51          DSP48E1                                      r  multer11/mult_result/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.291     7.344 r  multer11/mult_result/P[17]
                         net (fo=4, routed)           1.672     9.016    multer11/P[3]
    SLICE_X8Y124         LUT2 (Prop_lut2_I0_O)        0.124     9.140 r  multer11/s11_16_output0_carry_i_1__18/O
                         net (fo=1, routed)           0.000     9.140    adder11/S[3]
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.516 r  adder11/s11_16_output0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.525    adder11/s11_16_output0_carry_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.642 r  adder11/s11_16_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.642    adder11/s11_16_output0_carry__0_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.759 r  adder11/s11_16_output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.759    adder11/s11_16_output0_carry__1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.876 r  adder11/s11_16_output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.876    adder11/s11_16_output0_carry__2_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.993 r  adder11/s11_16_output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.993    adder11/s11_16_output0_carry__3_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.110 r  adder11/s11_16_output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.110    adder11/s11_16_output0_carry__4_n_0
    SLICE_X8Y130         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.433 r  adder11/s11_16_output0_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.433    add_result[9][25]
    SLICE_X8Y130         FDRE                                         r  memory_dff_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.641    14.601    clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  memory_dff_reg[9][2]/C
                         clock pessimism              0.326    14.927    
                         clock uncertainty           -0.035    14.891    
    SLICE_X8Y130         FDRE (Setup_fdre_C_D)        0.109    15.000    memory_dff_reg[9][2]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 multer11/mult_result/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[9][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 3.691ns (68.709%)  route 1.681ns (31.291%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 14.601 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.848     5.053    multer11/clk_IBUF_BUFG
    DSP48_X0Y51          DSP48E1                                      r  multer11/mult_result/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.291     7.344 r  multer11/mult_result/P[17]
                         net (fo=4, routed)           1.672     9.016    multer11/P[3]
    SLICE_X8Y124         LUT2 (Prop_lut2_I0_O)        0.124     9.140 r  multer11/s11_16_output0_carry_i_1__18/O
                         net (fo=1, routed)           0.000     9.140    adder11/S[3]
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.516 r  adder11/s11_16_output0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.525    adder11/s11_16_output0_carry_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.642 r  adder11/s11_16_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.642    adder11/s11_16_output0_carry__0_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.759 r  adder11/s11_16_output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.759    adder11/s11_16_output0_carry__1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.876 r  adder11/s11_16_output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.876    adder11/s11_16_output0_carry__2_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.993 r  adder11/s11_16_output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.993    adder11/s11_16_output0_carry__3_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.110 r  adder11/s11_16_output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.110    adder11/s11_16_output0_carry__4_n_0
    SLICE_X8Y130         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.425 r  adder11/s11_16_output0_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.425    add_result[9][27]
    SLICE_X8Y130         FDRE                                         r  memory_dff_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.641    14.601    clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  memory_dff_reg[9][0]/C
                         clock pessimism              0.326    14.927    
                         clock uncertainty           -0.035    14.891    
    SLICE_X8Y130         FDRE (Setup_fdre_C_D)        0.109    15.000    memory_dff_reg[9][0]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 multer6/mult_result/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[26][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 3.851ns (72.425%)  route 1.466ns (27.575%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 14.601 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.849     5.054    multer6/clk_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  multer6/mult_result/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.291     7.345 r  multer6/mult_result/P[14]
                         net (fo=4, routed)           1.466     8.811    multer6/P[0]
    SLICE_X17Y114        LUT2 (Prop_lut2_I0_O)        0.124     8.935 r  multer6/s11_16_output0_carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.935    adder28/S[0]
    SLICE_X17Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.467 r  adder28/s11_16_output0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.467    adder28/s11_16_output0_carry_n_0
    SLICE_X17Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  adder28/s11_16_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.581    adder28/s11_16_output0_carry__0_n_0
    SLICE_X17Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  adder28/s11_16_output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.695    adder28/s11_16_output0_carry__1_n_0
    SLICE_X17Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  adder28/s11_16_output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.809    adder28/s11_16_output0_carry__2_n_0
    SLICE_X17Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  adder28/s11_16_output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.923    adder28/s11_16_output0_carry__3_n_0
    SLICE_X17Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  adder28/s11_16_output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.037    adder28/s11_16_output0_carry__4_n_0
    SLICE_X17Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.371 r  adder28/s11_16_output0_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.371    add_result[26][25]
    SLICE_X17Y120        FDRE                                         r  memory_dff_reg[26][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.641    14.601    clk_IBUF_BUFG
    SLICE_X17Y120        FDRE                                         r  memory_dff_reg[26][2]/C
                         clock pessimism              0.326    14.927    
                         clock uncertainty           -0.035    14.891    
    SLICE_X17Y120        FDRE (Setup_fdre_C_D)        0.062    14.953    memory_dff_reg[26][2]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 multer11/mult_result/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[9][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 3.615ns (68.260%)  route 1.681ns (31.740%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 14.601 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.848     5.053    multer11/clk_IBUF_BUFG
    DSP48_X0Y51          DSP48E1                                      r  multer11/mult_result/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.291     7.344 r  multer11/mult_result/P[17]
                         net (fo=4, routed)           1.672     9.016    multer11/P[3]
    SLICE_X8Y124         LUT2 (Prop_lut2_I0_O)        0.124     9.140 r  multer11/s11_16_output0_carry_i_1__18/O
                         net (fo=1, routed)           0.000     9.140    adder11/S[3]
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.516 r  adder11/s11_16_output0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.525    adder11/s11_16_output0_carry_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.642 r  adder11/s11_16_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.642    adder11/s11_16_output0_carry__0_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.759 r  adder11/s11_16_output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.759    adder11/s11_16_output0_carry__1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.876 r  adder11/s11_16_output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.876    adder11/s11_16_output0_carry__2_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.993 r  adder11/s11_16_output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.993    adder11/s11_16_output0_carry__3_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.110 r  adder11/s11_16_output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.110    adder11/s11_16_output0_carry__4_n_0
    SLICE_X8Y130         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.349 r  adder11/s11_16_output0_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.349    add_result[9][26]
    SLICE_X8Y130         FDRE                                         r  memory_dff_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.641    14.601    clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  memory_dff_reg[9][1]/C
                         clock pessimism              0.326    14.927    
                         clock uncertainty           -0.035    14.891    
    SLICE_X8Y130         FDRE (Setup_fdre_C_D)        0.109    15.000    memory_dff_reg[9][1]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.671ns  (required time - arrival time)
  Source:                 multer11/mult_result/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[9][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 3.595ns (68.140%)  route 1.681ns (31.860%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 14.601 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.848     5.053    multer11/clk_IBUF_BUFG
    DSP48_X0Y51          DSP48E1                                      r  multer11/mult_result/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.291     7.344 r  multer11/mult_result/P[17]
                         net (fo=4, routed)           1.672     9.016    multer11/P[3]
    SLICE_X8Y124         LUT2 (Prop_lut2_I0_O)        0.124     9.140 r  multer11/s11_16_output0_carry_i_1__18/O
                         net (fo=1, routed)           0.000     9.140    adder11/S[3]
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.516 r  adder11/s11_16_output0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.525    adder11/s11_16_output0_carry_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.642 r  adder11/s11_16_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.642    adder11/s11_16_output0_carry__0_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.759 r  adder11/s11_16_output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.759    adder11/s11_16_output0_carry__1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.876 r  adder11/s11_16_output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.876    adder11/s11_16_output0_carry__2_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.993 r  adder11/s11_16_output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.993    adder11/s11_16_output0_carry__3_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.110 r  adder11/s11_16_output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.110    adder11/s11_16_output0_carry__4_n_0
    SLICE_X8Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.329 r  adder11/s11_16_output0_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.329    add_result[9][24]
    SLICE_X8Y130         FDRE                                         r  memory_dff_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.641    14.601    clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  memory_dff_reg[9][3]/C
                         clock pessimism              0.326    14.927    
                         clock uncertainty           -0.035    14.891    
    SLICE_X8Y130         FDRE (Setup_fdre_C_D)        0.109    15.000    memory_dff_reg[9][3]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  4.671    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 multer6/mult_result/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[26][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 3.756ns (71.923%)  route 1.466ns (28.077%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 14.601 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.849     5.054    multer6/clk_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  multer6/mult_result/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.291     7.345 r  multer6/mult_result/P[14]
                         net (fo=4, routed)           1.466     8.811    multer6/P[0]
    SLICE_X17Y114        LUT2 (Prop_lut2_I0_O)        0.124     8.935 r  multer6/s11_16_output0_carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.935    adder28/S[0]
    SLICE_X17Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.467 r  adder28/s11_16_output0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.467    adder28/s11_16_output0_carry_n_0
    SLICE_X17Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  adder28/s11_16_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.581    adder28/s11_16_output0_carry__0_n_0
    SLICE_X17Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  adder28/s11_16_output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.695    adder28/s11_16_output0_carry__1_n_0
    SLICE_X17Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  adder28/s11_16_output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.809    adder28/s11_16_output0_carry__2_n_0
    SLICE_X17Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  adder28/s11_16_output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.923    adder28/s11_16_output0_carry__3_n_0
    SLICE_X17Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  adder28/s11_16_output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.037    adder28/s11_16_output0_carry__4_n_0
    SLICE_X17Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.276 r  adder28/s11_16_output0_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.276    add_result[26][27]
    SLICE_X17Y120        FDRE                                         r  memory_dff_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.641    14.601    clk_IBUF_BUFG
    SLICE_X17Y120        FDRE                                         r  memory_dff_reg[26][0]/C
                         clock pessimism              0.326    14.927    
                         clock uncertainty           -0.035    14.891    
    SLICE_X17Y120        FDRE (Setup_fdre_C_D)        0.062    14.953    memory_dff_reg[26][0]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 multer11/mult_result/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[9][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 3.582ns (68.061%)  route 1.681ns (31.939%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 14.601 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.848     5.053    multer11/clk_IBUF_BUFG
    DSP48_X0Y51          DSP48E1                                      r  multer11/mult_result/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.291     7.344 r  multer11/mult_result/P[17]
                         net (fo=4, routed)           1.672     9.016    multer11/P[3]
    SLICE_X8Y124         LUT2 (Prop_lut2_I0_O)        0.124     9.140 r  multer11/s11_16_output0_carry_i_1__18/O
                         net (fo=1, routed)           0.000     9.140    adder11/S[3]
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.516 r  adder11/s11_16_output0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.525    adder11/s11_16_output0_carry_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.642 r  adder11/s11_16_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.642    adder11/s11_16_output0_carry__0_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.759 r  adder11/s11_16_output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.759    adder11/s11_16_output0_carry__1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.876 r  adder11/s11_16_output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.876    adder11/s11_16_output0_carry__2_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.993 r  adder11/s11_16_output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.993    adder11/s11_16_output0_carry__3_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.316 r  adder11/s11_16_output0_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.316    add_result[9][21]
    SLICE_X8Y129         FDRE                                         r  memory_dff_reg[9][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.641    14.601    clk_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  memory_dff_reg[9][6]/C
                         clock pessimism              0.326    14.927    
                         clock uncertainty           -0.035    14.891    
    SLICE_X8Y129         FDRE (Setup_fdre_C_D)        0.109    15.000    memory_dff_reg[9][6]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 multer11/mult_result/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[9][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 3.574ns (68.013%)  route 1.681ns (31.987%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 14.601 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.848     5.053    multer11/clk_IBUF_BUFG
    DSP48_X0Y51          DSP48E1                                      r  multer11/mult_result/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.291     7.344 r  multer11/mult_result/P[17]
                         net (fo=4, routed)           1.672     9.016    multer11/P[3]
    SLICE_X8Y124         LUT2 (Prop_lut2_I0_O)        0.124     9.140 r  multer11/s11_16_output0_carry_i_1__18/O
                         net (fo=1, routed)           0.000     9.140    adder11/S[3]
    SLICE_X8Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.516 r  adder11/s11_16_output0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.525    adder11/s11_16_output0_carry_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.642 r  adder11/s11_16_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.642    adder11/s11_16_output0_carry__0_n_0
    SLICE_X8Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.759 r  adder11/s11_16_output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.759    adder11/s11_16_output0_carry__1_n_0
    SLICE_X8Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.876 r  adder11/s11_16_output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.876    adder11/s11_16_output0_carry__2_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.993 r  adder11/s11_16_output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.993    adder11/s11_16_output0_carry__3_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.308 r  adder11/s11_16_output0_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.308    add_result[9][23]
    SLICE_X8Y129         FDRE                                         r  memory_dff_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.641    14.601    clk_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  memory_dff_reg[9][4]/C
                         clock pessimism              0.326    14.927    
                         clock uncertainty           -0.035    14.891    
    SLICE_X8Y129         FDRE (Setup_fdre_C_D)        0.109    15.000    memory_dff_reg[9][4]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 multer6/mult_result/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[26][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 3.740ns (71.837%)  route 1.466ns (28.163%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 14.601 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.849     5.054    multer6/clk_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  multer6/mult_result/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.291     7.345 r  multer6/mult_result/P[14]
                         net (fo=4, routed)           1.466     8.811    multer6/P[0]
    SLICE_X17Y114        LUT2 (Prop_lut2_I0_O)        0.124     8.935 r  multer6/s11_16_output0_carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.935    adder28/S[0]
    SLICE_X17Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.467 r  adder28/s11_16_output0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.467    adder28/s11_16_output0_carry_n_0
    SLICE_X17Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  adder28/s11_16_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.581    adder28/s11_16_output0_carry__0_n_0
    SLICE_X17Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  adder28/s11_16_output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.695    adder28/s11_16_output0_carry__1_n_0
    SLICE_X17Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  adder28/s11_16_output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.809    adder28/s11_16_output0_carry__2_n_0
    SLICE_X17Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  adder28/s11_16_output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.923    adder28/s11_16_output0_carry__3_n_0
    SLICE_X17Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.037 r  adder28/s11_16_output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.037    adder28/s11_16_output0_carry__4_n_0
    SLICE_X17Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.260 r  adder28/s11_16_output0_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.260    add_result[26][24]
    SLICE_X17Y120        FDRE                                         r  memory_dff_reg[26][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.641    14.601    clk_IBUF_BUFG
    SLICE_X17Y120        FDRE                                         r  memory_dff_reg[26][3]/C
                         clock pessimism              0.326    14.927    
                         clock uncertainty           -0.035    14.891    
    SLICE_X17Y120        FDRE (Setup_fdre_C_D)        0.062    14.953    memory_dff_reg[26][3]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 multer6/mult_result/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[26][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 3.737ns (71.821%)  route 1.466ns (28.179%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 14.601 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.849     5.054    multer6/clk_IBUF_BUFG
    DSP48_X1Y47          DSP48E1                                      r  multer6/mult_result/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y47          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.291     7.345 r  multer6/mult_result/P[14]
                         net (fo=4, routed)           1.466     8.811    multer6/P[0]
    SLICE_X17Y114        LUT2 (Prop_lut2_I0_O)        0.124     8.935 r  multer6/s11_16_output0_carry_i_4__7/O
                         net (fo=1, routed)           0.000     8.935    adder28/S[0]
    SLICE_X17Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.467 r  adder28/s11_16_output0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.467    adder28/s11_16_output0_carry_n_0
    SLICE_X17Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  adder28/s11_16_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.581    adder28/s11_16_output0_carry__0_n_0
    SLICE_X17Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  adder28/s11_16_output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.695    adder28/s11_16_output0_carry__1_n_0
    SLICE_X17Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  adder28/s11_16_output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.809    adder28/s11_16_output0_carry__2_n_0
    SLICE_X17Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  adder28/s11_16_output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.923    adder28/s11_16_output0_carry__3_n_0
    SLICE_X17Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.257 r  adder28/s11_16_output0_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.257    add_result[26][21]
    SLICE_X17Y119        FDRE                                         r  memory_dff_reg[26][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         1.641    14.601    clk_IBUF_BUFG
    SLICE_X17Y119        FDRE                                         r  memory_dff_reg[26][6]/C
                         clock pessimism              0.326    14.927    
                         clock uncertainty           -0.035    14.891    
    SLICE_X17Y119        FDRE (Setup_fdre_C_D)        0.062    14.953    memory_dff_reg[26][6]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  4.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 memory_dff_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.251ns (76.734%)  route 0.076ns (23.266%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.617     1.522    clk_IBUF_BUFG
    SLICE_X19Y119        FDRE                                         r  memory_dff_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y119        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  memory_dff_reg[4][6]/Q
                         net (fo=4, routed)           0.076     1.739    adder5/Q[0]
    SLICE_X18Y119        LUT2 (Prop_lut2_I0_O)        0.045     1.784 r  adder5/s11_16_output0_carry__4_i_3__6/O
                         net (fo=1, routed)           0.000     1.784    adder5/s11_16_output0_carry__4_i_3__6_n_0
    SLICE_X18Y119        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.849 r  adder5/s11_16_output0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.849    add_result[3][22]
    SLICE_X18Y119        FDRE                                         r  memory_dff_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.888     2.045    clk_IBUF_BUFG
    SLICE_X18Y119        FDRE                                         r  memory_dff_reg[3][5]/C
                         clock pessimism             -0.509     1.535    
    SLICE_X18Y119        FDRE (Hold_fdre_C_D)         0.134     1.669    memory_dff_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 memory_dff_reg[10][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[9][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.251ns (76.734%)  route 0.076ns (23.266%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.618     1.523    clk_IBUF_BUFG
    SLICE_X9Y129         FDRE                                         r  memory_dff_reg[10][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  memory_dff_reg[10][6]/Q
                         net (fo=4, routed)           0.076     1.740    adder11/Q[0]
    SLICE_X8Y129         LUT2 (Prop_lut2_I0_O)        0.045     1.785 r  adder11/s11_16_output0_carry__4_i_3__18/O
                         net (fo=1, routed)           0.000     1.785    adder11/s11_16_output0_carry__4_i_3__18_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.850 r  adder11/s11_16_output0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.850    add_result[9][22]
    SLICE_X8Y129         FDRE                                         r  memory_dff_reg[9][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.888     2.045    clk_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  memory_dff_reg[9][5]/C
                         clock pessimism             -0.508     1.536    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.134     1.670    memory_dff_reg[9][5]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 memory_dff_reg[24][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[23][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.251ns (76.734%)  route 0.076ns (23.266%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.613     1.518    clk_IBUF_BUFG
    SLICE_X17Y126        FDRE                                         r  memory_dff_reg[24][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  memory_dff_reg[24][6]/Q
                         net (fo=4, routed)           0.076     1.735    adder25/Q[0]
    SLICE_X16Y126        LUT2 (Prop_lut2_I0_O)        0.045     1.780 r  adder25/s11_16_output0_carry__4_i_3__13/O
                         net (fo=1, routed)           0.000     1.780    adder25/s11_16_output0_carry__4_i_3__13_n_0
    SLICE_X16Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.845 r  adder25/s11_16_output0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.845    add_result[23][22]
    SLICE_X16Y126        FDRE                                         r  memory_dff_reg[23][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.883     2.040    clk_IBUF_BUFG
    SLICE_X16Y126        FDRE                                         r  memory_dff_reg[23][5]/C
                         clock pessimism             -0.508     1.531    
    SLICE_X16Y126        FDRE (Hold_fdre_C_D)         0.134     1.665    memory_dff_reg[23][5]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 memory_dff_reg[12][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[11][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.622     1.527    clk_IBUF_BUFG
    SLICE_X11Y133        FDRE                                         r  memory_dff_reg[12][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  memory_dff_reg[12][6]/Q
                         net (fo=4, routed)           0.077     1.746    adder13/Q[0]
    SLICE_X10Y133        LUT2 (Prop_lut2_I0_O)        0.045     1.791 r  adder13/s11_16_output0_carry__4_i_3__22/O
                         net (fo=1, routed)           0.000     1.791    adder13/s11_16_output0_carry__4_i_3__22_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.856 r  adder13/s11_16_output0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.856    add_result[11][22]
    SLICE_X10Y133        FDRE                                         r  memory_dff_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.892     2.049    clk_IBUF_BUFG
    SLICE_X10Y133        FDRE                                         r  memory_dff_reg[11][5]/C
                         clock pessimism             -0.508     1.540    
    SLICE_X10Y133        FDRE (Hold_fdre_C_D)         0.134     1.674    memory_dff_reg[11][5]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 memory_dff_reg[24][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[23][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.615     1.520    clk_IBUF_BUFG
    SLICE_X17Y127        FDRE                                         r  memory_dff_reg[24][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y127        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  memory_dff_reg[24][2]/Q
                         net (fo=3, routed)           0.077     1.739    adder25/Q[4]
    SLICE_X16Y127        LUT2 (Prop_lut2_I0_O)        0.045     1.784 r  adder25/s11_16_output0_carry__5_i_2__9/O
                         net (fo=1, routed)           0.000     1.784    adder25/s11_16_output0_carry__5_i_2__9_n_0
    SLICE_X16Y127        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.849 r  adder25/s11_16_output0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.849    add_result[23][26]
    SLICE_X16Y127        FDRE                                         r  memory_dff_reg[23][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.885     2.042    clk_IBUF_BUFG
    SLICE_X16Y127        FDRE                                         r  memory_dff_reg[23][1]/C
                         clock pessimism             -0.508     1.533    
    SLICE_X16Y127        FDRE (Hold_fdre_C_D)         0.134     1.667    memory_dff_reg[23][1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 memory_dff_reg[12][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[11][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.623     1.528    clk_IBUF_BUFG
    SLICE_X11Y134        FDRE                                         r  memory_dff_reg[12][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y134        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  memory_dff_reg[12][2]/Q
                         net (fo=3, routed)           0.077     1.747    adder13/Q[4]
    SLICE_X10Y134        LUT2 (Prop_lut2_I0_O)        0.045     1.792 r  adder13/s11_16_output0_carry__5_i_2__18/O
                         net (fo=1, routed)           0.000     1.792    adder13/s11_16_output0_carry__5_i_2__18_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.857 r  adder13/s11_16_output0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.857    add_result[11][26]
    SLICE_X10Y134        FDRE                                         r  memory_dff_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.893     2.050    clk_IBUF_BUFG
    SLICE_X10Y134        FDRE                                         r  memory_dff_reg[11][1]/C
                         clock pessimism             -0.508     1.541    
    SLICE_X10Y134        FDRE (Hold_fdre_C_D)         0.134     1.675    memory_dff_reg[11][1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 memory_dff_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.616     1.521    clk_IBUF_BUFG
    SLICE_X19Y120        FDRE                                         r  memory_dff_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y120        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  memory_dff_reg[4][2]/Q
                         net (fo=3, routed)           0.077     1.740    adder5/Q[4]
    SLICE_X18Y120        LUT2 (Prop_lut2_I0_O)        0.045     1.785 r  adder5/s11_16_output0_carry__5_i_2__2/O
                         net (fo=1, routed)           0.000     1.785    adder5/s11_16_output0_carry__5_i_2__2_n_0
    SLICE_X18Y120        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.850 r  adder5/s11_16_output0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.850    add_result[3][26]
    SLICE_X18Y120        FDRE                                         r  memory_dff_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.887     2.044    clk_IBUF_BUFG
    SLICE_X18Y120        FDRE                                         r  memory_dff_reg[3][1]/C
                         clock pessimism             -0.509     1.534    
    SLICE_X18Y120        FDRE (Hold_fdre_C_D)         0.134     1.668    memory_dff_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 memory_dff_reg[10][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[9][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.619     1.524    clk_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  memory_dff_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  memory_dff_reg[10][2]/Q
                         net (fo=3, routed)           0.077     1.743    adder11/Q[4]
    SLICE_X8Y130         LUT2 (Prop_lut2_I0_O)        0.045     1.788 r  adder11/s11_16_output0_carry__5_i_2__14/O
                         net (fo=1, routed)           0.000     1.788    adder11/s11_16_output0_carry__5_i_2__14_n_0
    SLICE_X8Y130         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.853 r  adder11/s11_16_output0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.853    add_result[9][26]
    SLICE_X8Y130         FDRE                                         r  memory_dff_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.889     2.046    clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  memory_dff_reg[9][1]/C
                         clock pessimism             -0.508     1.537    
    SLICE_X8Y130         FDRE (Hold_fdre_C_D)         0.134     1.671    memory_dff_reg[9][1]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 memory_dff_reg[12][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[11][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.620     1.525    clk_IBUF_BUFG
    SLICE_X11Y131        FDRE                                         r  memory_dff_reg[12][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131        FDRE (Prop_fdre_C_Q)         0.141     1.666 r  memory_dff_reg[12][12]/Q
                         net (fo=1, routed)           0.080     1.746    multer13/memory_dff_reg[11][4][15]
    SLICE_X10Y131        LUT2 (Prop_lut2_I1_O)        0.045     1.791 r  multer13/s11_16_output0_carry__2_i_1__22/O
                         net (fo=1, routed)           0.000     1.791    adder13/memory_dff_reg[11][12][3]
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.855 r  adder13/s11_16_output0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.855    add_result[11][15]
    SLICE_X10Y131        FDRE                                         r  memory_dff_reg[11][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.890     2.047    clk_IBUF_BUFG
    SLICE_X10Y131        FDRE                                         r  memory_dff_reg[11][12]/C
                         clock pessimism             -0.508     1.538    
    SLICE_X10Y131        FDRE (Hold_fdre_C_D)         0.134     1.672    memory_dff_reg[11][12]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 memory_dff_reg[24][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_dff_reg[23][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.615     1.520    clk_IBUF_BUFG
    SLICE_X17Y127        FDRE                                         r  memory_dff_reg[24][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y127        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  memory_dff_reg[24][0]/Q
                         net (fo=1, routed)           0.080     1.741    adder25/Q[6]
    SLICE_X16Y127        LUT2 (Prop_lut2_I1_O)        0.045     1.786 r  adder25/s11_16_output0_carry__5_i_1__10/O
                         net (fo=1, routed)           0.000     1.786    adder25/s11_16_output0_carry__5_i_1__10_n_0
    SLICE_X16Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.850 r  adder25/s11_16_output0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.850    add_result[23][27]
    SLICE_X16Y127        FDRE                                         r  memory_dff_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=892, routed)         0.885     2.042    clk_IBUF_BUFG
    SLICE_X16Y127        FDRE                                         r  memory_dff_reg[23][0]/C
                         clock pessimism             -0.508     1.533    
    SLICE_X16Y127        FDRE (Hold_fdre_C_D)         0.134     1.667    memory_dff_reg[23][0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y120  memory_dff_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y118  memory_dff_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y118  memory_dff_reg[0][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y117  memory_dff_reg[0][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y117  memory_dff_reg[0][13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y117  memory_dff_reg[0][14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y117  memory_dff_reg[0][15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y116  memory_dff_reg[0][16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y116  memory_dff_reg[0][17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y120  memory_dff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y120  memory_dff_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y120  memory_dff_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y120  memory_dff_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y129   memory_dff_reg[10][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y129   memory_dff_reg[10][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y129   memory_dff_reg[10][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y129   memory_dff_reg[10][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y129  memory_dff_reg[11][20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y129  memory_dff_reg[11][21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y120  memory_dff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y120  memory_dff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y120  memory_dff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y120  memory_dff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y119  memory_dff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y119  memory_dff_reg[0][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y119  memory_dff_reg[0][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y119  memory_dff_reg[0][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y130   memory_dff_reg[10][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y128   memory_dff_reg[10][10]/C



