
---------- Begin Simulation Statistics ----------
final_tick                               956260410500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91015                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739396                       # Number of bytes of host memory used
host_op_rate                                    91313                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12189.68                       # Real time elapsed on the host
host_tick_rate                               78448385                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1109447704                       # Number of instructions simulated
sim_ops                                    1113074200                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.956260                       # Number of seconds simulated
sim_ticks                                956260410500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.984017                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              138700919                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           155871722                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17545092                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        206058735                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16899809                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16981015                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           81206                       # Number of indirect misses.
system.cpu0.branchPred.lookups              265293624                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1850394                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        906002                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9924642                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 252652490                       # Number of branches committed
system.cpu0.commit.bw_lim_events             34368908                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2725340                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       29459010                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1016641818                       # Number of instructions committed
system.cpu0.commit.committedOps            1017550359                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1707358080                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.595979                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.394798                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1224196738     71.70%     71.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    285845484     16.74%     88.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     74745632      4.38%     92.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     63035390      3.69%     96.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14179590      0.83%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6072281      0.36%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3321987      0.19%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1592070      0.09%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     34368908      2.01%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1707358080                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20546159                       # Number of function calls committed.
system.cpu0.commit.int_insts                983066583                       # Number of committed integer instructions.
system.cpu0.commit.loads                    316455481                       # Number of loads committed
system.cpu0.commit.membars                    1814449                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1814455      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       563665401     55.39%     55.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031685      0.79%     56.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811039      0.18%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      317361475     31.19%     87.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     124866254     12.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1017550359                       # Class of committed instruction
system.cpu0.commit.refs                     442227757                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1016641818                       # Number of Instructions Simulated
system.cpu0.committedOps                   1017550359                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.864258                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.864258                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            195720835                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7624258                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           134273271                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1071938929                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               753329800                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                756424054                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9934438                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              6066888                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2859940                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  265293624                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                176976858                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    957343150                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5724540                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          216                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1085793677                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           59                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               35109794                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139976                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         743370722                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         155600728                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.572893                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1718269067                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.632440                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895965                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               937193092     54.54%     54.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               589974476     34.34%     88.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               112181066      6.53%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                60530710      3.52%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10642087      0.62%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3897485      0.23%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  134992      0.01%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1813064      0.11%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1902095      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1718269067                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      177013946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10054947                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               255304691                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.549590                       # Inst execution rate
system.cpu0.iew.exec_refs                   458655764                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 127392374                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              153422957                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            331642238                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            911394                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6848460                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           128320798                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1046997019                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            331263390                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6196229                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1041628512                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                866116                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3315001                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9934438                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5246276                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       181092                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19938533                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        13048                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9960                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3695279                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15186757                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2548512                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9960                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1145894                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8909053                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                458926694                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1031661726                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.825815                       # average fanout of values written-back
system.cpu0.iew.wb_producers                378988762                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.544331                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1031762375                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1275517628                       # number of integer regfile reads
system.cpu0.int_regfile_writes              657609124                       # number of integer regfile writes
system.cpu0.ipc                              0.536406                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.536406                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1816101      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            573185040     54.70%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8139851      0.78%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811753      0.17%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           336134385     32.08%     87.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          126737562     12.10%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1047824742                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1433946                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001368                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 295599     20.61%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                981410     68.44%     89.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               156935     10.94%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1047442535                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3815461361                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1031661676                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1076452458                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1044270987                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1047824742                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2726032                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       29446584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           108967                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           692                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15961399                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1718269067                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.609814                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.849007                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          962561879     56.02%     56.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          548952175     31.95%     87.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          144802480      8.43%     96.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           47564335      2.77%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9065474      0.53%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2693815      0.16%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1730050      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             727541      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             171318      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1718269067                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.552859                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15184498                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1125266                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           331642238                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          128320798                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1665                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1895283013                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    17237820                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              165871539                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            647581631                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6906669                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               765839226                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8805730                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                14321                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1301337976                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1062645297                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          683112985                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                746188102                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14611295                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9934438                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             30094748                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                35531294                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1301337932                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        341014                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5058                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14725101                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5058                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2719977403                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2104941923                       # The number of ROB writes
system.cpu0.timesIdled                       26439455                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1632                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.108444                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5981259                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7196933                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           789504                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          9842613                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            227374                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         237229                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9855                       # Number of indirect misses.
system.cpu1.branchPred.lookups               11167168                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        13332                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        905811                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           641127                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8767905                       # Number of branches committed
system.cpu1.commit.bw_lim_events               840275                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2718075                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4927806                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37207521                       # Number of instructions committed
system.cpu1.commit.committedOps              38113510                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    212897499                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.179023                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.822244                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    196954482     92.51%     92.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7709716      3.62%     96.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2785440      1.31%     97.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2545123      1.20%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       864822      0.41%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       239858      0.11%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       887714      0.42%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        70069      0.03%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       840275      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    212897499                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              377848                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35823206                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10300449                       # Number of loads committed
system.cpu1.commit.membars                    1811675                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1811675      4.75%      4.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        22368264     58.69%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       11206260     29.40%     92.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2727170      7.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         38113510                       # Class of committed instruction
system.cpu1.commit.refs                      13933442                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37207521                       # Number of Instructions Simulated
system.cpu1.committedOps                     38113510                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.758501                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.758501                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            187640313                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               157447                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5716982                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              45517089                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5891023                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17621827                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                642258                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               362718                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2093920                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   11167168                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5676225                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    206718877                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                82630                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      46481179                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1581270                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052120                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6379828                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6208633                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.216939                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         213889341                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.221555                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.648802                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               184432562     86.23%     86.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                17854392      8.35%     94.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 7080386      3.31%     97.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3070487      1.44%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1192821      0.56%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  196751      0.09%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   44385      0.02%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      83      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   17474      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           213889341                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         370200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              684507                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9429558                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.192915                       # Inst execution rate
system.cpu1.iew.exec_refs                    15043076                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3880693                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              161463601                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11481962                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            906644                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           675220                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4072750                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           43034304                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11162383                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           695998                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             41333783                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                809999                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               867121                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                642258                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2664566                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        27018                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          197796                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5863                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1591                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4597                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1181513                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       439757                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1591                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       251403                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        433104                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 22494975                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40817850                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.835642                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18797749                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.190507                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40839407                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                52317440                       # number of integer regfile reads
system.cpu1.int_regfile_writes               26834705                       # number of integer regfile writes
system.cpu1.ipc                              0.173656                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.173656                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1811879      4.31%      4.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24944169     59.35%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12263356     29.18%     92.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3010232      7.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              42029781                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1046352                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024895                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 199125     19.03%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                749101     71.59%     90.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                98124      9.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              41264240                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         299046768                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40817838                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         47956169                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  40315801                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 42029781                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2718503                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4920793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            51539                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           428                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2427109                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    213889341                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.196502                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.647585                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          188193391     87.99%     87.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           16209066      7.58%     95.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5652049      2.64%     98.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1921627      0.90%     99.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1302589      0.61%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             266093      0.12%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             240466      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              64361      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              39699      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      213889341                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.196163                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6193785                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          684004                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11481962                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4072750                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    204                       # number of misc regfile reads
system.cpu1.numCycles                       214259541                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1698243744                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              170993287                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24991147                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6020913                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6898285                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1021475                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                13361                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             56815734                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              44609882                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           29195371                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 18294887                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9975206                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                642258                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             17042584                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4204224                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        56815722                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18040                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               802                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12043725                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           801                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   255097448                       # The number of ROB reads
system.cpu1.rob.rob_writes                   87079429                       # The number of ROB writes
system.cpu1.timesIdled                          12543                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            78.057068                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3940224                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             5047876                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           430859                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          7261850                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            159270                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         163930                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4660                       # Number of indirect misses.
system.cpu2.branchPred.lookups                7906603                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4309                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        905837                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           319391                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   6448724                       # Number of branches committed
system.cpu2.commit.bw_lim_events               689239                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2718139                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3192763                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28909351                       # Number of instructions committed
system.cpu2.commit.committedOps              29815362                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    200940357                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.148379                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.769643                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    188912973     94.01%     94.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5860497      2.92%     96.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1847718      0.92%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1926327      0.96%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       555127      0.28%     99.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       203505      0.10%     99.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       886294      0.44%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        58677      0.03%     99.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       689239      0.34%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    200940357                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              280422                       # Number of function calls committed.
system.cpu2.commit.int_insts                 27819097                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8347383                       # Number of loads committed
system.cpu2.commit.membars                    1811701                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1811701      6.08%      6.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16924510     56.76%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        9253220     31.04%     93.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1825790      6.12%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         29815362                       # Class of committed instruction
system.cpu2.commit.refs                      11079022                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28909351                       # Number of Instructions Simulated
system.cpu2.committedOps                     29815362                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.980605                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.980605                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            185112235                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               117276                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3766608                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              34346502                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3770538                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10285639                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                320025                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               289858                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2062863                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    7906603                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  4205678                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    196561522                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                34936                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      34623250                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 862986                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039179                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4558284                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4099494                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.171568                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         201551300                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.176284                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.595244                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               180165189     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                12386422      6.15%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5390666      2.67%     98.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2292908      1.14%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1117351      0.55%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  184169      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   11593      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      33      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2969      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           201551300                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         253464                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              352728                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 6900710                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.158544                       # Inst execution rate
system.cpu2.iew.exec_refs                    11761111                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2800549                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              159241580                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              9064654                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            906688                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           314710                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2858430                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           33003995                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8960562                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           375056                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             31994976                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                855666                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               810908                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                320025                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2638388                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        21535                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          157306                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         5403                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          654                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         4286                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       717271                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       126791                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           654                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       123126                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        229602                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 18452784                       # num instructions consuming a value
system.cpu2.iew.wb_count                     31704302                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.853548                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15750346                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.157104                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      31715396                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                39886365                       # number of integer regfile reads
system.cpu2.int_regfile_writes               21263646                       # number of integer regfile writes
system.cpu2.ipc                              0.143254                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.143254                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1811920      5.60%      5.60% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18681556     57.71%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.31% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9973761     30.81%     94.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1902649      5.88%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              32370032                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1011392                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031245                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 194259     19.21%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     19.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                727317     71.91%     91.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                89814      8.88%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              31569490                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         267364683                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     31704290                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         36193076                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30285410                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 32370032                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            2718585                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3188632                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            61953                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           446                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1390171                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    201551300                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.160604                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.603548                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          182123590     90.36%     90.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12362295      6.13%     96.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3951893      1.96%     98.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1332625      0.66%     99.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1220113      0.61%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             246397      0.12%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             236917      0.12%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              47623      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              29847      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      201551300                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.160403                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5672909                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          587242                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             9064654                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2858430                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu2.numCycles                       201804764                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1710699170                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              168510970                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19867722                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5793986                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4464263                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                830211                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8945                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             42317860                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              33826023                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           22652669                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 11212900                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10322574                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                320025                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             17025105                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2784947                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        42317848                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         18037                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               802                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 11621819                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           801                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   233258151                       # The number of ROB reads
system.cpu2.rob.rob_writes                   66630458                       # The number of ROB writes
system.cpu2.timesIdled                           5080                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.280060                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3771454                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4177505                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           784367                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          6810719                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            178725                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         385576                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          206851                       # Number of indirect misses.
system.cpu3.branchPred.lookups                7572687                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1157                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        905798                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           459430                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5864362                       # Number of branches committed
system.cpu3.commit.bw_lim_events               492219                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2718028                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3881360                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            26689014                       # Number of instructions committed
system.cpu3.commit.committedOps              27594969                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    168991851                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.163292                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.782123                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    157236907     93.04%     93.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5928188      3.51%     96.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1991746      1.18%     97.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1758854      1.04%     98.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       453948      0.27%     99.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       179552      0.11%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       897636      0.53%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        52801      0.03%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       492219      0.29%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    168991851                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              240713                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25660646                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7863904                       # Number of loads committed
system.cpu3.commit.membars                    1811632                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1811632      6.57%      6.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15431862     55.92%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8769702     31.78%     94.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1581632      5.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         27594969                       # Class of committed instruction
system.cpu3.commit.refs                      10351346                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   26689014                       # Number of Instructions Simulated
system.cpu3.committedOps                     27594969                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.371579                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.371579                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            152998419                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               326173                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3613411                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              34333091                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 4527022                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  9750356                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                459784                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               488796                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2111883                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    7572687                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  4232055                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    164169699                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                67754                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      35333796                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1569442                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.044532                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4893043                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3950179                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.207783                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         169847464                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.213371                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.657841                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               148700914     87.55%     87.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                11730172      6.91%     94.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 5276929      3.11%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2782845      1.64%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1178694      0.69%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  175547      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    1680      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      32      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     651      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           169847464                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         203688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              490284                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 6459850                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.178712                       # Inst execution rate
system.cpu3.iew.exec_refs                    11089278                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2526255                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              127024576                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8620125                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            906721                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           689822                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2543616                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           31472799                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8563023                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           314053                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             30390219                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                805458                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               947217                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                459784                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2813109                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        19289                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          127658                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         3169                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          196                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1685                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       756221                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        56174                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           196                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        93598                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        396686                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 17520355                       # num instructions consuming a value
system.cpu3.iew.wb_count                     30139294                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.867666                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15201814                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.177237                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      30143981                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                37534653                       # number of integer regfile reads
system.cpu3.int_regfile_writes               20393632                       # number of integer regfile writes
system.cpu3.ipc                              0.156947                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.156947                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1811841      5.90%      5.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             17726247     57.73%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9542900     31.08%     94.71% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1623138      5.29%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              30704272                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     974176                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031728                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 165829     17.02%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     17.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                717991     73.70%     90.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                90354      9.27%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              29866593                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         232332144                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     30139282                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         35350782                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  28754307                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 30704272                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            2718492                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3877829                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           101986                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           464                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1466062                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    169847464                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.180776                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.634108                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          151109398     88.97%     88.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12408279      7.31%     96.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3336339      1.96%     98.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1196473      0.70%     98.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1313098      0.77%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             212355      0.13%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             207059      0.12%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              38329      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              26134      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      169847464                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.180559                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          5542140                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          516778                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8620125                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2543616                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu3.numCycles                       170051152                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1742450980                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              136366035                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             18457752                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5868487                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5585800                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                797311                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 2805                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             41179469                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              33301017                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           22997188                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10422580                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10292000                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                459784                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16991736                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 4539436                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        41179457                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         21529                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               865                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 12010010                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           865                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   199974674                       # The number of ROB reads
system.cpu3.rob.rob_writes                   63810917                       # The number of ROB writes
system.cpu3.timesIdled                           2102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4328252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8626624                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2076719                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        36122                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     63760094                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4282421                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    127718172                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4318543                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1592767                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2864384                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1433841                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1166                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            659                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2733737                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2733685                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1592767                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            68                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12953074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12953074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    460213504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               460213504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1648                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4328397                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4328397    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4328397                       # Request fanout histogram
system.membus.respLayer1.occupancy        23187953500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21522080760                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6333222755.555555                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   37448969284.950096                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          131     97.04%     97.04% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.78% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 346322549500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   101275338500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 854985072000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      4197639                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4197639                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      4197639                       # number of overall hits
system.cpu2.icache.overall_hits::total        4197639                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         8039                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          8039                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         8039                       # number of overall misses
system.cpu2.icache.overall_misses::total         8039                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    266766500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    266766500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    266766500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    266766500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      4205678                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4205678                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      4205678                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4205678                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001911                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001911                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001911                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001911                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 33184.040304                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 33184.040304                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 33184.040304                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 33184.040304                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          847                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   105.875000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         6467                       # number of writebacks
system.cpu2.icache.writebacks::total             6467                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1540                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1540                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1540                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1540                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         6499                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         6499                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         6499                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         6499                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    234121000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    234121000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    234121000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    234121000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001545                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001545                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001545                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001545                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 36024.157563                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 36024.157563                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 36024.157563                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 36024.157563                       # average overall mshr miss latency
system.cpu2.icache.replacements                  6467                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      4197639                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4197639                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         8039                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         8039                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    266766500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    266766500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      4205678                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4205678                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001911                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001911                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 33184.040304                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 33184.040304                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1540                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1540                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         6499                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         6499                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    234121000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    234121000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001545                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001545                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 36024.157563                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 36024.157563                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.987446                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3866507                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6467                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           597.882635                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        373097500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.987446                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999608                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999608                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          8417855                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         8417855                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8245263                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8245263                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8245263                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8245263                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2281865                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2281865                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2281865                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2281865                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 309128743435                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 309128743435                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 309128743435                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 309128743435                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10527128                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10527128                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10527128                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10527128                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.216760                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.216760                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.216760                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.216760                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 135471.968515                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 135471.968515                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 135471.968515                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 135471.968515                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1514555                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       283800                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            20030                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3644                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    75.614329                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    77.881449                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       937847                       # number of writebacks
system.cpu2.dcache.writebacks::total           937847                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1738604                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1738604                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1738604                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1738604                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       543261                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       543261                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       543261                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       543261                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  64423705922                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  64423705922                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  64423705922                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  64423705922                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.051606                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.051606                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.051606                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.051606                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 118587.025246                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 118587.025246                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 118587.025246                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 118587.025246                       # average overall mshr miss latency
system.cpu2.dcache.replacements                937847                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      7348333                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7348333                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1353375                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1353375                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 143539592500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 143539592500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8701708                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8701708                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.155530                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.155530                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 106060.472892                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106060.472892                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1094802                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1094802                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       258573                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       258573                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  27960052500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  27960052500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.029715                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.029715                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 108132.142567                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108132.142567                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       896930                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        896930                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       928490                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       928490                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 165589150935                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 165589150935                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1825420                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1825420                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.508645                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.508645                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 178342.417188                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 178342.417188                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       643802                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       643802                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       284688                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       284688                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  36463653422                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  36463653422                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.155958                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.155958                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 128082.860612                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 128082.860612                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          399                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          399                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          122                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          122                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1717500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1717500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.234165                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.234165                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 14077.868852                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 14077.868852                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           67                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           67                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           55                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           55                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       765500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       765500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.105566                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.105566                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 13918.181818                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13918.181818                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          147                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       898500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       898500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.408333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.408333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6112.244898                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6112.244898                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          146                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       773500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       773500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.405556                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.405556                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5297.945205                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5297.945205                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       514500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       514500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       493500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       493500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       496511                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         496511                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       409326                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       409326                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  39365036500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  39365036500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       905837                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       905837                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.451876                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.451876                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 96170.378867                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 96170.378867                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       409324                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       409324                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  38955710500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  38955710500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.451874                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.451874                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 95170.843879                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 95170.843879                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.193020                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9691756                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           952332                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.176867                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        373109000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.193020                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.912282                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.912282                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23820053                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23820053                       # Number of data accesses
system.cpu3.numPwrStateTransitions                219                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          110                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7916868709.090909                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   41377456787.213280                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          106     96.36%     96.36% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.91%     97.27% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.91%     98.18% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.91%     99.09% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.91%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        51000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 346323481500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            110                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    85404852500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 870855558000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      4229273                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4229273                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      4229273                       # number of overall hits
system.cpu3.icache.overall_hits::total        4229273                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2782                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2782                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2782                       # number of overall misses
system.cpu3.icache.overall_misses::total         2782                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    177460500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    177460500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    177460500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    177460500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      4232055                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4232055                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      4232055                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4232055                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000657                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000657                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000657                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000657                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 63788.820992                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63788.820992                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 63788.820992                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63788.820992                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          254                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    42.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2401                       # number of writebacks
system.cpu3.icache.writebacks::total             2401                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          349                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          349                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          349                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          349                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2433                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2433                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2433                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2433                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    158089500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    158089500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    158089500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    158089500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000575                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000575                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000575                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000575                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 64977.188656                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64977.188656                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 64977.188656                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64977.188656                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2401                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      4229273                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4229273                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2782                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2782                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    177460500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    177460500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      4232055                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4232055                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000657                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000657                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 63788.820992                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63788.820992                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          349                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          349                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2433                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2433                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    158089500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    158089500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000575                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000575                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 64977.188656                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64977.188656                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.987264                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3954942                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2401                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1647.206164                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        379346000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.987264                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999602                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999602                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          8466543                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         8466543                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7823770                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7823770                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7823770                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7823770                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2107000                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2107000                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2107000                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2107000                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 293131956873                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 293131956873                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 293131956873                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 293131956873                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9930770                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9930770                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9930770                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9930770                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.212169                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.212169                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.212169                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.212169                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 139122.903120                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 139122.903120                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 139122.903120                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 139122.903120                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1447033                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       196961                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            18512                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2645                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    78.167297                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    74.465406                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       770288                       # number of writebacks
system.cpu3.dcache.writebacks::total           770288                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1624553                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1624553                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1624553                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1624553                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       482447                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       482447                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       482447                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       482447                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  57556644596                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  57556644596                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  57556644596                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  57556644596                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.048581                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.048581                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.048581                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.048581                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119301.487202                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119301.487202                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119301.487202                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119301.487202                       # average overall mshr miss latency
system.cpu3.dcache.replacements                770288                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7084547                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7084547                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1264968                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1264968                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 135715881500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 135715881500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8349515                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8349515                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.151502                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.151502                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 107287.995823                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107287.995823                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1014668                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1014668                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       250300                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       250300                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  27345226500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  27345226500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.029978                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.029978                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 109249.806233                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109249.806233                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       739223                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        739223                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       842032                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       842032                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 157416075373                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 157416075373                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1581255                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1581255                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.532509                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.532509                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 186947.853969                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 186947.853969                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       609885                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       609885                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       232147                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       232147                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  30211418096                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  30211418096                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.146812                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.146812                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 130139.170853                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 130139.170853                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          413                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          413                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          114                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          114                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1577500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1577500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.216319                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.216319                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 13837.719298                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13837.719298                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           70                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           70                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           44                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       431000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       431000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.083491                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.083491                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  9795.454545                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9795.454545                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          167                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1173000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1173000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.442971                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.442971                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7023.952096                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7023.952096                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1025000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1025000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.435013                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.435013                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         6250                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         6250                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       493000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       493000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       477000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       477000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       607682                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         607682                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       298116                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       298116                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  28413677500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  28413677500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       905798                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       905798                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.329120                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.329120                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 95310.810222                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 95310.810222                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       298115                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       298115                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  28115561500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  28115561500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.329119                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.329119                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 94311.126579                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 94311.126579                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.780993                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9210857                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           780280                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.804553                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        379357500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.780993                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.868156                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.868156                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22455249                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22455249                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1077364250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1533430945.703667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        65000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3893329500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   947641496500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   8618914000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    142516362                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       142516362                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    142516362                       # number of overall hits
system.cpu0.icache.overall_hits::total      142516362                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     34460496                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      34460496                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     34460496                       # number of overall misses
system.cpu0.icache.overall_misses::total     34460496                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 457485656495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 457485656495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 457485656495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 457485656495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    176976858                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    176976858                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    176976858                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    176976858                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.194718                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.194718                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.194718                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.194718                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13275.655014                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13275.655014                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13275.655014                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13275.655014                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3585                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.810345                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     31791596                       # number of writebacks
system.cpu0.icache.writebacks::total         31791596                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2668866                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2668866                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2668866                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2668866                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     31791630                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     31791630                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     31791630                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     31791630                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 400146055497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 400146055497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 400146055497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 400146055497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.179637                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.179637                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.179637                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.179637                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12586.522160                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12586.522160                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12586.522160                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12586.522160                       # average overall mshr miss latency
system.cpu0.icache.replacements              31791596                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    142516362                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      142516362                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     34460496                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     34460496                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 457485656495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 457485656495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    176976858                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    176976858                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.194718                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.194718                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13275.655014                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13275.655014                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2668866                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2668866                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     31791630                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     31791630                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 400146055497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 400146055497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.179637                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.179637                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12586.522160                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12586.522160                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999941                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          174307725                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         31791596                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.482824                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999941                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        385745344                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       385745344                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    388772163                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       388772163                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    388772163                       # number of overall hits
system.cpu0.dcache.overall_hits::total      388772163                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     42924809                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42924809                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     42924809                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42924809                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1045261389453                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1045261389453                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1045261389453                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1045261389453                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    431696972                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    431696972                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    431696972                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    431696972                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.099433                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.099433                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.099433                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.099433                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24350.985218                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24350.985218                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24350.985218                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24350.985218                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9101409                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       511451                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           187328                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6021                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.585417                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.944527                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     29321108                       # number of writebacks
system.cpu0.dcache.writebacks::total         29321108                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13936164                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13936164                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13936164                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13936164                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     28988645                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     28988645                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     28988645                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     28988645                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 477517722781                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 477517722781                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 477517722781                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 477517722781                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.067150                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.067150                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.067150                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.067150                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16472.578238                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16472.578238                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16472.578238                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16472.578238                       # average overall mshr miss latency
system.cpu0.dcache.replacements              29321108                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    270074542                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      270074542                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     36759407                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     36759407                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 722670109500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 722670109500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    306833949                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    306833949                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.119802                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.119802                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19659.460489                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19659.460489                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11369138                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11369138                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25390269                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25390269                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 374148597000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 374148597000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.082749                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.082749                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14735.905201                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14735.905201                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    118697621                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     118697621                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6165402                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6165402                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 322591279953                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 322591279953                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    124863023                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    124863023                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049377                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049377                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52322.829874                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52322.829874                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2567026                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2567026                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3598376                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3598376                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 103369125781                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 103369125781                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028819                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028819                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28726.604941                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28726.604941                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1863                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1863                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1467                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1467                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    108045500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    108045500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3330                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3330                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.440541                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.440541                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 73650.647580                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 73650.647580                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1434                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1434                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1277500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1277500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009910                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009910                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 38712.121212                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38712.121212                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2954                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2954                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          297                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          297                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2476000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2476000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3251                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3251                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.091357                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.091357                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8336.700337                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8336.700337                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          292                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          292                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2184000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2184000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.089819                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089819                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7479.452055                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7479.452055                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       558878                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         558878                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       347124                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       347124                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  33221156500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  33221156500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       906002                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       906002                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.383138                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.383138                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 95704.003469                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 95704.003469                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       347124                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       347124                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  32874032500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  32874032500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.383138                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.383138                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 94704.003469                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 94704.003469                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.946164                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          418671965                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         29335478                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.271864                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.946164                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998318                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998318                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        894554620                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       894554620                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            31612132                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            27638384                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16399                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               75325                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                4655                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               76911                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 798                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               79302                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59503906                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           31612132                       # number of overall hits
system.l2.overall_hits::.cpu0.data           27638384                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16399                       # number of overall hits
system.l2.overall_hits::.cpu1.data              75325                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               4655                       # number of overall hits
system.l2.overall_hits::.cpu2.data              76911                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                798                       # number of overall hits
system.l2.overall_hits::.cpu3.data              79302                       # number of overall hits
system.l2.overall_hits::total                59503906                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            179495                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1681857                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2476                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            907736                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1844                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            861412                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1635                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            691175                       # number of demand (read+write) misses
system.l2.demand_misses::total                4327630                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           179495                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1681857                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2476                       # number of overall misses
system.l2.overall_misses::.cpu1.data           907736                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1844                       # number of overall misses
system.l2.overall_misses::.cpu2.data           861412                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1635                       # number of overall misses
system.l2.overall_misses::.cpu3.data           691175                       # number of overall misses
system.l2.overall_misses::total               4327630                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  14932307500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 164724479000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    230282500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 104570047000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    171275000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 100701658000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    144727500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  83219922000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     468694698500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  14932307500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 164724479000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    230282500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 104570047000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    171275000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 100701658000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    144727500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  83219922000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    468694698500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        31791627                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        29320241                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           18875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          983061                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            6499                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          938323                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2433                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          770477                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             63831536                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       31791627                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       29320241                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          18875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         983061                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           6499                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         938323                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2433                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         770477                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            63831536                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.005646                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.057362                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.131179                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.923377                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.283736                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.918034                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.672010                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.897074                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067798                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.005646                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.057362                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.131179                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.923377                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.283736                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.918034                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.672010                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.897074                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067798                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83190.659907                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97942.024203                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93005.856220                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115198.743908                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92882.321041                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 116903.012728                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88518.348624                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120403.547582                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108302.858262                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83190.659907                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97942.024203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93005.856220                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115198.743908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92882.321041                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 116903.012728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88518.348624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120403.547582                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108302.858262                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2864385                       # number of writebacks
system.l2.writebacks::total                   2864385                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            254                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            105                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            296                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            115                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            231                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            100                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1169                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           254                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           105                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           296                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           115                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           231                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           100                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1169                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       179475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1681809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       907631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       861297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       691075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4326461                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       179475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1681809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       907631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       861297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       691075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4326461                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  13136247001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 147903011001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    189776500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  95485729500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    134535000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  92080726501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    114995000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  76302428500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 425347449003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  13136247001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 147903011001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    189776500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  95485729500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    134535000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  92080726501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    114995000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  76302428500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 425347449003                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.005645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.057360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.117722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.923270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.238190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.917911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.577065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.896944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067779                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.005645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.057360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.117722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.923270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.238190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.917911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.577065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.896944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.067779                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73192.628505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87942.810986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85407.965797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105203.248347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86908.914729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 106909.377951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 81905.270655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110411.212242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98313.020504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73192.628505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87942.810986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85407.965797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105203.248347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86908.914729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 106909.377951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 81905.270655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110411.212242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98313.020504                       # average overall mshr miss latency
system.l2.replacements                        8608220                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6104172                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6104172                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6104172                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6104172                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     57586040                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         57586040                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     57586040                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     57586040                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   51                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            65                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                142                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       387500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       387500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              193                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.822785                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.571429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.810811                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.632653                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.735751                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5961.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2728.873239                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           65                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1306000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       322500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       603000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       623000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2854500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.822785                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.571429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.810811                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.632653                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.735751                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20092.307692                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20156.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20096.774194                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20102.112676                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               83                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       110500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       110500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           55                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.709091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.772727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.611111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.592593                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.680328                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         6500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1331.325301                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           39                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           81                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       791999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       300000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       221500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       318500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1631999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.709091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.681818                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.611111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.592593                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.663934                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20307.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20136.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19906.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20148.135802                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2970983                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            37532                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            42228                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            46279                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3097022                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         959641                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         661464                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         638080                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         474505                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2733690                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  95214093000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  75306549000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  73658502000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  56758258000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  300937402000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3930624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       698996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       680308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       520784                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5830712                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.244145                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.946306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.937928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.911136                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.468843                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99218.450441                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 113848.295599                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 115437.722543                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119615.721647                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110084.684803                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       959641                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       661464                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       638080                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       474505                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2733690                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  85617702501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68691909000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  67277701501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  52013208000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 273600521002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.244145                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.946306                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.937928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.911136                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.468843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89218.470763                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 103848.295599                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 105437.721761                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109615.721647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100084.691754                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      31612132                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16399                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          4655                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           798                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           31633984                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       179495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2476                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1844                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1635                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           185450                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  14932307500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    230282500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    171275000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    144727500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15478592500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     31791627                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        18875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         6499                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2433                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       31819434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.005646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.131179                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.283736                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.672010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005828                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83190.659907                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93005.856220                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92882.321041                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88518.348624                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83465.044486                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          254                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          296                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          231                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           801                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       179475                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2222                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1548                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       184649                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  13136247001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    189776500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    134535000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    114995000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13575553501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.005645                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.117722                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.238190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.577065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73192.628505                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85407.965797                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86908.914729                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 81905.270655                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73520.861207                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24667401                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        37793                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        34683                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        33023                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24772900                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       722216                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       246272                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       223332                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       216670                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1408490                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  69510386000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29263498000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  27043156000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  26461664000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 152278704000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25389617                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       284065                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       258015                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       249693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26181390                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.028445                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.866957                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.865578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.867746                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.053797                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96245.979042                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118825.924181                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 121089.481131                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122128.878017                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108114.863435                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           48                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          105                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          115                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          100                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          368                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       722168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       246167                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       223217                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       216570                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1408122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  62285308500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26793820500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  24803025000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  24289220500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 138171374500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028443                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.866587                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.865132                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.867345                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.053783                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86247.671594                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108844.079426                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 111116.200827                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112154.132613                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98124.576209                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           60                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              68                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           65                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            73                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.923077                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.931507                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           60                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           68                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1161500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       117500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1318000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.923077                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.931507                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19358.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19583.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19382.352941                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999914                       # Cycle average of tags in use
system.l2.tags.total_refs                   127513984                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8608225                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.813040                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.524318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.308056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.491565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.025788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.975006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.012054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.922578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.005156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.735394                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.601942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.082938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.273306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.014415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.011491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1028785377                       # Number of tag accesses
system.l2.tags.data_accesses               1028785377                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      11486272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     107635392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        142208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58088384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         99072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      55123008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         89856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      44228800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          276892992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     11486272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       142208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        99072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        89856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11817408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    183320576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       183320576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         179473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1681803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         907631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         861297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         691075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4326453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2864384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2864384                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         12011657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        112558662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           148713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         60745361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           103604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57644348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            93966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         46251836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             289558146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     12011657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       148713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       103604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        93966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12357939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191705705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191705705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191705705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        12011657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       112558662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          148713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        60745361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          103604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57644348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           93966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        46251836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            481263851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2706851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    179472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1511920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    902058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    853024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    680230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004929525250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167342                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167343                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9449560                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2546771                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4326453                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2864384                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4326453                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2864384                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 194575                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                157533                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            216203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            217164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            230274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            206502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            480471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            302774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            288736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            275300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            282298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            240021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           260028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           235315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           219304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           205440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           259762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           212286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            157985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            157232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            167817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            144952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            175156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            166414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            180893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            203935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            220999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            180429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           194090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           173903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           149689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           144171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           143004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146156                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 170179928500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20659390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            247652641000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41187.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59937.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1850407                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1554180                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4326453                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2864384                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1591874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1081472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  683456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  325642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   95404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   62712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   66429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   62082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   47191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  22732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  71795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 128564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 185945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 186244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 183732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 182503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 183262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 189031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 180694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 178718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 172976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 167297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 164815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 164704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3434103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    127.449251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.971855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.769116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2416540     70.37%     70.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       689346     20.07%     90.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       125089      3.64%     94.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        52556      1.53%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        30640      0.89%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19095      0.56%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14572      0.42%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12031      0.35%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        74234      2.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3434103                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.691072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    275.984315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       167339    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167343                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.175365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.164563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.617488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           153727     91.86%     91.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              988      0.59%     92.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10287      6.15%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1729      1.03%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              489      0.29%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              103      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167342                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              264440192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12452800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               173236800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               276892992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            183320576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       276.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    289.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  956260392500                       # Total gap between requests
system.mem_ctrls.avgGap                     132983.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     11486208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     96762880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       142208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57731712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        99072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     54593536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        89856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     43534720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    173236800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 12011590.016566935927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 101188838.246901363134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 148712.629361748521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 60372374.895049571991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 103603.577971191145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57090657.942698553205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 93966.035834336159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 45526008.942728266120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181160694.406892418861                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       179473                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1681803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       907631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1548                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       861297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       691075                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2864384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5740614500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  80001250500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     96136500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  57760651750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     69387500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  56291472250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     55968250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  47637159750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 23059142055000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31985.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47568.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43265.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63638.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44823.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     65356.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     39863.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68931.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8050297.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    49.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11412961560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6066106365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13669201560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7059715920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     75485782320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     212870028870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     187945026240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       514508822835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.042585                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 486270014250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31931380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 438059016250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          13106626680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6966314520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15832407360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7069884480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     75485782320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     350982638550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      71639670720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       541083324630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.832611                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 182463766750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31931380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 741865263750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      7073034350                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   39657275966.099335                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          116     96.67%     96.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 346322985000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   107496288500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 848764122000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5652778                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5652778                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5652778                       # number of overall hits
system.cpu1.icache.overall_hits::total        5652778                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23447                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23447                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23447                       # number of overall misses
system.cpu1.icache.overall_misses::total        23447                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    515246500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    515246500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    515246500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    515246500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5676225                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5676225                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5676225                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5676225                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004131                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004131                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004131                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004131                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21974.943490                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21974.943490                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21974.943490                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21974.943490                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        18843                       # number of writebacks
system.cpu1.icache.writebacks::total            18843                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4572                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4572                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4572                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4572                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        18875                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        18875                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        18875                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        18875                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    441977500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    441977500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    441977500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    441977500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003325                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003325                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003325                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003325                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23416.026490                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23416.026490                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23416.026490                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23416.026490                       # average overall mshr miss latency
system.cpu1.icache.replacements                 18843                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5652778                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5652778                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23447                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23447                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    515246500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    515246500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5676225                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5676225                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004131                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004131                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21974.943490                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21974.943490                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4572                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4572                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        18875                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        18875                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    441977500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    441977500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003325                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003325                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23416.026490                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23416.026490                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987643                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5303950                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            18843                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           281.481187                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        366655500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987643                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999614                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999614                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11371325                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11371325                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11038028                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11038028                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11038028                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11038028                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2524923                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2524923                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2524923                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2524923                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 322107952194                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 322107952194                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 322107952194                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 322107952194                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     13562951                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13562951                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     13562951                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13562951                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.186163                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.186163                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.186163                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.186163                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 127571.396115                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 127571.396115                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 127571.396115                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 127571.396115                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1926518                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       248656                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            26378                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3260                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.035029                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.274847                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       982743                       # number of writebacks
system.cpu1.dcache.writebacks::total           982743                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1938072                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1938072                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1938072                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1938072                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       586851                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       586851                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       586851                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       586851                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  68046900502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  68046900502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  68046900502                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68046900502                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043269                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043269                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043269                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043269                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 115952.602112                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 115952.602112                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 115952.602112                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 115952.602112                       # average overall mshr miss latency
system.cpu1.dcache.replacements                982743                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9349968                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9349968                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1486186                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1486186                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 154944717000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 154944717000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10836154                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10836154                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.137151                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137151                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 104256.611891                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104256.611891                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1201547                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1201547                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284639                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284639                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30255520500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30255520500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.026268                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.026268                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106294.360576                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106294.360576                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1688060                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1688060                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1038737                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1038737                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 167163235194                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 167163235194                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2726797                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2726797                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.380937                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.380937                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 160929.316270                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 160929.316270                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       736525                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       736525                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       302212                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       302212                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  37791380002                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  37791380002                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.110830                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.110830                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125049.236966                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125049.236966                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          396                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          396                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          128                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          128                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1734500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1734500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.244275                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.244275                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 13550.781250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 13550.781250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           70                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           70                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           58                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           58                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       750000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       750000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.110687                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.110687                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12931.034483                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12931.034483                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          150                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1137000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1137000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.417827                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.417827                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         7580                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         7580                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1002000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1002000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.415042                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.415042                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6724.832215                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6724.832215                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       316500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       316500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       302500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       302500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       495063                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         495063                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       410748                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       410748                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  39667544000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  39667544000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       905811                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       905811                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.453459                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.453459                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 96573.918802                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 96573.918802                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       410748                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       410748                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  39256796000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  39256796000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.453459                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.453459                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 95573.918802                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 95573.918802                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.631757                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12528795                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           997346                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.562135                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        366667000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.631757                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.925992                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925992                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29936666                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29936666                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 956260410500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          58003395                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8968557                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57727096                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5743835                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1212                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           700                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1912                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           51                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           51                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5881470                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5881467                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      31819437                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26183961                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           73                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           73                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     95374851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     87977629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        56593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2963660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        19465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2829012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         7267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2321614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             191550091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4069326144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3753045440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2413952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    125811072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       829824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    120074560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       309376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     98608768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8170419136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8663200                       # Total snoops (count)
system.tol2bus.snoopTraffic                 186737152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         72495124                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.091646                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.311546                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               66171196     91.28%     91.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6162868      8.50%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  24098      0.03%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 115044      0.16%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  21918      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           72495124                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       127690372463                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1429206078                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9900636                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1171084695                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3766699                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       44008476012                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       47689469436                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1496791940                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          28447170                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1365604084000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 121280                       # Simulator instruction rate (inst/s)
host_mem_usage                                 785140                       # Number of bytes of host memory used
host_op_rate                                   122520                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13346.19                       # Real time elapsed on the host
host_tick_rate                               30671205                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1618624160                       # Number of instructions simulated
sim_ops                                    1635174231                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.409344                       # Number of seconds simulated
sim_ticks                                409343673500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.863735                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               32274357                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            32645294                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4523789                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         55282392                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             58221                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         101041                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           42820                       # Number of indirect misses.
system.cpu0.branchPred.lookups               56690536                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11530                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        864292                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3044544                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  24458792                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7314286                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        7204104                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       68136471                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           126196244                       # Number of instructions committed
system.cpu0.commit.committedOps             129362451                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    750471327                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.172375                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.903914                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    699995544     93.27%     93.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27778732      3.70%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8611970      1.15%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3178492      0.42%     98.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2271092      0.30%     98.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       876152      0.12%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       270526      0.04%     99.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       174533      0.02%     99.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7314286      0.97%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    750471327                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   9039153                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84365                       # Number of function calls committed.
system.cpu0.commit.int_insts                120186053                       # Number of committed integer instructions.
system.cpu0.commit.loads                     33655529                       # Number of loads committed
system.cpu0.commit.membars                    5178862                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      5179057      4.00%      4.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        80376916     62.13%     66.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3278      0.00%     66.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             472      0.00%     66.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1145426      0.89%     67.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        309586      0.24%     67.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1980659      1.53%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       834826      0.65%     69.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1144331      0.88%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          243      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       32445553     25.08%     95.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2318022      1.79%     97.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2074268      1.60%     98.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      1549814      1.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        129362451                       # Class of committed instruction
system.cpu0.commit.refs                      38387657                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  126196244                       # Number of Instructions Simulated
system.cpu0.committedOps                    129362451                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.094434                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.094434                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            642372096                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1481861                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            24297355                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             212501980                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                30045758                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 78600287                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3058191                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3963059                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6759902                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   56690536                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 26883738                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    725357386                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               481660                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          251                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     265368469                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                9074872                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.073711                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          30941116                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          32332578                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.345040                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         760836234                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.362919                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.914225                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               592755470     77.91%     77.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               118225277     15.54%     93.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23288229      3.06%     96.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11642613      1.53%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8407141      1.10%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  432954      0.06%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3187501      0.42%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1702547      0.22%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1194502      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           760836234                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9866111                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 7951842                       # number of floating regfile writes
system.cpu0.idleCycles                        8258443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3460940                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                31482904                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.244553                       # Inst execution rate
system.cpu0.iew.exec_refs                    66353896                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5000993                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              106904301                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             49692396                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2745888                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1479132                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6121883                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          196853833                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             61352903                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1976382                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            188084119                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                742279                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            109597526                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3058191                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            110760138                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      3064524                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            8851                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          187                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9655                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           62                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16036867                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1389765                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9655                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       839151                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2621789                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                139143346                       # num instructions consuming a value
system.cpu0.iew.wb_count                    169079981                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.829954                       # average fanout of values written-back
system.cpu0.iew.wb_producers                115482645                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.219843                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     169339668                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               237802492                       # number of integer regfile reads
system.cpu0.int_regfile_writes              121829091                       # number of integer regfile writes
system.cpu0.ipc                              0.164084                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.164084                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          5183176      2.73%      2.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            111883154     58.87%     61.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3589      0.00%     61.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  492      0.00%     61.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1193267      0.63%     62.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             328978      0.17%     62.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2244870      1.18%     63.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         834947      0.44%     64.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1144572      0.60%     64.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            406210      0.21%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            59103833     31.10%     95.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2343273      1.23%     97.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        3546085      1.87%     99.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       1844054      0.97%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             190060500                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               12470499                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           24215304                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     10079171                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          14438791                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4945129                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.026019                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 805484     16.29%     16.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     15      0.00%     16.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   37      0.00%     16.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  725      0.01%     16.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           170123      3.44%     19.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               492713      9.96%     29.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               38658      0.78%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     30.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3174436     64.19%     94.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                37678      0.76%     95.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           222052      4.49%     99.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3208      0.06%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             177351954                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1122567280                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    159000810                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        249916131                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 187770536                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                190060500                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            9083297                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       67491457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           880220                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1879193                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     34050196                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    760836234                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.249805                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.751248                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          648127248     85.19%     85.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           71566289      9.41%     94.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           23308048      3.06%     97.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7295435      0.96%     98.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5682037      0.75%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2427136      0.32%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1993998      0.26%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             324350      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             111693      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      760836234                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.247122                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15599076                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          661591                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            49692396                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6121883                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               10692107                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5415071                       # number of misc regfile writes
system.cpu0.numCycles                       769094677                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    49592672                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              278176758                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             97062091                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6346365                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                35930304                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              61545344                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2829536                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            274864524                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             202963268                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          153792623                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 77912948                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8227288                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3058191                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             76911977                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                56730592                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         13012394                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       261852130                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     288846056                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1882554                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 38383234                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1884794                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   940616872                       # The number of ROB reads
system.cpu0.rob.rob_writes                  405366867                       # The number of ROB writes
system.cpu0.timesIdled                          86154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 4108                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.980424                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               31593615                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31919054                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4774346                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         53692879                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             53099                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          80095                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           26996                       # Number of indirect misses.
system.cpu1.branchPred.lookups               55137063                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         6034                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        891854                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3172944                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  24632609                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7404554                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        7454128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       68435713                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           127158045                       # Number of instructions committed
system.cpu1.commit.committedOps             130436630                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    759880884                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171654                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.903468                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    709388212     93.36%     93.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27409882      3.61%     96.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8774210      1.15%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3280809      0.43%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2336858      0.31%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       840453      0.11%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       271570      0.04%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       174336      0.02%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7404554      0.97%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    759880884                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   9101997                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               63895                       # Number of function calls committed.
system.cpu1.commit.int_insts                121021961                       # Number of committed integer instructions.
system.cpu1.commit.loads                     34051584                       # Number of loads committed
system.cpu1.commit.membars                    5360961                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      5360961      4.11%      4.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        81052847     62.14%     66.25% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            284      0.00%     66.25% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1155891      0.89%     67.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        309456      0.24%     67.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       2002262      1.54%     68.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       846339      0.65%     69.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1155779      0.89%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          106      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32858894     25.19%     95.63% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2061455      1.58%     97.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2084544      1.60%     98.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      1547620      1.19%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        130436630                       # Class of committed instruction
system.cpu1.commit.refs                      38552513                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  127158045                       # Number of Instructions Simulated
system.cpu1.committedOps                    130436630                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.089070                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.089070                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            651382664                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1604779                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            24473143                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             215034027                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                30337933                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 78623619                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3185849                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3861901                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6884187                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   55137063                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 27606444                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    734522945                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               476399                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          233                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     266833148                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 134                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                9574502                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.071211                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          31103689                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          31646714                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.344624                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         770414252                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.357151                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.889229                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               598881823     77.74%     77.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               122152938     15.86%     93.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23567767      3.06%     96.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12139341      1.58%     98.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 8264779      1.07%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  461895      0.06%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1884635      0.24%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1717149      0.22%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1343925      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           770414252                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9939648                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8007492                       # number of floating regfile writes
system.cpu1.idleCycles                        3859925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3589869                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31700162                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.244497                       # Inst execution rate
system.cpu1.iew.exec_refs                    66501694                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4770509                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              108112552                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             50216897                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2720344                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1934093                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5794097                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          198220648                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             61731185                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2011276                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            189307470                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                750093                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            108409293                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3185849                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            109584895                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3036863                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            6375                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         9423                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     16165313                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1293168                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          9423                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       840015                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2749854                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                140755444                       # num instructions consuming a value
system.cpu1.iew.wb_count                    170376410                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.830312                       # average fanout of values written-back
system.cpu1.iew.wb_producers                116871004                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.220047                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     170637091                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               239152259                       # number of integer regfile reads
system.cpu1.int_regfile_writes              122961808                       # number of integer regfile writes
system.cpu1.ipc                              0.164229                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.164229                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          5364526      2.80%      2.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            112745863     58.93%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 315      0.00%     61.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1204379      0.63%     62.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             328561      0.17%     62.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2267995      1.19%     63.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         846445      0.44%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1155983      0.60%     64.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            400593      0.21%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            59526356     31.11%     96.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2080648      1.09%     97.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        3550453      1.86%     99.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       1846437      0.97%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             191318746                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               12568210                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           24363682                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     10136491                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          14459129                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4940986                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025826                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 808509     16.36%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   43      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    1      0.00%     16.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  826      0.02%     16.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           184824      3.74%     20.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               517672     10.48%     30.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               37647      0.76%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     31.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3154960     63.85%     95.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                10153      0.21%     95.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           223281      4.52%     99.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3070      0.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             178326996                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1134502940                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    160239919                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        251554954                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 189008467                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                191318746                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9212181                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       67784018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           873892                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1758053                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     34230635                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    770414252                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.248332                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.749572                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          657030114     85.28%     85.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           72053262      9.35%     94.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23195925      3.01%     97.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7522946      0.98%     98.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5745552      0.75%     99.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2434417      0.32%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1988904      0.26%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             327977      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             115155      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      770414252                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.247094                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16246219                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          695095                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            50216897                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5794097                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               10801011                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5469833                       # number of misc regfile writes
system.cpu1.numCycles                       774274177                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    44319581                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              278451467                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             98069385                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6248578                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36623394                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              61618444                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2853538                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            277208251                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             205006544                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          155606172                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 77656839                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6867919                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3185849                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             75816429                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                57536787                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         13049334                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       264158917                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     298680274                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1827209                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 39299335                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1829737                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   951322608                       # The number of ROB reads
system.cpu1.rob.rob_writes                  408282135                       # The number of ROB writes
system.cpu1.timesIdled                          45378                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.378716                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               30106625                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            30294842                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          4202770                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         51331864                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             54614                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          84802                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           30188                       # Number of indirect misses.
system.cpu2.branchPred.lookups               52760068                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         5940                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        860878                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2882382                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  24437582                       # Number of branches committed
system.cpu2.commit.bw_lim_events              7555812                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        7167973                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       68321284                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           126321867                       # Number of instructions committed
system.cpu2.commit.committedOps             129472890                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    747023095                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.173318                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.915571                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    698096642     93.45%     93.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     26113293      3.50%     96.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      8220188      1.10%     98.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3449241      0.46%     98.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      2463457      0.33%     98.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       662580      0.09%     98.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       274900      0.04%     98.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       186982      0.03%     98.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      7555812      1.01%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    747023095                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   9212107                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               63804                       # Number of function calls committed.
system.cpu2.commit.int_insts                120237624                       # Number of committed integer instructions.
system.cpu2.commit.loads                     33742679                       # Number of loads committed
system.cpu2.commit.membars                    5154233                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      5154233      3.98%      3.98% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        80617576     62.27%     66.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            278      0.00%     66.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             192      0.00%     66.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       1174013      0.91%     67.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp        309456      0.24%     67.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       2039856      1.58%     68.97% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     68.97% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc       865811      0.67%     69.64% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       1175251      0.91%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc          133      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.55% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       32500890     25.10%     95.65% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1987614      1.54%     97.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      2102667      1.62%     98.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      1544920      1.19%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        129472890                       # Class of committed instruction
system.cpu2.commit.refs                      38136091                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  126321867                       # Number of Instructions Simulated
system.cpu2.committedOps                    129472890                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.025790                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.025790                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            643017689                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1322638                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            24003193                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             213383879                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                29160577                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 75223117                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2895114                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2722552                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              7049000                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   52760068                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 27236490                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    722763026                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               464837                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     260055167                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                8431004                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.069313                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          30366850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          30161239                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.341643                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         757345497                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.351694                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.871133                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               589085196     77.78%     77.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               120527540     15.91%     93.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                23106881      3.05%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11775782      1.55%     98.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 8362077      1.10%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  374063      0.05%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1102299      0.15%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 1740440      0.23%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 1271219      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           757345497                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 10065598                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8115895                       # number of floating regfile writes
system.cpu2.idleCycles                        3843529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             3308635                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                31573333                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.248388                       # Inst execution rate
system.cpu2.iew.exec_refs                    66451921                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   4658373                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              109267160                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             49805030                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2517104                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1565902                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             5554638                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          197139348                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             61793548                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2001022                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            189070124                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                760851                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            109829119                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2895114                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            111022580                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      3083275                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            4615                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         9435                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     16062351                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1161226                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          9435                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       835410                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       2473225                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                141667012                       # num instructions consuming a value
system.cpu2.iew.wb_count                    169818618                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.831385                       # average fanout of values written-back
system.cpu2.iew.wb_producers                117779830                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.223097                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     170080980                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               238823952                       # number of integer regfile reads
system.cpu2.int_regfile_writes              122660653                       # number of integer regfile writes
system.cpu2.ipc                              0.165953                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.165953                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          5157677      2.70%      2.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            112677561     58.97%     61.67% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 306      0.00%     61.67% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  192      0.00%     61.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            1221254      0.64%     62.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp             329219      0.17%     62.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            2303464      1.21%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc         865893      0.45%     64.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            1175461      0.62%     64.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            397828      0.21%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            59508535     31.14%     96.11% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2007103      1.05%     97.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead        3588705      1.88%     99.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       1837948      0.96%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             191071146                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               12722332                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           24634617                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     10238145                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          14536817                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    5041109                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.026383                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 815945     16.19%     16.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   33      0.00%     16.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    2      0.00%     16.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                  830      0.02%     16.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc           190845      3.79%     19.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               541003     10.73%     30.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc               37886      0.75%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     31.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               3211187     63.70%     95.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                11417      0.23%     95.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead           228963      4.54%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            2998      0.06%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             178232246                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1120778535                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    159580473                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        250278319                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 188524024                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                191071146                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            8615324                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       67666458                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           884254                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1447351                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     33925166                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    757345497                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.252291                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.761685                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          645812876     85.27%     85.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           69955928      9.24%     94.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           22656980      2.99%     97.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7899583      1.04%     98.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            6023987      0.80%     99.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            2527085      0.33%     99.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2024617      0.27%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             332094      0.04%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             112347      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      757345497                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.251017                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         16472193                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          785097                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            49805030                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            5554638                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               10988283                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               5564520                       # number of misc regfile writes
system.cpu2.numCycles                       761189026                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    57403844                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              281025542                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             97535559                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6320842                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                35131197                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              62244103                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              2891132                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            275798321                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             203624951                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          154963555                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 74715017                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6742456                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2895114                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             76532385                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                57427996                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         13150671                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       262647650                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     287046242                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           1655165                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 41643855                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       1658655                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   937236144                       # The number of ROB reads
system.cpu2.rob.rob_writes                  405914878                       # The number of ROB writes
system.cpu2.timesIdled                          43897                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.413865                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               30242693                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            30421001                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          4168146                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         51438561                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             54187                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          82006                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           27819                       # Number of indirect misses.
system.cpu3.branchPred.lookups               52925066                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         5659                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        904520                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2875678                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  24924674                       # Number of branches committed
system.cpu3.commit.bw_lim_events              7731424                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        7565209                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       69755988                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           129500300                       # Number of instructions committed
system.cpu3.commit.committedOps             132828060                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    765856074                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.173437                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.915483                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    715775366     93.46%     93.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     26542676      3.47%     96.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      8459600      1.10%     98.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3653935      0.48%     98.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      2577789      0.34%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       642165      0.08%     98.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       280827      0.04%     98.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       192292      0.03%     98.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      7731424      1.01%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    765856074                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   9496586                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               63963                       # Number of function calls committed.
system.cpu3.commit.int_insts                123121668                       # Number of committed integer instructions.
system.cpu3.commit.loads                     34709728                       # Number of loads committed
system.cpu3.commit.membars                    5441060                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      5441060      4.10%      4.10% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        82337537     61.99%     66.08% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            282      0.00%     66.08% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             192      0.00%     66.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       1221640      0.92%     67.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp        309456      0.23%     67.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       2133890      1.61%     68.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     68.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc       912218      0.69%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       1221658      0.92%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc           73      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.45% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       33463957     25.19%     95.64% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2088446      1.57%     97.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      2150291      1.62%     98.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      1547360      1.16%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        132828060                       # Class of committed instruction
system.cpu3.commit.refs                      39250054                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  129500300                       # Number of Instructions Simulated
system.cpu3.committedOps                    132828060                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.024252                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.024252                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            660809418                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              1294677                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            24377541                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             218300705                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                29688697                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 75652091                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2888579                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2510987                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7276747                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   52925066                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 28008219                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    741006229                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               479447                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          139                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     264398169                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                8362094                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.067840                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          31128084                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          30296880                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.338910                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         776315532                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.348038                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.864238                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               604954872     77.93%     77.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               122966351     15.84%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                23601340      3.04%     96.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11869267      1.53%     98.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 8616493      1.11%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  378349      0.05%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  787723      0.10%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1802518      0.23%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1338619      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           776315532                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 10401578                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8411546                       # number of floating regfile writes
system.cpu3.idleCycles                        3826896                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             3323281                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                32277947                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.248656                       # Inst execution rate
system.cpu3.iew.exec_refs                    67936226                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4805243                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              109560752                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             50836078                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2608567                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1503044                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5681557                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          201930119                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             63130983                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2042477                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            193986878                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                760171                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            110126811                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2888579                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            111322664                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3125922                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            6144                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         9480                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16126350                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1141231                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          9480                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       839894                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       2483387                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                145712891                       # num instructions consuming a value
system.cpu3.iew.wb_count                    174491534                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.832380                       # average fanout of values written-back
system.cpu3.iew.wb_producers                121288461                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.223666                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     174754404                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               244930313                       # number of integer regfile reads
system.cpu3.int_regfile_writes              126010477                       # number of integer regfile writes
system.cpu3.ipc                              0.165996                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.165996                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          5444638      2.78%      2.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            115622272     58.98%     61.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 309      0.00%     61.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  192      0.00%     61.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            1268788      0.65%     62.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp             328886      0.17%     62.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            2397968      1.22%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc         912322      0.47%     64.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            1221880      0.62%     64.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            406187      0.21%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.09% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            60805010     31.02%     96.11% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2106614      1.07%     97.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead        3672342      1.87%     99.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       1841947      0.94%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             196029355                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               13117290                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           25370172                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     10536848                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          14913028                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    5178489                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.026417                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 844322     16.30%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     16.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   42      0.00%     16.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    2      0.00%     16.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                  920      0.02%     16.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     16.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc           210291      4.06%     20.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               578480     11.17%     31.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc               38709      0.75%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     32.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               3255474     62.87%     95.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                11723      0.23%     95.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead           235536      4.55%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            2990      0.06%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             182645916                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1149086532                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    163954686                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        256128517                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 192944741                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                196029355                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            8985378                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       69102059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           903973                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1420169                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     34028363                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    776315532                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.252512                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.762583                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          662065115     85.28%     85.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           71590200      9.22%     94.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           23089854      2.97%     97.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            8242740      1.06%     98.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            6210527      0.80%     99.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            2586873      0.33%     99.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2074956      0.27%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             337118      0.04%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             118149      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      776315532                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.251274                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         17214713                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          832168                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            50836078                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5681557                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               11459381                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               5798935                       # number of misc regfile writes
system.cpu3.numCycles                       780142428                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    38451601                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              282362267                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            100080297                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6362774                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                35748575                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              62474353                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              2966258                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            282127363                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             208383282                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          158700808                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 75254734                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               6958871                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2888579                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             77294271                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                58620511                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         13555396                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       268571967                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     302767106                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1702839                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 43540269                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1706853                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   960682280                       # The number of ROB reads
system.cpu3.rob.rob_writes                  415631949                       # The number of ROB writes
system.cpu3.timesIdled                          44661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     26666764                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      52541916                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3062849                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       729886                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     29106768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25224219                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     60251889                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       25954105                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           22653239                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5756651                       # Transaction distribution
system.membus.trans_dist::WritebackClean          104                       # Transaction distribution
system.membus.trans_dist::CleanEvict         20125901                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            26079                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          29764                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3950128                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3948864                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      22653240                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            32                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     79144002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               79144002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2070966912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2070966912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            43379                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          26659243                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                26659243    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            26659243                       # Request fanout histogram
system.membus.respLayer1.occupancy       140469564489                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         81420744472                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               2998                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean        19166607                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   142294867.992144                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1500    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         6000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   2430576000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   380593763000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  28749910500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     27186848                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        27186848                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     27186848                       # number of overall hits
system.cpu2.icache.overall_hits::total       27186848                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        49642                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         49642                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        49642                       # number of overall misses
system.cpu2.icache.overall_misses::total        49642                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   3573326500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3573326500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   3573326500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3573326500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     27236490                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     27236490                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     27236490                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     27236490                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001823                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001823                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001823                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001823                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 71981.920551                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 71981.920551                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 71981.920551                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 71981.920551                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4039                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    56.887324                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        45912                       # number of writebacks
system.cpu2.icache.writebacks::total            45912                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         3730                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3730                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         3730                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3730                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        45912                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        45912                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        45912                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        45912                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   3298984000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3298984000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   3298984000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3298984000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001686                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001686                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001686                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001686                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 71854.504269                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 71854.504269                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 71854.504269                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 71854.504269                       # average overall mshr miss latency
system.cpu2.icache.replacements                 45912                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     27186848                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       27186848                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        49642                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        49642                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   3573326500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3573326500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     27236490                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     27236490                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001823                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001823                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 71981.920551                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 71981.920551                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         3730                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3730                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        45912                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        45912                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   3298984000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3298984000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001686                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001686                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 71854.504269                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 71854.504269                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           27570391                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            45944                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           600.086867                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         54518892                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        54518892                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     33681067                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        33681067                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     33681067                       # number of overall hits
system.cpu2.dcache.overall_hits::total       33681067                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     12076214                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      12076214                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     12076214                       # number of overall misses
system.cpu2.dcache.overall_misses::total     12076214                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1194536753472                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1194536753472                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1194536753472                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1194536753472                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     45757281                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     45757281                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     45757281                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     45757281                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.263919                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.263919                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.263919                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.263919                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 98916.494315                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98916.494315                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 98916.494315                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98916.494315                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    215169626                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         8621                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          3326075                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            103                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    64.691754                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.699029                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      7411710                       # number of writebacks
system.cpu2.dcache.writebacks::total          7411710                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      5283284                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5283284                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      5283284                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5283284                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6792930                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6792930                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6792930                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6792930                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 713281731337                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 713281731337                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 713281731337                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 713281731337                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.148456                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.148456                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.148456                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.148456                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 105003.545059                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 105003.545059                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 105003.545059                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 105003.545059                       # average overall mshr miss latency
system.cpu2.dcache.replacements               7411708                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     32690510                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       32690510                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     10683655                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10683655                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1039650593000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1039650593000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     43374165                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     43374165                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.246314                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.246314                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 97312.258118                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97312.258118                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4279314                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4279314                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6404341                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6404341                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 668145418500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 668145418500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.147653                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.147653                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 104326.958621                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104326.958621                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       990557                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        990557                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1392559                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1392559                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 154886160472                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 154886160472                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2383116                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2383116                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.584344                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.584344                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 111224.128006                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 111224.128006                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1003970                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1003970                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       388589                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       388589                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  45136312837                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  45136312837                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.163059                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.163059                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 116154.376055                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 116154.376055                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1148608                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1148608                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3737                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3737                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     74206000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     74206000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1152345                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1152345                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003243                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003243                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19857.104629                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19857.104629                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          264                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          264                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3473                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3473                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     62424500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     62424500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.003014                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.003014                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 17974.229773                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17974.229773                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1140935                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1140935                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         8139                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         8139                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     94710000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     94710000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1149074                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1149074                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.007083                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.007083                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 11636.564689                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11636.564689                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         8030                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         8030                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     86915000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     86915000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.006988                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.006988                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 10823.785803                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10823.785803                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      5488500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      5488500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      5253500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      5253500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       202285                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         202285                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       658593                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       658593                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  64451529222                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  64451529222                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       860878                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       860878                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.765025                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.765025                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 97862.457120                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 97862.457120                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       658592                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       658592                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  63792936222                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  63792936222                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.765024                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.765024                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 96862.604195                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 96862.604195                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.516790                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           43641948                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7448636                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.859052                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.516790                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.984900                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984900                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        105287763                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       105287763                       # Number of data accesses
system.cpu3.numPwrStateTransitions               3096                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1549                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    12442372.498386                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   112192715.453017                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::underflows            1      0.06%      0.06% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1548     99.94%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   2709796000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1549                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   390070438500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  19273235000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     27957861                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        27957861                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     27957861                       # number of overall hits
system.cpu3.icache.overall_hits::total       27957861                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        50356                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         50356                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        50356                       # number of overall misses
system.cpu3.icache.overall_misses::total        50356                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   3615600998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   3615600998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   3615600998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   3615600998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     28008217                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     28008217                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     28008217                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     28008217                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001798                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001798                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001798                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001798                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71800.798276                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71800.798276                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71800.798276                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71800.798276                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4386                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               94                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    46.659574                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        46614                       # number of writebacks
system.cpu3.icache.writebacks::total            46614                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         3742                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3742                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         3742                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3742                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        46614                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        46614                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        46614                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        46614                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   3339577499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   3339577499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   3339577499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   3339577499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001664                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001664                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001664                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001664                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 71643.229480                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 71643.229480                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 71643.229480                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 71643.229480                       # average overall mshr miss latency
system.cpu3.icache.replacements                 46614                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     27957861                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       27957861                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        50356                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        50356                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   3615600998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   3615600998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     28008217                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     28008217                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001798                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001798                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71800.798276                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71800.798276                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         3742                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3742                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        46614                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        46614                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   3339577499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   3339577499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001664                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001664                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 71643.229480                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 71643.229480                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           28281239                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            46646                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           606.295052                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         56063048                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        56063048                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     34522969                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        34522969                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     34522969                       # number of overall hits
system.cpu3.dcache.overall_hits::total       34522969                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     12288788                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      12288788                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     12288788                       # number of overall misses
system.cpu3.dcache.overall_misses::total     12288788                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1210827916379                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1210827916379                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1210827916379                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1210827916379                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     46811757                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     46811757                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     46811757                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     46811757                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.262515                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.262515                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.262515                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.262515                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 98531.109527                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 98531.109527                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 98531.109527                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 98531.109527                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    217197644                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         8976                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3369782                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            111                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    64.454509                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    80.864865                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      7573114                       # number of writebacks
system.cpu3.dcache.writebacks::total          7573114                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5363522                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5363522                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5363522                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5363522                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6925266                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6925266                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6925266                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6925266                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 722884558399                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 722884558399                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 722884558399                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 722884558399                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.147939                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.147939                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.147939                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.147939                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 104383.652325                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 104383.652325                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 104383.652325                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 104383.652325                       # average overall mshr miss latency
system.cpu3.dcache.replacements               7573113                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     33516962                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       33516962                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     10875040                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10875040                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1052684507500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1052684507500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     44392002                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     44392002                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.244977                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.244977                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 96798.219363                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 96798.219363                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4345985                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4345985                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6529055                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6529055                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 676929619000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 676929619000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.147077                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.147077                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 103679.570627                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 103679.570627                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1006007                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1006007                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1413748                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1413748                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 158143408879                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 158143408879                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2419755                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2419755                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.584253                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.584253                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 111861.101752                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 111861.101752                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1017537                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1017537                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       396211                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       396211                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  45954939399                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  45954939399                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.163740                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.163740                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 115986.026130                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 115986.026130                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data      1215180                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1215180                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3869                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3869                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     74243000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     74243000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data      1219049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1219049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003174                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003174                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19189.196175                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19189.196175                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          243                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          243                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3626                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3626                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     62906000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     62906000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.002974                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002974                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 17348.593491                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17348.593491                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data      1207393                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1207393                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         8303                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         8303                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     99405000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     99405000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data      1215696                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1215696                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.006830                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.006830                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 11972.178731                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 11972.178731                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         8159                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         8159                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     91462000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     91462000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.006711                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.006711                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 11209.952200                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 11209.952200                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      4636500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      4636500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      4420500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      4420500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       216230                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         216230                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       688290                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       688290                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  66806084713                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  66806084713                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       904520                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       904520                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.760945                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.760945                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 97060.954994                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 97060.954994                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       688290                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       688290                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  66117794713                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  66117794713                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.760945                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.760945                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 96060.954994                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 96060.954994                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.603501                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           44791564                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7610329                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.885628                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.603501                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.987609                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.987609                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        107912348                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       107912348                       # Number of data accesses
system.cpu0.numPwrStateTransitions               2200                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1100                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    22542623.636364                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   168283782.650295                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         1100    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2897336500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1100                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   384546787500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  24796886000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     26791215                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        26791215                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     26791215                       # number of overall hits
system.cpu0.icache.overall_hits::total       26791215                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        92522                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         92522                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        92522                       # number of overall misses
system.cpu0.icache.overall_misses::total        92522                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6869118995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6869118995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6869118995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6869118995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     26883737                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     26883737                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     26883737                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     26883737                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003442                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003442                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003442                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003442                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74243.088076                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74243.088076                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74243.088076                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74243.088076                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        10395                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              198                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        85859                       # number of writebacks
system.cpu0.icache.writebacks::total            85859                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6663                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6663                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6663                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6663                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        85859                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        85859                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        85859                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        85859                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6381188997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6381188997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6381188997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6381188997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003194                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003194                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003194                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003194                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74321.725119                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74321.725119                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74321.725119                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74321.725119                       # average overall mshr miss latency
system.cpu0.icache.replacements                 85859                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     26791215                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       26791215                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        92522                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        92522                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6869118995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6869118995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     26883737                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     26883737                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003442                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003442                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74243.088076                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74243.088076                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6663                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6663                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        85859                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        85859                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6381188997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6381188997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003194                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003194                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74321.725119                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74321.725119                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           26877339                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            85891                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           312.923810                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         53853333                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        53853333                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     33605477                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        33605477                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     33605477                       # number of overall hits
system.cpu0.dcache.overall_hits::total       33605477                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12244672                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12244672                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12244672                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12244672                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1209464482631                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1209464482631                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1209464482631                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1209464482631                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     45850149                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     45850149                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     45850149                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     45850149                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.267058                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.267058                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.267058                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.267058                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 98774.755472                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98774.755472                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 98774.755472                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98774.755472                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    214408604                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         9912                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3314854                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            123                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.681161                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.585366                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7400165                       # number of writebacks
system.cpu0.dcache.writebacks::total          7400165                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5466989                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5466989                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5466989                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5466989                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6777683                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6777683                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6777683                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6777683                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 711963597745                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 711963597745                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 711963597745                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 711963597745                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.147822                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.147822                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.147822                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.147822                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 105045.278415                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 105045.278415                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 105045.278415                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 105045.278415                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7400162                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     32543589                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32543589                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10595371                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10595371                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1028763925500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1028763925500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43138960                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43138960                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.245610                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.245610                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 97095.601985                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97095.601985                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4246539                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4246539                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6348832                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6348832                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 662406588000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 662406588000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.147172                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.147172                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 104335.189213                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 104335.189213                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1061888                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1061888                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1649301                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1649301                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 180700557131                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 180700557131                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2711189                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2711189                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.608331                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.608331                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 109561.903577                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 109561.903577                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1220450                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1220450                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       428851                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       428851                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  49557009745                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  49557009745                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.158178                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.158178                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 115557.640637                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 115557.640637                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1155033                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1155033                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         3997                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3997                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     84694500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     84694500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1159030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1159030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.003449                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.003449                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 21189.517138                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21189.517138                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          930                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          930                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3067                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3067                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     51935500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     51935500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002646                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002646                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16933.648516                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16933.648516                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1147846                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1147846                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         8523                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         8523                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    102182500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    102182500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1156369                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1156369                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.007370                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.007370                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11989.029684                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11989.029684                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         8415                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         8415                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     93919500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     93919500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.007277                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.007277                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11160.962567                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11160.962567                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      2919500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      2919500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      2767500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      2767500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       204994                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         204994                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       659298                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       659298                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  64432023630                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  64432023630                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       864292                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       864292                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.762819                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.762819                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 97728.225522                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 97728.225522                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            9                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            9                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       659289                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       659289                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  63772706630                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  63772706630                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.762808                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.762808                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 96729.517147                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 96729.517147                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.620351                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43564353                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7433211                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.860772                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.620351                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.988136                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988136                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        105492859                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       105492859                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               19219                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              807707                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16174                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              811113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               15739                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              810785                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               16416                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              839182                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3336335                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              19219                       # number of overall hits
system.l2.overall_hits::.cpu0.data             807707                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16174                       # number of overall hits
system.l2.overall_hits::.cpu1.data             811113                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              15739                       # number of overall hits
system.l2.overall_hits::.cpu2.data             810785                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              16416                       # number of overall hits
system.l2.overall_hits::.cpu3.data             839182                       # number of overall hits
system.l2.overall_hits::total                 3336335                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             66629                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6585459                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             30453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6600341                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             30173                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6598130                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             30198                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           6730767                       # number of demand (read+write) misses
system.l2.demand_misses::total               26672150                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            66629                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6585459                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            30453                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6600341                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            30173                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6598130                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            30198                       # number of overall misses
system.l2.overall_misses::.cpu3.data          6730767                       # number of overall misses
system.l2.overall_misses::total              26672150                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6020799500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 752360407967                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3071328500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 753166689475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   3039302500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 753620104973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   3070379000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 764906644482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3039255656397                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6020799500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 752360407967                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3071328500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 753166689475                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   3039302500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 753620104973                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   3070379000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 764906644482                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3039255656397                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           85848                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7393166                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           46627                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7411454                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           45912                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         7408915                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           46614                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         7569949                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             30008485                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          85848                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7393166                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          46627                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7411454                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          45912                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        7408915                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          46614                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        7569949                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            30008485                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.776128                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.890750                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.653119                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.890560                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.657192                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.890566                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.647831                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.889143                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.888820                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.776128                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.890750                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.653119                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.890560                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.657192                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.890566                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.647831                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.889143                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.888820                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90363.047622                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 114245.705268                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100854.710538                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114110.269375                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 100729.211547                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 114217.225937                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101674.912246                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 113643.310559                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113948.656422                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90363.047622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 114245.705268                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100854.710538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114110.269375                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 100729.211547                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 114217.225937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101674.912246                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 113643.310559                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113948.656422                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5756561                       # number of writebacks
system.l2.writebacks::total                   5756561                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1997                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          13612                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3826                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          14233                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3720                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          14375                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3643                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          14380                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               69786                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1997                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         13612                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3826                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         14233                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3720                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         14375                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3643                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         14380                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              69786                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        64632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6571847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        26627                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6586108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        26453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6583755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        26555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      6716387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26602364                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        64632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6571847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        26627                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6586108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        26453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6583755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        26555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      6716387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         26602364                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5219327509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 685752787546                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2504235002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 686368481052                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   2481017503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 686847259574                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   2520715005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 696806967086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2768500790277                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5219327509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 685752787546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2504235002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 686368481052                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   2481017503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 686847259574                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   2520715005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 696806967086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2768500790277                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.752866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.888908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.571064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.888639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.576167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.888626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.569679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.887243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.886495                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.752866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.888908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.571064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.888639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.576167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.888626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.569679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.887243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.886495                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80754.541233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104347.040877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94048.710031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104214.580303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 93789.645900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 104324.547249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94924.308228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 103747.292568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104069.728174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80754.541233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104347.040877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94048.710031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104214.580303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 93789.645900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 104324.547249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94924.308228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 103747.292568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104069.728174                       # average overall mshr miss latency
system.l2.replacements                       51811856                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6330399                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6330399                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           89                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             89                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      6330488                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6330488                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000014                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000014                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           89                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           89                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000014                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000014                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     21787126                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         21787126                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          104                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            104                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     21787230                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     21787230                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          104                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          104                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             500                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             479                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             472                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             456                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1907                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1453                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1208                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          1297                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          1282                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5240                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      8963500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      8234000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     10154000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      8593000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     35944500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1953                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1687                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1769                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         1738                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7147                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.743984                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.716064                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.733183                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.737629                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.733175                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6168.960771                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6816.225166                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  7828.835775                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  6702.808112                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6859.637405                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           53                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           59                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           75                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           67                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             254                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1400                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1149                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         1222                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         1215                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4986                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     31068497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     26616498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     29128499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     28752494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    115565988                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.716846                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.681091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.690786                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.699079                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.697635                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22191.783571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 23164.924282                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 23836.742226                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 23664.604115                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23178.096270                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           584                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           352                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           423                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           415                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1774                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         2127                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         2144                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data         1960                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data         2128                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             8359                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      9917500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     11209500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     10960000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     10138500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     42225500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2711                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         2496                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         2383                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         2543                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          10133                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.784581                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.858974                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.822493                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.836807                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.824928                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4662.670428                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5228.311567                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5591.836735                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4764.332707                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5051.501376                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           47                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           57                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           67                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           58                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           229                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         2080                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         2087                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data         1893                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data         2070                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         8130                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     43210992                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     43716997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     40059998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     43734495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    170722482                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.767245                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.836138                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.794377                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.813999                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.802329                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20774.515385                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20947.291327                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21162.175383                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21127.775362                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20999.075277                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            63483                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            63124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            60486                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            64160                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                251253                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         999892                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         990019                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         963087                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         996201                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3949199                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 110650393991                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 108563268996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 106367833991                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 109405967996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  434987464974                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1063375                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1053143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1023573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1060361                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4200452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.940300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.940061                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.940907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.939492                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.940184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110662.345524                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109657.763130                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 110444.678405                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 109823.186281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110145.744738                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data           75                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           58                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data           51                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data           65                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              249                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       999817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       989961                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       963036                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       996136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3948950                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 100647994506                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  98659580010                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  96733688517                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  99440563013                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 395481826046                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.940230                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.940006                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.940857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.939431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.940125                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100666.416460                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99660.067427                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 100446.596510                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 99826.291805                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100148.603058                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         19219                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         15739                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         16416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              67548                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        66629                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        30453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        30173                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        30198                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           157453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6020799500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3071328500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   3039302500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   3070379000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15201809500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        85848                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        46627                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        45912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        46614                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         225001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.776128                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.653119                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.657192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.647831                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.699788                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90363.047622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100854.710538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 100729.211547                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101674.912246                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96548.236617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1997                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3826                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3720                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3643                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13186                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        64632                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        26627                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        26453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        26555                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       144267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5219327509                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2504235002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   2481017503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   2520715005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12725295019                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.752866                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.571064                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.576167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.569679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.641184                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80754.541233                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94048.710031                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 93789.645900                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94924.308228                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88206.554645                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       744224                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       747989                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       750299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       775022                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3017534                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5585567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5610322                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      5635043                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5734566                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22565498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 641710013976                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 644603420479                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 647252270982                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 655500676486                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2589066381923                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6329791                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6358311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6385342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6509588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25583032                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.882425                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.882360                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.882497                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.880941                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.882049                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 114887.175103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114895.975753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 114861.993242                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114306.937349                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114735.619038                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        13537                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        14175                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        14324                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        14315                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        56351                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5572030                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5596147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      5620719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5720251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     22509147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 585104793040                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 587708901042                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 590113571057                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 597366404073                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2360293669212                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.880287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.880131                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.880253                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.878742                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.879847                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 105007.473585                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105020.275744                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 104988.982914                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104430.103517                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104859.312048                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              32                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            33                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.956522                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.969697                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       427500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       140499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        41000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       627499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.956522                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.969697                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19431.818182                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20071.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19609.343750                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999999                       # Cycle average of tags in use
system.l2.tags.total_refs                    58067804                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  51811921                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.120742                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.112116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.166493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.996853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.148312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.096783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.154730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.753842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.146287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.424582                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.548627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.109326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.110887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.105529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.116009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 516960161                       # Number of tag accesses
system.l2.tags.data_accesses                516960161                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4136448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     420593216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1704128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     421506560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst       1692992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     421356480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst       1699520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     429845184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1702534528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4136448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1704128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst      1692992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst      1699520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9233088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    368425664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       368425664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          64632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6571769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          26627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6586040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          26453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6583695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          26555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        6716331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            26602102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5756651                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5756651                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10105074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1027481901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4163074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1029713142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          4135869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1029346506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          4151817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1050083858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4159181241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10105074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4163074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      4135869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      4151817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22555834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      900039961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            900039961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      900039961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10105074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1027481901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4163074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1029713142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         4135869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1029346506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         4151817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1050083858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5059221202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5613621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     64633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6498015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     26627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6510247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     26453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6508837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     26555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   6641850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000820486250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       349016                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       349015                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            40657876                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5291558                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    26602103                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5756755                       # Number of write requests accepted
system.mem_ctrls.readBursts                  26602103                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5756755                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 298886                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                143134                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1522328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1592483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1656346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1325765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1316746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1257649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1060863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1098818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2205317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2123095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2607657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1751082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2196964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1806931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1379236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1401937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            350020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            405555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            480511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            375524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            405492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            387412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            323347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            350001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            345076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            339965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           344087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           337391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           310285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           260688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           271556                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1169443407006                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               131516085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1662628725756                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44460.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63210.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        17                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13167334                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3712074                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              26602103                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5756755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2077440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2757021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2970568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3158496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3231716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3150958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2773185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2197673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1593187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1049570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 634251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 358520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 181255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  91730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  49160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  28222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  97286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 195907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 260641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 292443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 310153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 324587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 338386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 347701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 355951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 369758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 364416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 359432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 356842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 355579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 354658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 356484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  74177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  51428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  40057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  33492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  29034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  26366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  24142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  22725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  21105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  20343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  19508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  18626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  18214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  18357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  18652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  19228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  20556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  20649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  18239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  14618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     29                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     15037434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    135.839529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.585876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   158.613933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      9287310     61.76%     61.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3852046     25.62%     87.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       903157      6.01%     93.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       370126      2.46%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       195363      1.30%     97.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       114324      0.76%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        73383      0.49%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        49520      0.33%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       192205      1.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     15037434                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       349015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      75.364050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.981301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    127.974620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        339606     97.30%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6197      1.78%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1330      0.38%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          730      0.21%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          425      0.12%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          262      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          148      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          111      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           59      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           41      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           25      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           11      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           16      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        349015                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       349016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.084168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.077199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.505448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           337439     96.68%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2288      0.66%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4381      1.26%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2303      0.66%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1773      0.51%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              710      0.20%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               91      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        349016                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1683405888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                19128704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               359272000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1702534592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            368432320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4112.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       877.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4159.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    900.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    32.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  409343668000                       # Total gap between requests
system.mem_ctrls.avgGap                      12650.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4136512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    415872960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1704128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    416655808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst      1692992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    416565568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst      1699520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    425078400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    359272000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10105230.073868479580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1015950622.722889065742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4163073.989709529560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1017863069.526589393616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 4135869.465196461417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1017642619.069328308105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 4151816.945083432365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1038438914.581148386002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 877678154.710750579834                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        64633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6571769                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        26627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6586040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        26453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6583695                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        26555                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      6716331                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5756755                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2532408500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 412528203251                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1384864750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 412619517503                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst   1369581500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 413154261752                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst   1405051000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 417634837500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10615630067750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39181.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62772.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52009.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62650.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     51774.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     62754.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52910.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62181.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1844030.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          56885443860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          30235334250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        110471643660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13236708960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32313468720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     185569336230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        919056000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       429630991680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1049.560600                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    767853250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13668980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 394906840250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          50481834900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          26831727780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         77333325720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        16066439640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32313468720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     185551290600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        934252320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       389512339680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        951.553340                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    914171500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13668980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 394760522000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               3120                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1561                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14226371.236387                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   93493192.641881                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1561    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1833517500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1561                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   387136308000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  22207365500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     27555518                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27555518                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     27555518                       # number of overall hits
system.cpu1.icache.overall_hits::total       27555518                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        50924                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         50924                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        50924                       # number of overall misses
system.cpu1.icache.overall_misses::total        50924                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3668932999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3668932999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3668932999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3668932999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     27606442                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27606442                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     27606442                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27606442                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001845                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001845                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001845                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001845                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72047.227221                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72047.227221                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72047.227221                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72047.227221                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         6743                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              118                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.144068                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        46627                       # number of writebacks
system.cpu1.icache.writebacks::total            46627                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4297                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4297                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4297                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4297                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        46627                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        46627                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        46627                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        46627                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3337344499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3337344499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3337344499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3337344499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001689                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001689                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001689                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001689                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71575.364038                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71575.364038                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71575.364038                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71575.364038                       # average overall mshr miss latency
system.cpu1.icache.replacements                 46627                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     27555518                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27555518                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        50924                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        50924                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3668932999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3668932999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     27606442                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27606442                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001845                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001845                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72047.227221                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72047.227221                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4297                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4297                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        46627                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        46627                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3337344499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3337344499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001689                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001689                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71575.364038                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71575.364038                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27969848                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            46659                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           599.452367                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         55259511                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        55259511                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     33962847                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33962847                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     33962847                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33962847                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     12026782                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12026782                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     12026782                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12026782                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1190796269658                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1190796269658                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1190796269658                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1190796269658                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     45989629                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     45989629                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     45989629                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     45989629                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.261511                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.261511                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.261511                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.261511                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99012.044091                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99012.044091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99012.044091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99012.044091                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    212794651                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         9582                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3279901                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            134                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.878376                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.507463                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7414112                       # number of writebacks
system.cpu1.dcache.writebacks::total          7414112                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5256864                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5256864                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5256864                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5256864                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6769918                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6769918                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6769918                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6769918                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 710875173110                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 710875173110                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 710875173110                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 710875173110                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.147205                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.147205                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.147205                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.147205                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 105004.990180                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105004.990180                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 105004.990180                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105004.990180                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7414112                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32955636                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32955636                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     10622666                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10622666                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1034673208000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1034673208000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     43578302                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     43578302                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.243760                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.243760                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 97402.404255                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97402.404255                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4245605                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4245605                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6377061                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6377061                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 665393949500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 665393949500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.146336                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.146336                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104341.788404                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104341.788404                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1007211                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1007211                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1404116                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1404116                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 156123061658                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 156123061658                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2411327                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2411327                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.582300                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.582300                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 111189.575262                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111189.575262                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1011259                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1011259                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       392857                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       392857                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  45481223610                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  45481223610                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162921                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162921                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 115770.429469                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 115770.429469                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1197130                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1197130                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3736                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3736                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     71302000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     71302000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1200866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1200866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003111                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003111                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 19085.117773                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19085.117773                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          289                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          289                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3447                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3447                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     59702500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     59702500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002870                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002870                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 17320.133449                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17320.133449                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1189409                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1189409                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         8000                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         8000                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     98233500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     98233500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1197409                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1197409                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.006681                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.006681                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 12279.187500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12279.187500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         7879                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         7879                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     90613500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     90613500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.006580                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.006580                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 11500.634598                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11500.634598                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      6038000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      6038000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      5779000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      5779000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       207663                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         207663                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       684191                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       684191                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  66396969664                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  66396969664                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       891854                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       891854                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.767156                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.767156                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 97044.494394                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 97044.494394                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            5                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       684186                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       684186                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  65712778664                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  65712778664                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.767150                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.767150                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 96045.196283                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 96045.196283                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.625583                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44027656                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7451156                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.908836                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.625583                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.988299                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988299                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        106010642                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       106010642                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 409343673500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25897533                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           34                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12087049                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23693525                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        46055336                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           27773                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         31621                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          59394                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          862                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          862                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4269770                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4269773                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        225012                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25672555                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           33                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       257566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22246528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       139881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22295252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       137736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     22287872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       139842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     22772763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              90277440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     10989248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    946771584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      5968256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    948835008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      5876736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    948518272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      5966592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    969154368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3842080064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        52013725                       # Total snoops (count)
system.tol2bus.snoopTraffic                 378641600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         82039654                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.377255                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.577622                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53950833     65.76%     65.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26297426     32.05%     97.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 840313      1.02%     98.84% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 832532      1.01%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 118548      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           82039654                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        60150431550                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       11198600609                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          70830076                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       11441568960                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          71840634                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11175424200                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         129927563                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11202130458                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          71951462                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
