

================================================================
== Vitis HLS Report for 'funcA'
================================================================
* Date:           Thu Oct 13 09:29:16 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.843 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       50|       51|  0.250 us|  0.255 us|   50|   50|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop0   |       50|       50|         2|          1|          1|    50|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecIn, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.38ns)   --->   "%br_ln34 = br void %for.inc.split" [diamond.cpp:34]   --->   Operation 5 'br' 'br_ln34' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.30>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i1 = phi i7 0, void %entry, i7 %i, void %for.inc.split, i7 0, void %for.end"   --->   Operation 6 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i7 %i1" [diamond.cpp:34]   --->   Operation 7 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%vecIn_addr = getelementptr i8 %vecIn, i64 0, i64 %zext_ln34" [diamond.cpp:38]   --->   Operation 8 'getelementptr' 'vecIn_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [2/2] (0.56ns)   --->   "%vecIn_load = load i7 %vecIn_addr" [diamond.cpp:38]   --->   Operation 9 'load' 'vecIn_load' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%or_ln34 = or i7 %i1, i7 1" [diamond.cpp:34]   --->   Operation 10 'or' 'or_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i7 %or_ln34" [diamond.cpp:38]   --->   Operation 11 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%vecIn_addr_1 = getelementptr i8 %vecIn, i64 0, i64 %zext_ln38" [diamond.cpp:38]   --->   Operation 12 'getelementptr' 'vecIn_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (0.56ns)   --->   "%vecIn_load_1 = load i7 %vecIn_addr_1" [diamond.cpp:38]   --->   Operation 13 'load' 'vecIn_load_1' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_2 : Operation 14 [1/1] (0.70ns)   --->   "%i = add i7 %i1, i7 2" [diamond.cpp:34]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.59ns)   --->   "%icmp_ln34 = icmp_ult  i7 %i, i7 100" [diamond.cpp:34]   --->   Operation 15 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.end, void %for.inc.split" [diamond.cpp:34]   --->   Operation 16 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc.split" [diamond.cpp:42]   --->   Operation 17 'br' 'br_ln42' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [diamond.cpp:36]   --->   Operation 19 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [diamond.cpp:34]   --->   Operation 20 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.56ns)   --->   "%vecIn_load = load i7 %vecIn_addr" [diamond.cpp:38]   --->   Operation 21 'load' 'vecIn_load' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%shl_ln38 = shl i8 %vecIn_load, i8 2" [diamond.cpp:38]   --->   Operation 22 'shl' 'shl_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.70ns) (out node of the LUT)   --->   "%t = sub i8 %shl_ln38, i8 %vecIn_load" [diamond.cpp:38]   --->   Operation 23 'sub' 't' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i8 %t" [diamond.cpp:38]   --->   Operation 24 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%out1_addr = getelementptr i8 %out1, i64 0, i64 %zext_ln34" [diamond.cpp:39]   --->   Operation 25 'getelementptr' 'out1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.56ns)   --->   "%store_ln39 = store i8 %t, i7 %out1_addr" [diamond.cpp:39]   --->   Operation 26 'store' 'store_ln39' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%out2_addr = getelementptr i6 %out2, i64 0, i64 %zext_ln34" [diamond.cpp:40]   --->   Operation 27 'getelementptr' 'out2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.56ns)   --->   "%store_ln40 = store i6 %trunc_ln38, i7 %out2_addr" [diamond.cpp:40]   --->   Operation 28 'store' 'store_ln40' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 100> <RAM>
ST_3 : Operation 29 [1/2] (0.56ns)   --->   "%vecIn_load_1 = load i7 %vecIn_addr_1" [diamond.cpp:38]   --->   Operation 29 'load' 'vecIn_load_1' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%shl_ln38_1 = shl i8 %vecIn_load_1, i8 2" [diamond.cpp:38]   --->   Operation 30 'shl' 'shl_ln38_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.70ns) (out node of the LUT)   --->   "%t_1 = sub i8 %shl_ln38_1, i8 %vecIn_load_1" [diamond.cpp:38]   --->   Operation 31 'sub' 't_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = trunc i8 %t_1" [diamond.cpp:38]   --->   Operation 32 'trunc' 'trunc_ln38_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%out1_addr_1 = getelementptr i8 %out1, i64 0, i64 %zext_ln38" [diamond.cpp:39]   --->   Operation 33 'getelementptr' 'out1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.56ns)   --->   "%store_ln39 = store i8 %t_1, i7 %out1_addr_1" [diamond.cpp:39]   --->   Operation 34 'store' 'store_ln39' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%out2_addr_1 = getelementptr i6 %out2, i64 0, i64 %zext_ln38" [diamond.cpp:40]   --->   Operation 35 'getelementptr' 'out2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.56ns)   --->   "%store_ln40 = store i6 %trunc_ln38_1, i7 %out2_addr_1" [diamond.cpp:40]   --->   Operation 36 'store' 'store_ln40' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 100> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%return_ln42 = return void @_ssdm_op_Return" [diamond.cpp:42]   --->   Operation 37 'return' 'return_ln42' <Predicate = (!icmp_ln34)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vecIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000]
br_ln34           (br               ) [ 0111]
i1                (phi              ) [ 0011]
zext_ln34         (zext             ) [ 0011]
vecIn_addr        (getelementptr    ) [ 0011]
or_ln34           (or               ) [ 0000]
zext_ln38         (zext             ) [ 0011]
vecIn_addr_1      (getelementptr    ) [ 0011]
i                 (add              ) [ 0111]
icmp_ln34         (icmp             ) [ 0011]
br_ln34           (br               ) [ 0111]
br_ln42           (br               ) [ 0111]
empty             (speclooptripcount) [ 0000]
specpipeline_ln36 (specpipeline     ) [ 0000]
specloopname_ln34 (specloopname     ) [ 0000]
vecIn_load        (load             ) [ 0000]
shl_ln38          (shl              ) [ 0000]
t                 (sub              ) [ 0000]
trunc_ln38        (trunc            ) [ 0000]
out1_addr         (getelementptr    ) [ 0000]
store_ln39        (store            ) [ 0000]
out2_addr         (getelementptr    ) [ 0000]
store_ln40        (store            ) [ 0000]
vecIn_load_1      (load             ) [ 0000]
shl_ln38_1        (shl              ) [ 0000]
t_1               (sub              ) [ 0000]
trunc_ln38_1      (trunc            ) [ 0000]
out1_addr_1       (getelementptr    ) [ 0000]
store_ln39        (store            ) [ 0000]
out2_addr_1       (getelementptr    ) [ 0000]
store_ln40        (store            ) [ 0000]
return_ln42       (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vecIn">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vecIn"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="vecIn_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="7" slack="0"/>
<pin id="42" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vecIn_addr/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="7" slack="0"/>
<pin id="47" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="0" slack="0"/>
<pin id="50" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="51" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="52" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="8" slack="0"/>
<pin id="53" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vecIn_load/2 vecIn_load_1/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="vecIn_addr_1_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="7" slack="0"/>
<pin id="59" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vecIn_addr_1/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="out1_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="7" slack="1"/>
<pin id="67" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out1_addr/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="0" slack="0"/>
<pin id="75" dir="0" index="4" bw="7" slack="0"/>
<pin id="76" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="77" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="78" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 store_ln39/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="out2_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="7" slack="1"/>
<pin id="84" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out2_addr/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="0"/>
<pin id="89" dir="0" index="1" bw="6" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="7" slack="0"/>
<pin id="93" dir="0" index="5" bw="6" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="6" slack="2147483647"/>
<pin id="95" dir="1" index="7" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 store_ln40/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="out1_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="7" slack="1"/>
<pin id="101" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out1_addr_1/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="out2_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="7" slack="1"/>
<pin id="109" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out2_addr_1/3 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i1_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="1"/>
<pin id="115" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="i1_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="7" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="4" bw="1" slack="0"/>
<pin id="123" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="6" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln34_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="or_ln34_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln38_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln34_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="0" index="1" bw="7" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="shl_ln38_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln38/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="t_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="trunc_ln38_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="shl_ln38_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="3" slack="0"/>
<pin id="176" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln38_1/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="t_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_1/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln38_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38_1/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="return_ln42_fu_191">
<pin_list>
<pin id="192" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln42/3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="zext_ln34_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="199" class="1005" name="vecIn_addr_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="1"/>
<pin id="201" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vecIn_addr "/>
</bind>
</comp>

<comp id="204" class="1005" name="zext_ln38_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln38 "/>
</bind>
</comp>

<comp id="210" class="1005" name="vecIn_addr_1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="1"/>
<pin id="212" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vecIn_addr_1 "/>
</bind>
</comp>

<comp id="215" class="1005" name="i_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="220" class="1005" name="icmp_ln34_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="18" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="54"><net_src comp="38" pin="3"/><net_sink comp="45" pin=2"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="62"><net_src comp="55" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="79"><net_src comp="63" pin="3"/><net_sink comp="70" pin=2"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="96"><net_src comp="80" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="97" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="105" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="117" pin=4"/></net>

<net id="130"><net_src comp="117" pin="6"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="136"><net_src comp="117" pin="6"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="147"><net_src comp="117" pin="6"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="143" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="45" pin="7"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="45" pin="7"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="161" pin="2"/><net_sink comp="70" pin=4"/></net>

<net id="171"><net_src comp="161" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="87" pin=4"/></net>

<net id="177"><net_src comp="45" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="45" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="179" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="189"><net_src comp="179" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="196"><net_src comp="127" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="202"><net_src comp="38" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="207"><net_src comp="138" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="213"><net_src comp="55" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="218"><net_src comp="143" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="223"><net_src comp="149" pin="2"/><net_sink comp="220" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out1 | {3 }
	Port: out2 | {3 }
 - Input state : 
	Port: funcA : vecIn | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln34 : 1
		vecIn_addr : 2
		vecIn_load : 3
		or_ln34 : 1
		zext_ln38 : 1
		vecIn_addr_1 : 2
		vecIn_load_1 : 3
		i : 1
		icmp_ln34 : 2
		br_ln34 : 3
	State 3
		shl_ln38 : 1
		t : 1
		trunc_ln38 : 2
		store_ln39 : 2
		store_ln40 : 3
		shl_ln38_1 : 1
		t_1 : 1
		trunc_ln38_1 : 2
		store_ln39 : 2
		store_ln40 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    sub   |       t_fu_161      |    0    |    15   |
|          |      t_1_fu_179     |    0    |    15   |
|----------|---------------------|---------|---------|
|    add   |       i_fu_143      |    0    |    14   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln34_fu_149  |    0    |    10   |
|----------|---------------------|---------|---------|
|   zext   |   zext_ln34_fu_127  |    0    |    0    |
|          |   zext_ln38_fu_138  |    0    |    0    |
|----------|---------------------|---------|---------|
|    or    |    or_ln34_fu_132   |    0    |    0    |
|----------|---------------------|---------|---------|
|    shl   |   shl_ln38_fu_155   |    0    |    0    |
|          |  shl_ln38_1_fu_173  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln38_fu_168  |    0    |    0    |
|          | trunc_ln38_1_fu_186 |    0    |    0    |
|----------|---------------------|---------|---------|
|  return  |  return_ln42_fu_191 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    54   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i1_reg_113     |    7   |
|      i_reg_215     |    7   |
|  icmp_ln34_reg_220 |    1   |
|vecIn_addr_1_reg_210|    7   |
| vecIn_addr_reg_199 |    7   |
|  zext_ln34_reg_193 |   64   |
|  zext_ln38_reg_204 |   64   |
+--------------------+--------+
|        Total       |   157  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_45 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   54   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   157  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   157  |   72   |
+-----------+--------+--------+--------+
