<dec f='codebrowser/include/hw/pci/pcie_aer.h' l='50' type='PCIEAERErr *'/>
<offset>64</offset>
<doc f='codebrowser/include/hw/pci/pcie_aer.h' l='49'>/* Error log. log_max-sized array */</doc>
<use f='codebrowser/hw/pci/pcie_aer.c' l='88' u='r' c='aer_log_add_err'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='96' u='r' c='aer_log_del_err'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='98' u='r' c='aer_log_del_err'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='98' u='r' c='aer_log_del_err'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='120' u='w' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='120' u='r' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='174' u='r' c='pcie_aer_exit'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='185' u='r' c='pcie_aer_update_uncor_status'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='818' u='r'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='818' u='r'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='818' u='r'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='818' u='r'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='818' u='r'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='818' u='r'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='818' u='r'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='818' u='r'/>
