{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617271673202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617271673203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 14:37:52 2021 " "Processing started: Thu Apr 01 14:37:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617271673203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1617271673203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BRGCKT -c BRGCKT " "Command: quartus_sta BRGCKT -c BRGCKT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1617271673203 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1617271673335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1617271673528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1617271673528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617271673582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617271673582 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1617271673737 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BRGCKT.sdc " "Synopsys Design Constraints File file not found: 'BRGCKT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1617271673833 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1617271673833 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BRGCLK BRGCLK " "create_clock -period 1.000 -name BRGCLK BRGCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1617271673834 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter_preset counter_preset " "create_clock -period 1.000 -name counter_preset counter_preset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1617271673834 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617271673834 ""}
{ "Warning" "WSTA_SCC_LOOP" "33 " "Found combinational loop of 33 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|MSB\|27\|combout " "Node \"inst2\|MSB\|27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst6\|4\|datac " "Node \"inst2\|inst6\|4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|inst6\|4\|combout " "Node \"inst2\|inst6\|4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|MSB\|23~2\|datab " "Node \"inst2\|MSB\|23~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|MSB\|23~2\|combout " "Node \"inst2\|MSB\|23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|MSB\|27\|dataa " "Node \"inst2\|MSB\|27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|MSB\|24~2\|dataa " "Node \"inst2\|MSB\|24~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|MSB\|24~2\|combout " "Node \"inst2\|MSB\|24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|MSB\|21\|dataa " "Node \"inst2\|MSB\|21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|MSB\|21\|combout " "Node \"inst2\|MSB\|21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|MSB\|27\|datac " "Node \"inst2\|MSB\|27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|MSB\|25~2\|dataa " "Node \"inst2\|MSB\|25~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|MSB\|25~2\|combout " "Node \"inst2\|MSB\|25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|MSB\|21\|datac " "Node \"inst2\|MSB\|21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|MSB\|26~2\|dataa " "Node \"inst2\|MSB\|26~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|MSB\|26~2\|combout " "Node \"inst2\|MSB\|26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|MSB\|21\|datad " "Node \"inst2\|MSB\|21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|LSB\|23~2\|dataa " "Node \"inst2\|LSB\|23~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|LSB\|23~2\|combout " "Node \"inst2\|LSB\|23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|LSB\|27\|datac " "Node \"inst2\|LSB\|27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|LSB\|27\|combout " "Node \"inst2\|LSB\|27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|MSB\|21\|datab " "Node \"inst2\|MSB\|21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|LSB\|24~2\|dataa " "Node \"inst2\|LSB\|24~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|LSB\|24~2\|combout " "Node \"inst2\|LSB\|24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|LSB\|21\|datac " "Node \"inst2\|LSB\|21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|LSB\|21\|combout " "Node \"inst2\|LSB\|21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|LSB\|27\|datad " "Node \"inst2\|LSB\|27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|LSB\|25~2\|datab " "Node \"inst2\|LSB\|25~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|LSB\|25~2\|combout " "Node \"inst2\|LSB\|25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|LSB\|21\|datab " "Node \"inst2\|LSB\|21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|LSB\|26~2\|datab " "Node \"inst2\|LSB\|26~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|LSB\|26~2\|combout " "Node \"inst2\|LSB\|26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|LSB\|21\|dataa " "Node \"inst2\|LSB\|21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617271673837 ""}  } { { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 960 584 648 1064 "27" "" } } } } { "7408.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/7408.bdf" { { 160 296 360 200 "4" "" } } } } { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } } { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } } { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 840 384 448 912 "21" "" } } } } { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } } { "74193.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1617271673837 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst2\|LSB\|21\|datad  to: inst2\|LSB\|26~2\|combout " "From: inst2\|LSB\|21\|datad  to: inst2\|LSB\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1617271673850 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst2\|inst6\|4\|datad  to: inst2\|LSB\|26~2\|combout " "From: inst2\|inst6\|4\|datad  to: inst2\|LSB\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1617271673850 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1617271673850 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1617271673850 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617271673851 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1617271673851 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1617271673937 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1617271674002 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1617271674002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.320 " "Worst-case setup slack is -14.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.320            -142.479 BRGCLK  " "  -14.320            -142.479 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.457             -96.192 counter_preset  " "  -12.457             -96.192 counter_preset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617271674019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.711 " "Worst-case hold slack is -2.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.711             -22.636 BRGCLK  " "   -2.711             -22.636 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.918              -7.967 counter_preset  " "   -1.918              -7.967 counter_preset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617271674048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -12.410 " "Worst-case recovery slack is -12.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.410             -91.146 BRGCLK  " "  -12.410             -91.146 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.765             -65.684 counter_preset  " "   -9.765             -65.684 counter_preset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617271674068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.018 " "Worst-case removal slack is -4.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.018             -14.363 BRGCLK  " "   -4.018             -14.363 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.523             -11.041 counter_preset  " "   -2.523             -11.041 counter_preset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617271674083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.516 BRGCLK  " "   -3.000             -64.516 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.917 counter_preset  " "   -3.000             -18.917 counter_preset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617271674140 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1617271674317 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1617271674337 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1617271674533 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst2\|LSB\|21\|datad  to: inst2\|LSB\|26~2\|combout " "From: inst2\|LSB\|21\|datad  to: inst2\|LSB\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1617271674628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst2\|inst6\|4\|datad  to: inst2\|LSB\|26~2\|combout " "From: inst2\|inst6\|4\|datad  to: inst2\|LSB\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1617271674628 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1617271674628 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617271674629 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1617271674651 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1617271674651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.592 " "Worst-case setup slack is -12.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.592            -120.238 BRGCLK  " "  -12.592            -120.238 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.935             -84.017 counter_preset  " "  -10.935             -84.017 counter_preset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617271674662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.387 " "Worst-case hold slack is -2.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.387             -20.171 BRGCLK  " "   -2.387             -20.171 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.730              -7.307 counter_preset  " "   -1.730              -7.307 counter_preset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617271674679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.652 " "Worst-case recovery slack is -10.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.652             -76.912 BRGCLK  " "  -10.652             -76.912 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.333             -55.961 counter_preset  " "   -8.333             -55.961 counter_preset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617271674695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.609 " "Worst-case removal slack is -3.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.609             -13.028 BRGCLK  " "   -3.609             -13.028 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.248              -9.975 counter_preset  " "   -2.248              -9.975 counter_preset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617271674711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.844 BRGCLK  " "   -3.000             -55.844 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.448 counter_preset  " "   -3.000             -16.448 counter_preset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271674723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617271674723 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1617271674983 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst2\|LSB\|21\|datad  to: inst2\|LSB\|26~2\|combout " "From: inst2\|LSB\|21\|datad  to: inst2\|LSB\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1617271675123 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst2\|inst6\|4\|datad  to: inst2\|LSB\|26~2\|combout " "From: inst2\|inst6\|4\|datad  to: inst2\|LSB\|26~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1617271675123 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1617271675123 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617271675124 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1617271675128 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1617271675128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.717 " "Worst-case setup slack is -6.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.717             -54.969 BRGCLK  " "   -6.717             -54.969 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.897             -41.081 counter_preset  " "   -5.897             -41.081 counter_preset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617271675178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.260 " "Worst-case hold slack is -1.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.260             -10.329 BRGCLK  " "   -1.260             -10.329 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.799              -2.769 counter_preset  " "   -0.799              -2.769 counter_preset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617271675245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.664 " "Worst-case recovery slack is -5.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.664             -41.257 BRGCLK  " "   -5.664             -41.257 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.515             -29.007 counter_preset  " "   -4.515             -29.007 counter_preset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617271675358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.747 " "Worst-case removal slack is -1.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.747              -6.167 BRGCLK  " "   -1.747              -6.167 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.053              -4.444 counter_preset  " "   -1.053              -4.444 counter_preset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617271675380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.912 BRGCLK  " "   -3.000             -46.912 BRGCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.489 counter_preset  " "   -3.000             -14.489 counter_preset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617271675393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617271675393 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1617271676226 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1617271676227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 40 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617271676418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 14:37:56 2021 " "Processing ended: Thu Apr 01 14:37:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617271676418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617271676418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617271676418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1617271676418 ""}
