Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Dec 02 22:28:57 2016
| Host         : DESKTOP-DTLTLR3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Fourier_Func_Gen_timing_summary_routed.rpt -rpx Fourier_Func_Gen_timing_summary_routed.rpx
| Design       : Fourier_Func_Gen
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: Display_Clk_Gen/Toggle_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Main_Clk_Gen/Toggle_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.637        0.000                      0                  130        0.212        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.637        0.000                      0                  130        0.212        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 Main_Clk_Gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Clk_Gen/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 2.108ns (35.913%)  route 3.762ns (64.087%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  Main_Clk_Gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  Main_Clk_Gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.627     6.234    Main_Clk_Gen/counter_reg[5]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.871 r  Main_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.871    Main_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.988 r  Main_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.988    Main_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  Main_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.105    Main_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  Main_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.222    Main_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.461 f  Main_Clk_Gen/counter_reg[0]_i_18/O[2]
                         net (fo=1, routed)           1.113     8.574    Main_Clk_Gen/counter_reg[0]_i_18_n_5
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.301     8.875 r  Main_Clk_Gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.777     9.652    Main_Clk_Gen/counter[0]_i_7_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.776 r  Main_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.244    11.020    Main_Clk_Gen/clear
    SLICE_X61Y21         FDRE                                         r  Main_Clk_Gen/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.506    14.847    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  Main_Clk_Gen/counter_reg[24]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDRE (Setup_fdre_C_R)       -0.429    14.657    Main_Clk_Gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 Main_Clk_Gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Clk_Gen/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 2.108ns (35.913%)  route 3.762ns (64.087%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  Main_Clk_Gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  Main_Clk_Gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.627     6.234    Main_Clk_Gen/counter_reg[5]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.871 r  Main_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.871    Main_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.988 r  Main_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.988    Main_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  Main_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.105    Main_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  Main_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.222    Main_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.461 f  Main_Clk_Gen/counter_reg[0]_i_18/O[2]
                         net (fo=1, routed)           1.113     8.574    Main_Clk_Gen/counter_reg[0]_i_18_n_5
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.301     8.875 r  Main_Clk_Gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.777     9.652    Main_Clk_Gen/counter[0]_i_7_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.776 r  Main_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.244    11.020    Main_Clk_Gen/clear
    SLICE_X61Y21         FDRE                                         r  Main_Clk_Gen/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.506    14.847    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  Main_Clk_Gen/counter_reg[25]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDRE (Setup_fdre_C_R)       -0.429    14.657    Main_Clk_Gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 Main_Clk_Gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Clk_Gen/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 2.108ns (35.913%)  route 3.762ns (64.087%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  Main_Clk_Gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  Main_Clk_Gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.627     6.234    Main_Clk_Gen/counter_reg[5]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.871 r  Main_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.871    Main_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.988 r  Main_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.988    Main_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  Main_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.105    Main_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  Main_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.222    Main_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.461 f  Main_Clk_Gen/counter_reg[0]_i_18/O[2]
                         net (fo=1, routed)           1.113     8.574    Main_Clk_Gen/counter_reg[0]_i_18_n_5
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.301     8.875 r  Main_Clk_Gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.777     9.652    Main_Clk_Gen/counter[0]_i_7_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.776 r  Main_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.244    11.020    Main_Clk_Gen/clear
    SLICE_X61Y21         FDRE                                         r  Main_Clk_Gen/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.506    14.847    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  Main_Clk_Gen/counter_reg[26]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDRE (Setup_fdre_C_R)       -0.429    14.657    Main_Clk_Gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 Main_Clk_Gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Clk_Gen/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 2.108ns (35.913%)  route 3.762ns (64.087%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  Main_Clk_Gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  Main_Clk_Gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.627     6.234    Main_Clk_Gen/counter_reg[5]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.871 r  Main_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.871    Main_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.988 r  Main_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.988    Main_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  Main_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.105    Main_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  Main_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.222    Main_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.461 f  Main_Clk_Gen/counter_reg[0]_i_18/O[2]
                         net (fo=1, routed)           1.113     8.574    Main_Clk_Gen/counter_reg[0]_i_18_n_5
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.301     8.875 r  Main_Clk_Gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.777     9.652    Main_Clk_Gen/counter[0]_i_7_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.776 r  Main_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.244    11.020    Main_Clk_Gen/clear
    SLICE_X61Y21         FDRE                                         r  Main_Clk_Gen/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.506    14.847    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  Main_Clk_Gen/counter_reg[27]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDRE (Setup_fdre_C_R)       -0.429    14.657    Main_Clk_Gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 Main_Clk_Gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Clk_Gen/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 2.108ns (36.780%)  route 3.623ns (63.220%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  Main_Clk_Gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  Main_Clk_Gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.627     6.234    Main_Clk_Gen/counter_reg[5]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.871 r  Main_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.871    Main_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.988 r  Main_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.988    Main_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  Main_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.105    Main_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  Main_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.222    Main_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.461 f  Main_Clk_Gen/counter_reg[0]_i_18/O[2]
                         net (fo=1, routed)           1.113     8.574    Main_Clk_Gen/counter_reg[0]_i_18_n_5
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.301     8.875 r  Main_Clk_Gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.777     9.652    Main_Clk_Gen/counter[0]_i_7_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.776 r  Main_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.106    10.882    Main_Clk_Gen/clear
    SLICE_X61Y20         FDRE                                         r  Main_Clk_Gen/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.507    14.848    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  Main_Clk_Gen/counter_reg[20]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429    14.658    Main_Clk_Gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 Main_Clk_Gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Clk_Gen/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 2.108ns (36.780%)  route 3.623ns (63.220%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  Main_Clk_Gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  Main_Clk_Gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.627     6.234    Main_Clk_Gen/counter_reg[5]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.871 r  Main_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.871    Main_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.988 r  Main_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.988    Main_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  Main_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.105    Main_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  Main_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.222    Main_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.461 f  Main_Clk_Gen/counter_reg[0]_i_18/O[2]
                         net (fo=1, routed)           1.113     8.574    Main_Clk_Gen/counter_reg[0]_i_18_n_5
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.301     8.875 r  Main_Clk_Gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.777     9.652    Main_Clk_Gen/counter[0]_i_7_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.776 r  Main_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.106    10.882    Main_Clk_Gen/clear
    SLICE_X61Y20         FDRE                                         r  Main_Clk_Gen/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.507    14.848    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  Main_Clk_Gen/counter_reg[21]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429    14.658    Main_Clk_Gen/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 Main_Clk_Gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Clk_Gen/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 2.108ns (36.780%)  route 3.623ns (63.220%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  Main_Clk_Gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  Main_Clk_Gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.627     6.234    Main_Clk_Gen/counter_reg[5]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.871 r  Main_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.871    Main_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.988 r  Main_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.988    Main_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  Main_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.105    Main_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  Main_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.222    Main_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.461 f  Main_Clk_Gen/counter_reg[0]_i_18/O[2]
                         net (fo=1, routed)           1.113     8.574    Main_Clk_Gen/counter_reg[0]_i_18_n_5
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.301     8.875 r  Main_Clk_Gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.777     9.652    Main_Clk_Gen/counter[0]_i_7_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.776 r  Main_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.106    10.882    Main_Clk_Gen/clear
    SLICE_X61Y20         FDRE                                         r  Main_Clk_Gen/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.507    14.848    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  Main_Clk_Gen/counter_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429    14.658    Main_Clk_Gen/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 Main_Clk_Gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Clk_Gen/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 2.108ns (36.780%)  route 3.623ns (63.220%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  Main_Clk_Gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  Main_Clk_Gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.627     6.234    Main_Clk_Gen/counter_reg[5]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.871 r  Main_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.871    Main_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.988 r  Main_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.988    Main_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  Main_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.105    Main_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  Main_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.222    Main_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.461 f  Main_Clk_Gen/counter_reg[0]_i_18/O[2]
                         net (fo=1, routed)           1.113     8.574    Main_Clk_Gen/counter_reg[0]_i_18_n_5
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.301     8.875 r  Main_Clk_Gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.777     9.652    Main_Clk_Gen/counter[0]_i_7_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.776 r  Main_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.106    10.882    Main_Clk_Gen/clear
    SLICE_X61Y20         FDRE                                         r  Main_Clk_Gen/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.507    14.848    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  Main_Clk_Gen/counter_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429    14.658    Main_Clk_Gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 Main_Clk_Gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Clk_Gen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 2.108ns (36.910%)  route 3.603ns (63.090%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  Main_Clk_Gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  Main_Clk_Gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.627     6.234    Main_Clk_Gen/counter_reg[5]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.871 r  Main_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.871    Main_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.988 r  Main_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.988    Main_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  Main_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.105    Main_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  Main_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.222    Main_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.461 f  Main_Clk_Gen/counter_reg[0]_i_18/O[2]
                         net (fo=1, routed)           1.113     8.574    Main_Clk_Gen/counter_reg[0]_i_18_n_5
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.301     8.875 r  Main_Clk_Gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.777     9.652    Main_Clk_Gen/counter[0]_i_7_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.776 r  Main_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.085    10.861    Main_Clk_Gen/clear
    SLICE_X61Y22         FDRE                                         r  Main_Clk_Gen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.845    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  Main_Clk_Gen/counter_reg[28]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDRE (Setup_fdre_C_R)       -0.429    14.655    Main_Clk_Gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  3.794    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 Main_Clk_Gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Clk_Gen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 2.108ns (36.910%)  route 3.603ns (63.090%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.629     5.150    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  Main_Clk_Gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  Main_Clk_Gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.627     6.234    Main_Clk_Gen/counter_reg[5]
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.871 r  Main_Clk_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.871    Main_Clk_Gen/counter_reg[0]_i_14_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.988 r  Main_Clk_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.988    Main_Clk_Gen/counter_reg[0]_i_15_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.105 r  Main_Clk_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.105    Main_Clk_Gen/counter_reg[0]_i_16_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.222 r  Main_Clk_Gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.222    Main_Clk_Gen/counter_reg[0]_i_17_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.461 f  Main_Clk_Gen/counter_reg[0]_i_18/O[2]
                         net (fo=1, routed)           1.113     8.574    Main_Clk_Gen/counter_reg[0]_i_18_n_5
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.301     8.875 r  Main_Clk_Gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.777     9.652    Main_Clk_Gen/counter[0]_i_7_n_0
    SLICE_X59Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.776 r  Main_Clk_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.085    10.861    Main_Clk_Gen/clear
    SLICE_X61Y22         FDRE                                         r  Main_Clk_Gen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    14.845    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  Main_Clk_Gen/counter_reg[29]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDRE (Setup_fdre_C_R)       -0.429    14.655    Main_Clk_Gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  3.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Main_Clk_Gen/Toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Clk_Gen/Toggle_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.587     1.470    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  Main_Clk_Gen/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Main_Clk_Gen/Toggle_reg/Q
                         net (fo=7, routed)           0.117     1.728    Main_Clk_Gen/CLK
    SLICE_X59Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.773 r  Main_Clk_Gen/Toggle_i_1/O
                         net (fo=1, routed)           0.000     1.773    Main_Clk_Gen/Toggle_i_1_n_0
    SLICE_X59Y18         FDRE                                         r  Main_Clk_Gen/Toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.855     1.982    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  Main_Clk_Gen/Toggle_reg/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.091     1.561    Main_Clk_Gen/Toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Main_Clk_Gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Clk_Gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.584     1.467    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  Main_Clk_Gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Main_Clk_Gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.727    Main_Clk_Gen/counter_reg[27]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  Main_Clk_Gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    Main_Clk_Gen/counter_reg[24]_i_1_n_4
    SLICE_X61Y21         FDRE                                         r  Main_Clk_Gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.852     1.979    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  Main_Clk_Gen/counter_reg[27]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.105     1.572    Main_Clk_Gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Main_Clk_Gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Clk_Gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.589     1.472    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  Main_Clk_Gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Main_Clk_Gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.732    Main_Clk_Gen/counter_reg[7]
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  Main_Clk_Gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    Main_Clk_Gen/counter_reg[4]_i_1_n_4
    SLICE_X61Y16         FDRE                                         r  Main_Clk_Gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.857     1.984    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  Main_Clk_Gen/counter_reg[7]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.105     1.577    Main_Clk_Gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Main_Clk_Gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Clk_Gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.584     1.467    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  Main_Clk_Gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Main_Clk_Gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.727    Main_Clk_Gen/counter_reg[31]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  Main_Clk_Gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    Main_Clk_Gen/counter_reg[28]_i_1_n_4
    SLICE_X61Y22         FDRE                                         r  Main_Clk_Gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.851     1.978    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  Main_Clk_Gen/counter_reg[31]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    Main_Clk_Gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Display_Clk_Gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Clk_Gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.588     1.471    Display_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  Display_Clk_Gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Display_Clk_Gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.731    Display_Clk_Gen/counter_reg[15]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  Display_Clk_Gen/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.839    Display_Clk_Gen/counter_reg[12]_i_1__0_n_4
    SLICE_X63Y18         FDRE                                         r  Display_Clk_Gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.857     1.984    Display_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  Display_Clk_Gen/counter_reg[15]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    Display_Clk_Gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Display_Clk_Gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Clk_Gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.587     1.470    Display_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  Display_Clk_Gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Display_Clk_Gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.730    Display_Clk_Gen/counter_reg[19]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  Display_Clk_Gen/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.838    Display_Clk_Gen/counter_reg[16]_i_1__0_n_4
    SLICE_X63Y19         FDRE                                         r  Display_Clk_Gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.856     1.983    Display_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  Display_Clk_Gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    Display_Clk_Gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Display_Clk_Gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Clk_Gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    Display_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  Display_Clk_Gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Display_Clk_Gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.728    Display_Clk_Gen/counter_reg[27]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  Display_Clk_Gen/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.836    Display_Clk_Gen/counter_reg[24]_i_1__0_n_4
    SLICE_X63Y21         FDRE                                         r  Display_Clk_Gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.854     1.981    Display_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  Display_Clk_Gen/counter_reg[27]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    Display_Clk_Gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Display_Clk_Gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Clk_Gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    Display_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  Display_Clk_Gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Display_Clk_Gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.728    Display_Clk_Gen/counter_reg[31]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  Display_Clk_Gen/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.836    Display_Clk_Gen/counter_reg[28]_i_1__0_n_4
    SLICE_X63Y22         FDRE                                         r  Display_Clk_Gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.853     1.980    Display_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  Display_Clk_Gen/counter_reg[31]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    Display_Clk_Gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Display_Clk_Gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_Clk_Gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.590     1.473    Display_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  Display_Clk_Gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Display_Clk_Gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.733    Display_Clk_Gen/counter_reg[7]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  Display_Clk_Gen/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.841    Display_Clk_Gen/counter_reg[4]_i_1__0_n_4
    SLICE_X63Y16         FDRE                                         r  Display_Clk_Gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.859     1.986    Display_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  Display_Clk_Gen/counter_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    Display_Clk_Gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Main_Clk_Gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Main_Clk_Gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.588     1.471    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  Main_Clk_Gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Main_Clk_Gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.731    Main_Clk_Gen/counter_reg[11]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  Main_Clk_Gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    Main_Clk_Gen/counter_reg[8]_i_1_n_4
    SLICE_X61Y17         FDRE                                         r  Main_Clk_Gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.856     1.983    Main_Clk_Gen/Clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  Main_Clk_Gen/counter_reg[11]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    Main_Clk_Gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   Display_Clk_Gen/Toggle_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y15   Display_Clk_Gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y17   Display_Clk_Gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y17   Display_Clk_Gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   Display_Clk_Gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   Display_Clk_Gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   Display_Clk_Gen/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   Display_Clk_Gen/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   Display_Clk_Gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   Main_Clk_Gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   Main_Clk_Gen/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   Main_Clk_Gen/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   Main_Clk_Gen/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   Main_Clk_Gen/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   Main_Clk_Gen/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   Main_Clk_Gen/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   Main_Clk_Gen/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   Display_Clk_Gen/Toggle_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   Display_Clk_Gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   Display_Clk_Gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   Display_Clk_Gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   Display_Clk_Gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   Display_Clk_Gen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   Display_Clk_Gen/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   Display_Clk_Gen/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   Display_Clk_Gen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   Display_Clk_Gen/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   Display_Clk_Gen/counter_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   Display_Clk_Gen/counter_reg[3]/C



