// Seed: 3870936085
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  reg  id_6;
  reg  id_7;
  wire id_8;
  always id_6 <= #1 id_7;
endmodule
module module_1 (
    input wand id_0
    , id_18,
    input wire id_1,
    input wor id_2,
    input wand id_3,
    input tri id_4,
    input wand id_5,
    input wand id_6,
    input tri0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input uwire id_11,
    input wire id_12,
    output wand id_13,
    output supply1 id_14,
    input wor id_15,
    output wire id_16
);
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
