
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 256-bit Data Rate: 1600 MT/s

CPU 0 runs ../spec_cpu_traces/470.lbm-1274B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Heartbeat CPU 0 instructions: 10000003 cycles: 3765366 heartbeat IPC: 2.65579 cumulative IPC: 2.65579 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7526304 heartbeat IPC: 2.65891 cumulative IPC: 2.65735 (Simulation time: 0 hr 0 min 25 sec) 

Warmup complete CPU 0 instructions: 25000003 cycles: 9411108 (Simulation time: 0 hr 0 min 31 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 18013880 heartbeat IPC: 0.953509 cumulative IPC: 0.581208 (Simulation time: 0 hr 0 min 38 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 35264372 heartbeat IPC: 0.579693 cumulative IPC: 0.580197 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 52537507 heartbeat IPC: 0.578934 cumulative IPC: 0.579691 (Simulation time: 0 hr 1 min 9 sec) 
Finished CPU 0 instructions: 25000002 cycles: 43126400 cumulative IPC: 0.579691 (Simulation time: 0 hr 1 min 9 sec) 

CPU 0 Branch Prediction Accuracy: 99.396% MPKI: 0.0838

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.579691 instructions: 25000002 cycles: 43126400
L1D TOTAL     ACCESS:    4475900  HIT:    3323277  MISS:    1152623
L1D LOAD      ACCESS:    1965550  HIT:    1787902  MISS:     177648
L1D RFO       ACCESS:    2510350  HIT:    1535375  MISS:     974975
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    5838307  HIT:    5838307  MISS:          0
L1I LOAD      ACCESS:    5838307  HIT:    5838307  MISS:          0
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:    2127899  HIT:    1417349  MISS:     710550
LLC LOAD      ACCESS:     177648  HIT:         87  MISS:     177561
LLC RFO       ACCESS:     974975  HIT:     442094  MISS:     532881
LLC PREFETCH  ACCESS:         87  HIT:          0  MISS:         87
LLC WRITEBACK ACCESS:     975189  HIT:     975168  MISS:         21
LLC PREFETCH  REQUESTED:       4250  ISSUED:       2138  USEFUL:       1951  USELESS:          0
Major fault: 0 Minor fault: 11897

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


------------------------------------

=== CPU 0 Total Stats ===
* CPU 0 Total Accesses: 177648
* CPU 0 Total Misses: 177561
* CPU 0 Total Prefetches: 87
* CPU 0 Total Prefetch Hits: 87
* CPU 0 Total Non-useful Prefetches: 0
* CPU 0 Total Undecided Prefetches: 0

=== CPU 0 ROI Stats ===
* CPU 0 ROI Accesses: 177648
* CPU 0 ROI Misses: 177561
* CPU 0 ROI Prefetches: 87
* CPU 0 ROI Prefetch Hits: 87
* CPU 0 ROI Non-useful Prefetches: 0
* CPU 0 ROI Undecided Prefetches: 0

