$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 1 % en $end
  $var wire 7 & data_out [6:0] $end
  $scope module lfsr_7 $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 1 % en $end
   $var wire 7 & data_out [6:0] $end
   $var wire 7 ' sreg [6:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
1%
b0000000 &
b0000000 '
#1
1#
b0000001 &
b0000001 '
#2
0#
#3
1#
