/*
 * tegra194-soc-automotive.dtsi: Automotive based platform common SoC specific
 *				 DTSI file with required node enabled.
 *
 * Copyright (c) 2017, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

#include <tegra194-soc/tegra194-soc-base.dtsi>
#include <tegra194-soc/tegra194-cpus.dtsi>
#include <tegra194-soc/mods-simple-bus.dtsi>
#include <tegra194-soc/tegra194-soc-prod.dtsi>

/ {

	timer {
		status = "okay";
	};

	interrupt-controller@3881000 {
		status = "okay";
	};


	clock@0 {
	        status = "okay";
	};

	bpmp_reset@0 {
	        status = "okay";
	};

	bpmp {
	        status = "okay";
	};

	pinmux@2430000 {
		status = "okay";
	};

	/* Tegra main GPIO */
	gpio@2200000 {
		status = "okay";
	};

	/* Tegra AON GPIO */
	gpio@c2f0000 {
		status = "okay";
	};

	/* BPMP I2c for PMIC acess */
	bpmp_i2c {
		status = "okay";
	};

	efuse@3820000 {
		status = "okay";
		efuse-burn {
			status = "okay";
		};
	};

	kfuse@3830000 {
		status = "okay";
	};

	/* Wake irq support */
	tegra194-pm-irq {
		status = "okay";
	};

	i2c@3160000 { /* GEN1_I2C */
		status = "okay";
	};

	i2c@c240000 { /* GEN2_I2C */
		status = "okay";
	};

	i2c@3180000 { /* CAM_I2C */
		status = "okay";
	};

	i2c@3190000 { /* DP_AUX_CH1_I2C */
		status = "okay";
	};

	i2c@31b0000 { /* DP_AUX_CH0_I2C */
		status = "okay";
	};

	i2c@31c0000 { /* DP_AUX_CH2_I2C */
		status = "okay";
	};

	i2c@c250000 { /* GEN8_I2C */
		status = "okay";
	};

	i2c@31e0000 { /* DP_AUX_CH3_I2C */
		status = "okay";
	};

	spi@3270000 { /* QSPI0 */
		status = "okay";
		spiflash@0 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "s25fs512s";
			reg = <0>;
			spi-max-frequency = <204000000>;
			partition@0 {
				label = "Whole_flash0";
				reg = <0x00000000 0x4000000>;
			};
			controller-data {
				nvidia,x1-len-limit = <16>;
				nvidia,x1-bus-speed = <204000000>; /* In MHz */
				nvidia,x1-dymmy-cycle = <8>;
				nvidia,x4-bus-speed = <204000000>;
				nvidia,x4-dymmy-cycle = <8>;
				nvidia,ifddr-div2-sdr = <1>;
				nvidia,x4-is-ddr=<1>;
			};
		};
	};

	spi@3300000 { /* QSPI1 */
		status = "okay";
		spiflash@0 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "s25fs512s";
			reg = <0>;
			spi-max-frequency = <204000000>;
			partition@0 {
				label = "Whole_flash1";
				reg = <0x00000000 0x4000000>;
			};
			controller-data {
				nvidia,x1-len-limit = <16>;
				nvidia,x1-bus-speed = <204000000>; /* In MHz */
				nvidia,x1-dymmy-cycle = <8>;
				nvidia,x4-bus-speed = <204000000>;
				nvidia,x4-dymmy-cycle = <8>;
				nvidia,ifddr-div2-sdr = <1>;
				nvidia,x4-is-ddr=<1>;
			};
		};
	};

	/* SDMMC4 */
	sdhci@3460000 {
		nvidia,disable-rtpm;
	};

	/* SDMMC3 */
	sdhci@3440000 {
		nvidia,disable-rtpm;
	};

	/* SDMMC1 */
	sdhci@3400000 {
		nvidia,disable-rtpm;
	};

	/* L3 cache */
	tegra-cache {
		status = "okay";
	};
};
