Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : /ncsu/cadence2012/edi/tools/lib/libstdc++.so.6: version `GLIBCXX_3.4.9' not found (required by /ncsu/cadence2012/oa/lib/linux_rhel40_gcc44x_32/opt/liboaPlugIn.so)

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (32bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (32bit) 03/04/2010 09:23:40 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (32bit) Apr  8 2010 03:34:50 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Mon May  5 19:48:36 2014 (mem=46.5M) ---
--- Running on lib-33034.eos.ncsu.edu (x86_64 w/Linux 2.6.32-431.11.2.el6.x86_64) ---
This version was compiled on Mon Apr 26 12:41:13 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Sourcing tcl/tk file "run_place.tcl" ...
Reading config file - ./cortex_soc_init.enc.dat/cortex_soc.conf

Loading Lef file /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/ghuang2/gitrepo/proj2/pr/../../../../../../../../research/ece/wdavis/tech/nangate/NangateOpenCellLibrary_PDKv1_3_v2009_07/lef/NangateOpenCellLibrary.lef...
Set DBUPerIGU to M2 pitch 380.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Mon May  5 19:48:36 2014
viaInitial ends at Mon May  5 19:48:36 2014
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './cortex_soc_init.enc.dat/cortex_soc.v.gz'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 226.598M, initial mem = 46.484M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=226.6M) ***
Set top cell to cortex_soc.
Reading max timing library '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/ghuang2/gitrepo/proj2/pr/../../../../../../../../research/ece/wdavis/tech/nangate/NangateOpenCellLibrary_PDKv1_3_v2009_07/liberty/NangateOpenCellLibrary_fast_conditional_ecsm.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI222_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI222_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 128760) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for hold_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 128786) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for setup_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 128924) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 128941) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for removal_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 129010) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 129027) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for removal_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 134192) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for hold_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 134218) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for setup_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 134356) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 134373) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for removal_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 134442) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 134459) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for removal_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 330053) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for hold_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 330079) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for hold_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 330105) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for setup_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 330131) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for setup_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 330177) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 330194) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 330211) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_fast_conditional_ecsm.lib, block starting at: 330228) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
 read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.02min, mem=11.0M, fe_cpu=0.05min, fe_mem=237.6M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell cortex_soc ...
*** Netlist is unique.
** info: there are 142 modules.
** info: there are 13273 stdCell insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 244.949M, initial mem = 46.484M) ***
*info - Done with setDoAssign with 45 assigns removed and 0 assigns could not be removed.
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
INFO (CTE): constraints read successfully
*** Read timing constraints (cpu=0:00:00.0 mem=246.1M) ***
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X2 BUF_X1 BUF_X4 BUF_X8 CLKBUF_X1 CLKBUF_X3 CLKBUF_X2
Total number of usable buffers: 7
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X2 INV_X1 INV_X16 INV_X32 INV_X4 INV_X8
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUF_X16 BUF_X32
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
Loading preference file ./cortex_soc_init.enc.dat/enc.pref.tcl ...
Loading mode file ./cortex_soc_init.enc.dat/cortex_soc.mode ...
Reading floorplan file - ./cortex_soc_init.enc.dat/cortex_soc.fp.gz (mem = 247.5M).
Set FPlanBox to (0 0 602790 1044880)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.0, mem = 247.5M) ***
loading place ...
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - ./cortex_soc_init.enc.dat/cortex_soc.place.gz.
** Reading stdCellPlacement "./cortex_soc_init.enc.dat/cortex_soc.place.gz" ...
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=248.0M) ***
Total net length = 1.477e+01 (7.386e+00 7.386e+00) (ext = 2.810e-01)
Unplaced Insts:	13273 out of 13273
**WARN: (ENCSP-311):	About 100.00% of instances are not placed. Rerun full placement to place these instances.
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0, w/ 0:00:00.0 init)
loading route ...
Reading routing file - ./cortex_soc_init.enc.dat/cortex_soc.route.gz.
Reading Cadence  routing data (Created by Encounter v09.11-s084_1 on Mon May  5 19:48:34 2014 Format: 9.3)...
*** Total 14778 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=248.0M) ***
source ./cortex_soc_init.enc.dat/cortex_soc_power_constraints.tcl
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
INFO (CTE): constraints read successfully
*** Read timing constraints (cpu=0:00:00.0 mem=248.0M) ***
IO Constraint file (io.place) not found, saving template in (io.tmpl)
Suggest modifying io.tmpl and saving as io.place
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 264.3M)
Number of Loop : 0
Start delay calculation (mem=264.328M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=269.645M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 269.6M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 96 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.2) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=269.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.3 mem=271.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=273.4M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=13177 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=14537 #term=53797 #term/net=3.70, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=282
stdCell: 13177 single + 0 double + 0 multi
Total standard cell length = 17.4315 (mm), area = 0.0244 (mm^2)
Average module density = 0.249.
Density for the design = 0.249.
       = stdcell_area 91745 (24404 um^2) / alloc_area 367824 (97841 um^2).
Pin Density = 0.586.
            = total # of pins 53797 / total Instance area 91745.
Identified 16 spare or floating instances, with no clusters.
Found multi-fanin net HRDATA[31]
Found multi-fanin net HRDATA[30]
Found multi-fanin net HRDATA[29]
Found multi-fanin net HRDATA[28]
Found multi-fanin net HRDATA[27]
Found multi-fanin net HRDATA[26]
Found multi-fanin net HRDATA[25]
Found multi-fanin net HRDATA[24]
Found multi-fanin net HRDATA[23]
Found multi-fanin net HRDATA[22]
......
Found 33 (out of 14537) multi-fanin nets.
Iteration  1: Total net bbox = 2.415e-08 (8.89e-09 1.53e-08)
              Est.  stn bbox = 2.415e-08 (8.89e-09 1.53e-08)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 288.9M
Iteration  2: Total net bbox = 2.415e-08 (8.89e-09 1.53e-08)
              Est.  stn bbox = 2.415e-08 (8.89e-09 1.53e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 288.9M
Iteration  3: Total net bbox = 9.853e+04 (4.73e+04 5.12e+04)
              Est.  stn bbox = 9.853e+04 (4.73e+04 5.12e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 289.1M
Iteration  4: Total net bbox = 2.022e+04 (3.48e+02 1.99e+04)
              Est.  stn bbox = 2.022e+04 (3.48e+02 1.99e+04)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 289.1M
Iteration  5: Total net bbox = 1.376e+05 (4.92e+04 8.85e+04)
              Est.  stn bbox = 1.376e+05 (4.92e+04 8.85e+04)
              cpu = 0:00:03.8 real = 0:00:04.0 mem = 289.1M
Iteration  6: Total net bbox = 1.855e+05 (9.20e+04 9.36e+04)
              Est.  stn bbox = 1.855e+05 (9.20e+04 9.36e+04)
              cpu = 0:00:03.7 real = 0:00:04.0 mem = 289.0M

Iteration  7: Total net bbox = 2.194e+05 (1.25e+05 9.46e+04)
              Est.  stn bbox = 2.569e+05 (1.46e+05 1.11e+05)
              cpu = 0:00:09.7 real = 0:00:10.0 mem = 280.0M
Iteration  8: Total net bbox = 2.194e+05 (1.25e+05 9.46e+04)
              Est.  stn bbox = 2.569e+05 (1.46e+05 1.11e+05)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 278.6M
Iteration  9: Total net bbox = 2.338e+05 (1.29e+05 1.05e+05)
              Est.  stn bbox = 2.782e+05 (1.54e+05 1.25e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 281.7M
Iteration 10: Total net bbox = 2.338e+05 (1.29e+05 1.05e+05)
              Est.  stn bbox = 2.782e+05 (1.54e+05 1.25e+05)
              cpu = 0:00:02.9 real = 0:00:02.0 mem = 281.7M
Iteration 11: Total net bbox = 2.360e+05 (1.32e+05 1.04e+05)
              Est.  stn bbox = 2.828e+05 (1.59e+05 1.24e+05)
              cpu = 0:00:02.1 real = 0:00:03.0 mem = 282.3M
Iteration 12: Total net bbox = 2.360e+05 (1.32e+05 1.04e+05)
              Est.  stn bbox = 2.828e+05 (1.59e+05 1.24e+05)
              cpu = 0:00:02.9 real = 0:00:02.0 mem = 280.8M
Iteration 13: Total net bbox = 2.507e+05 (1.39e+05 1.11e+05)
              Est.  stn bbox = 2.988e+05 (1.67e+05 1.32e+05)
              cpu = 0:00:13.8 real = 0:00:14.0 mem = 283.6M
Iteration 14: Total net bbox = 2.507e+05 (1.39e+05 1.11e+05)
              Est.  stn bbox = 2.988e+05 (1.67e+05 1.32e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 283.6M
Iteration 15: Total net bbox = 2.575e+05 (1.45e+05 1.12e+05)
              Est.  stn bbox = 3.059e+05 (1.73e+05 1.33e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 283.6M
*** cost = 2.575e+05 (1.45e+05 1.12e+05) (cpu for global=0:00:36.0) real=0:00:36.0***
Core Placement runtime cpu: 0:00:26.8 real: 0:00:29.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:01.2, real=0:00:02.0)
move report: preRPlace moves 1773 insts, mean move: 0.43 um, max move: 1.97 um
	max move on inst (u_cortexm0ds/u_logic/Uaj2z4_reg): (129.01, 237.44) --> (128.44, 236.04)
Placement tweakage begins.
wire length = 2.580e+05 = 1.460e+05 H + 1.121e+05 V
wire length = 2.506e+05 = 1.390e+05 H + 1.116e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 3049 insts, mean move: 3.12 um, max move: 25.11 um
	max move on inst (u_cortexm0ds/u_logic/U4155): (168.15, 278.04) --> (173.66, 258.44)
move report: rPlace moves 3998 insts, mean move: 2.40 um, max move: 25.11 um
	max move on inst (u_cortexm0ds/u_logic/U4155): (168.15, 278.04) --> (173.66, 258.44)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        25.11 um
  inst (u_cortexm0ds/u_logic/U4155) with max move: (168.15, 278.04) -> (173.66, 258.44)
  mean    (X+Y) =         2.40 um
Total instances flipped for WireLenOpt: 152
Total instances flipped, including legalization: 6579
Total instances moved : 3998
*** cpu=0:00:01.7   mem=291.0M  mem(used)=7.5M***
Total net length = 2.510e+05 (1.390e+05 1.120e+05) (ext = 3.545e+04)
*** End of Placement (cpu=0:00:38.9, real=0:00:39.0, mem=291.0M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 512 )
*** Free Virtual Timing Model ...(mem=285.3M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:40, real = 0: 0:40, mem = 285.3M **
encounter 1> Dumping FTerm of cell cortex_soc to file
Dumping FTerm of cell cortex_soc to file io.tmpl.tdf
Writing Netlist "./cortex_soc_placed.enc.dat/cortex_soc.v.gz" ...
Saving configuration ...
Saving preference file ./cortex_soc_placed.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=285.3M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=285.3M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
run_place.tcl completed successfully (elapsed time: 0h 0m 43s actual)

*** Memory Usage v0.159.2.6.2.1 (Current mem = 285.301M, initial mem = 46.484M) ***
--- Ending "Encounter" (totcpu=0:00:43.7, real=0:00:45.0, mem=285.3M) ---
