$date
	Wed Sep 10 23:41:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench_full_adder $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C0 $end
$var wire 1 " C1 $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10000
1!
1%
#20000
0%
1$
#30000
1"
0!
1%
#40000
0"
1!
0%
0$
1#
#50000
1"
0!
1%
#60000
0%
1$
#70000
1!
1%
#80000
