{
  "module_name": "xgene_enet_xgmac.h",
  "hash_id": "e16327b96dd8c1a925ebbc5aadf5ae7191b2dca4c26871286e800cf8e39660b8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/apm/xgene/xgene_enet_xgmac.h",
  "human_readable_source": " \n \n\n#ifndef __XGENE_ENET_XGMAC_H__\n#define __XGENE_ENET_XGMAC_H__\n\n#define X2_BLOCK_ETH_MAC_CSR_OFFSET\t0x3000\n#define BLOCK_AXG_MAC_OFFSET\t\t0x0800\n#define BLOCK_AXG_STATS_OFFSET\t\t0x0800\n#define BLOCK_AXG_MAC_CSR_OFFSET\t0x2000\n#define BLOCK_PCS_OFFSET\t\t0x3800\n\n#define XGENET_CONFIG_REG_ADDR\t\t0x20\n#define XGENET_SRST_ADDR\t\t0x00\n#define XGENET_CLKEN_ADDR\t\t0x08\n\n#define CSR_CLK\t\tBIT(0)\n#define XGENET_CLK\tBIT(1)\n#define PCS_CLK\t\tBIT(3)\n#define AN_REF_CLK\tBIT(4)\n#define AN_CLK\t\tBIT(5)\n#define AD_CLK\t\tBIT(6)\n\n#define CSR_RST\t\tBIT(0)\n#define XGENET_RST\tBIT(1)\n#define PCS_RST\t\tBIT(3)\n#define AN_REF_RST\tBIT(4)\n#define AN_RST\t\tBIT(5)\n#define AD_RST\t\tBIT(6)\n\n#define AXGMAC_CONFIG_0\t\t\t0x0000\n#define AXGMAC_CONFIG_1\t\t\t0x0004\n#define HSTMACRST\t\t\tBIT(31)\n#define HSTTCTLEN\t\t\tBIT(31)\n#define HSTTFEN\t\t\t\tBIT(30)\n#define HSTRCTLEN\t\t\tBIT(29)\n#define HSTRFEN\t\t\t\tBIT(28)\n#define HSTPPEN\t\t\t\tBIT(7)\n#define HSTDRPLT64\t\t\tBIT(5)\n#define HSTLENCHK\t\t\tBIT(3)\n#define HSTMACADR_LSW_ADDR\t\t0x0010\n#define HSTMACADR_MSW_ADDR\t\t0x0014\n#define HSTMAXFRAME_LENGTH_ADDR\t\t0x0020\n\n#define XG_MCX_RX_DV_GATE_REG_0_ADDR\t0x0004\n#define XG_MCX_ECM_CFG_0_ADDR\t\t0x0074\n#define XG_MCX_MULTI_DPF0_ADDR\t\t0x007c\n#define XG_MCX_MULTI_DPF1_ADDR\t\t0x0080\n#define XG_DEF_PAUSE_THRES\t\t0x390\n#define XG_DEF_PAUSE_OFF_THRES\t\t0x2c0\n#define XG_RSIF_CONFIG_REG_ADDR\t\t0x00a0\n#define XG_RSIF_CLE_BUFF_THRESH                0x3\n#define RSIF_CLE_BUFF_THRESH_SET(dst, val)     xgene_set_bits(dst, val, 0, 3)\n#define XG_RSIF_CONFIG1_REG_ADDR       0x00b8\n#define XG_RSIF_PLC_CLE_BUFF_THRESH    0x1\n#define RSIF_PLC_CLE_BUFF_THRESH_SET(dst, val) xgene_set_bits(dst, val, 0, 2)\n#define XG_MCX_ECM_CONFIG0_REG_0_ADDR          0x0070\n#define XG_MCX_ICM_ECM_DROP_COUNT_REG0_ADDR    0x0124\n#define XCLE_BYPASS_REG0_ADDR           0x0160\n#define XCLE_BYPASS_REG1_ADDR           0x0164\n#define XG_CFG_BYPASS_ADDR\t\t0x0204\n#define XG_CFG_LINK_AGGR_RESUME_0_ADDR\t0x0214\n#define XG_LINK_STATUS_ADDR\t\t0x0228\n#define XG_TSIF_MSS_REG0_ADDR\t\t0x02a4\n#define XG_DEBUG_REG_ADDR\t\t0x0400\n#define XG_ENET_SPARE_CFG_REG_ADDR\t0x040c\n#define XG_ENET_SPARE_CFG_REG_1_ADDR\t0x0410\n#define XGENET_RX_DV_GATE_REG_0_ADDR\t0x0804\n#define XGENET_ECM_CONFIG0_REG_0\t0x0870\n#define XGENET_ICM_ECM_DROP_COUNT_REG0\t0x0924\n#define XGENET_CSR_ECM_CFG_0_ADDR\t0x0880\n#define XGENET_CSR_MULTI_DPF0_ADDR\t0x0888\n#define XGENET_CSR_MULTI_DPF1_ADDR\t0x088c\n#define XG_RXBUF_PAUSE_THRESH\t\t0x0020\n#define XG_MCX_ICM_CONFIG0_REG_0_ADDR\t0x00e0\n#define XG_MCX_ICM_CONFIG2_REG_0_ADDR\t0x00e8\n\n#define PCS_CONTROL_1\t\t\t0x0000\n#define PCS_CTRL_PCS_RST\t\tBIT(15)\n\nextern const struct xgene_mac_ops xgene_xgmac_ops;\nextern const struct xgene_port_ops xgene_xgport_ops;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}