{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763183252044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763183252044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 23:07:31 2025 " "Processing started: Fri Nov 14 23:07:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763183252044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183252044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AlarmClock -c AlarmClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off AlarmClock -c AlarmClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183252044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763183252281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763183252281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seggdec.sv 1 1 " "Found 1 design units, including 1 entities, in source file seggdec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segGdec " "Found entity 1: segGdec" {  } { { "segGdec.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segGdec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segfdec.sv 1 1 " "Found 1 design units, including 1 entities, in source file segfdec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segFdec " "Found entity 1: segFdec" {  } { { "segFdec.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segFdec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segedec.sv 1 1 " "Found 1 design units, including 1 entities, in source file segedec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segEdec " "Found entity 1: segEdec" {  } { { "segEdec.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segEdec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segddec.sv 1 1 " "Found 1 design units, including 1 entities, in source file segddec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segDdec " "Found entity 1: segDdec" {  } { { "segDdec.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segDdec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segcdec.sv 1 1 " "Found 1 design units, including 1 entities, in source file segcdec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segCdec " "Found entity 1: segCdec" {  } { { "segCdec.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segCdec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segbdec.sv 1 1 " "Found 1 design units, including 1 entities, in source file segbdec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segBdec " "Found entity 1: segBdec" {  } { { "segBdec.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segBdec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segadec.sv 1 1 " "Found 1 design units, including 1 entities, in source file segadec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segAdec " "Found entity 1: segAdec" {  } { { "segAdec.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/segAdec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_reg_u.sv 1 1 " "Found 1 design units, including 1 entities, in source file sec_reg_u.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sec_reg_U " "Found entity 1: sec_reg_U" {  } { { "sec_reg_U.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/sec_reg_U.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_reg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sec_reg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sec_reg_tb " "Found entity 1: sec_reg_tb" {  } { { "sec_reg_tb.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/sec_reg_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_reg_t.sv 1 1 " "Found 1 design units, including 1 entities, in source file sec_reg_t.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sec_reg_T " "Found entity 1: sec_reg_T" {  } { { "sec_reg_T.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/sec_reg_T.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sec_counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sec_counter_tb " "Found entity 1: sec_counter_tb" {  } { { "sec_counter_tb.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/sec_counter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sec_counter " "Found entity 1: sec_counter" {  } { { "sec_counter.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/sec_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_cell " "Found entity 1: reg_cell" {  } { { "reg_cell.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg_cell.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_tb " "Found entity 1: register_tb" {  } { { "register_tb.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/register_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg4bit " "Found entity 1: reg4bit" {  } { { "reg4bit.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min_reg_u.sv 1 1 " "Found 1 design units, including 1 entities, in source file min_reg_u.sv" { { "Info" "ISGN_ENTITY_NAME" "1 min_reg_U " "Found entity 1: min_reg_U" {  } { { "min_reg_U.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/min_reg_U.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min_reg_t.sv 1 1 " "Found 1 design units, including 1 entities, in source file min_reg_t.sv" { { "Info" "ISGN_ENTITY_NAME" "1 min_reg_T " "Found entity 1: min_reg_T" {  } { { "min_reg_T.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/min_reg_T.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hr_reg_u.sv 1 1 " "Found 1 design units, including 1 entities, in source file hr_reg_u.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hr_reg_U " "Found entity 1: hr_reg_U" {  } { { "hr_reg_U.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/hr_reg_U.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hr_reg_t.sv 1 1 " "Found 1 design units, including 1 entities, in source file hr_reg_t.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hr_reg_T " "Found entity 1: hr_reg_T" {  } { { "hr_reg_T.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/hr_reg_T.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/half_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/d_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/bcd7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm_clock_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock_tb " "Found entity 1: alarm_clock_tb" {  } { { "alarm_clock_tb.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock " "Found entity 1: alarm_clock" {  } { { "alarm_clock.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alarmclock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmClock " "Found entity 1: AlarmClock" {  } { { "AlarmClock.bdf" "" { Schematic "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/AlarmClock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_mux " "Found entity 1: my_mux" {  } { { "my_mux.v" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/my_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_counter " "Found entity 1: simple_counter" {  } { { "simple_counter.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/simple_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257731 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AlarmClock " "Elaborating entity \"AlarmClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763183257756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clock alarm_clock:inst1 " "Elaborating entity \"alarm_clock\" for hierarchy \"alarm_clock:inst1\"" {  } { { "AlarmClock.bdf" "inst1" { Schematic "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/AlarmClock.bdf" { { -64 280 504 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257757 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alarm_clock.sv(170) " "Verilog HDL Case Statement warning at alarm_clock.sv(170): incomplete case statement has no default case item" {  } { { "alarm_clock.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv" 170 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763183257759 "|AlarmClock|alarm_clock:inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alarm_clock.sv(170) " "Verilog HDL Case Statement information at alarm_clock.sv(170): all case item expressions in this case statement are onehot" {  } { { "alarm_clock.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763183257759 "|AlarmClock|alarm_clock:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "reg6bit.sv 1 1 " "Using design file reg6bit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg6bit " "Found entity 1: reg6bit" {  } { { "reg6bit.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg6bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257764 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1763183257764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg6bit alarm_clock:inst1\|reg6bit:iREG1 " "Elaborating entity \"reg6bit\" for hierarchy \"alarm_clock:inst1\|reg6bit:iREG1\"" {  } { { "alarm_clock.sv" "iREG1" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff alarm_clock:inst1\|reg6bit:iREG1\|d_ff:iREG\[0\] " "Elaborating entity \"d_ff\" for hierarchy \"alarm_clock:inst1\|reg6bit:iREG1\|d_ff:iREG\[0\]\"" {  } { { "reg6bit.sv" "iREG\[0\]" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg6bit.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257765 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.sv 3 3 " "Using design file debouncer.sv, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/debouncer.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257771 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_enable " "Found entity 2: clock_enable" {  } { { "debouncer.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/debouncer.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257771 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_dff_en " "Found entity 3: my_dff_en" {  } { { "debouncer.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/debouncer.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257771 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1763183257771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer alarm_clock:inst1\|debouncer:switch_select_debouncer " "Elaborating entity \"debouncer\" for hierarchy \"alarm_clock:inst1\|debouncer:switch_select_debouncer\"" {  } { { "alarm_clock.sv" "switch_select_debouncer" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_enable alarm_clock:inst1\|debouncer:switch_select_debouncer\|clock_enable:u1 " "Elaborating entity \"clock_enable\" for hierarchy \"alarm_clock:inst1\|debouncer:switch_select_debouncer\|clock_enable:u1\"" {  } { { "debouncer.sv" "u1" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/debouncer.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 debouncer.sv(21) " "Verilog HDL assignment warning at debouncer.sv(21): truncated value with size 32 to match size of target (27)" {  } { { "debouncer.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/debouncer.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763183257772 "|AlarmClock|alarm_clock:inst1|debouncer:switch_select_debouncer|clock_enable:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff_en alarm_clock:inst1\|debouncer:switch_select_debouncer\|my_dff_en:d0 " "Elaborating entity \"my_dff_en\" for hierarchy \"alarm_clock:inst1\|debouncer:switch_select_debouncer\|my_dff_en:d0\"" {  } { { "debouncer.sv" "d0" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/debouncer.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sec_counter alarm_clock:inst1\|sec_counter:counter " "Elaborating entity \"sec_counter\" for hierarchy \"alarm_clock:inst1\|sec_counter:counter\"" {  } { { "alarm_clock.sv" "counter" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sec_reg_U alarm_clock:inst1\|sec_reg_U:secRegU " "Elaborating entity \"sec_reg_U\" for hierarchy \"alarm_clock:inst1\|sec_reg_U:secRegU\"" {  } { { "alarm_clock.sv" "secRegU" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bit alarm_clock:inst1\|sec_reg_U:secRegU\|reg4bit:register " "Elaborating entity \"reg4bit\" for hierarchy \"alarm_clock:inst1\|sec_reg_U:secRegU\|reg4bit:register\"" {  } { { "sec_reg_U.sv" "register" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/sec_reg_U.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_cell alarm_clock:inst1\|sec_reg_U:secRegU\|reg4bit:register\|reg_cell:reg4bit\[0\] " "Elaborating entity \"reg_cell\" for hierarchy \"alarm_clock:inst1\|sec_reg_U:secRegU\|reg4bit:register\|reg_cell:reg4bit\[0\]\"" {  } { { "reg4bit.sv" "reg4bit\[0\]" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg4bit.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder alarm_clock:inst1\|sec_reg_U:secRegU\|reg4bit:register\|reg_cell:reg4bit\[0\]\|half_adder:adder " "Elaborating entity \"half_adder\" for hierarchy \"alarm_clock:inst1\|sec_reg_U:secRegU\|reg4bit:register\|reg_cell:reg4bit\[0\]\|half_adder:adder\"" {  } { { "reg_cell.sv" "adder" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg_cell.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sec_reg_T alarm_clock:inst1\|sec_reg_T:secRegT " "Elaborating entity \"sec_reg_T\" for hierarchy \"alarm_clock:inst1\|sec_reg_T:secRegT\"" {  } { { "alarm_clock.sv" "secRegT" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "min_reg_U alarm_clock:inst1\|min_reg_U:minRegU " "Elaborating entity \"min_reg_U\" for hierarchy \"alarm_clock:inst1\|min_reg_U:minRegU\"" {  } { { "alarm_clock.sv" "minRegU" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "min_reg_T alarm_clock:inst1\|min_reg_T:minRegT " "Elaborating entity \"min_reg_T\" for hierarchy \"alarm_clock:inst1\|min_reg_T:minRegT\"" {  } { { "alarm_clock.sv" "minRegT" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hr_reg_U alarm_clock:inst1\|hr_reg_U:hrRegU " "Elaborating entity \"hr_reg_U\" for hierarchy \"alarm_clock:inst1\|hr_reg_U:hrRegU\"" {  } { { "alarm_clock.sv" "hrRegU" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hr_reg_T alarm_clock:inst1\|hr_reg_T:hrRegT " "Elaborating entity \"hr_reg_T\" for hierarchy \"alarm_clock:inst1\|hr_reg_T:hrRegT\"" {  } { { "alarm_clock.sv" "hrRegT" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg alarm_clock:inst1\|bcd7seg:secUDec " "Elaborating entity \"bcd7seg\" for hierarchy \"alarm_clock:inst1\|bcd7seg:secUDec\"" {  } { { "alarm_clock.sv" "secUDec" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segAdec alarm_clock:inst1\|bcd7seg:secUDec\|segAdec:iA " "Elaborating entity \"segAdec\" for hierarchy \"alarm_clock:inst1\|bcd7seg:secUDec\|segAdec:iA\"" {  } { { "bcd7seg.sv" "iA" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/bcd7seg.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segBdec alarm_clock:inst1\|bcd7seg:secUDec\|segBdec:iB " "Elaborating entity \"segBdec\" for hierarchy \"alarm_clock:inst1\|bcd7seg:secUDec\|segBdec:iB\"" {  } { { "bcd7seg.sv" "iB" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/bcd7seg.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segCdec alarm_clock:inst1\|bcd7seg:secUDec\|segCdec:iC " "Elaborating entity \"segCdec\" for hierarchy \"alarm_clock:inst1\|bcd7seg:secUDec\|segCdec:iC\"" {  } { { "bcd7seg.sv" "iC" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/bcd7seg.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segDdec alarm_clock:inst1\|bcd7seg:secUDec\|segDdec:iD " "Elaborating entity \"segDdec\" for hierarchy \"alarm_clock:inst1\|bcd7seg:secUDec\|segDdec:iD\"" {  } { { "bcd7seg.sv" "iD" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/bcd7seg.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segEdec alarm_clock:inst1\|bcd7seg:secUDec\|segEdec:iE " "Elaborating entity \"segEdec\" for hierarchy \"alarm_clock:inst1\|bcd7seg:secUDec\|segEdec:iE\"" {  } { { "bcd7seg.sv" "iE" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/bcd7seg.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segFdec alarm_clock:inst1\|bcd7seg:secUDec\|segFdec:iF " "Elaborating entity \"segFdec\" for hierarchy \"alarm_clock:inst1\|bcd7seg:secUDec\|segFdec:iF\"" {  } { { "bcd7seg.sv" "iF" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/bcd7seg.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segGdec alarm_clock:inst1\|bcd7seg:secUDec\|segGdec:iG " "Elaborating entity \"segGdec\" for hierarchy \"alarm_clock:inst1\|bcd7seg:secUDec\|segGdec:iG\"" {  } { { "bcd7seg.sv" "iG" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/bcd7seg.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257798 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg1bit.sv 1 1 " "Using design file reg1bit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg1bit " "Found entity 1: reg1bit" {  } { { "reg1bit.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1763183257806 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "reg1bit.sv(8) " "Verilog HDL Instantiation warning at reg1bit.sv(8): instance has no name" {  } { { "reg1bit.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/reg1bit.sv" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1763183257807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1bit alarm_clock:inst1\|reg1bit:setTimeReg " "Elaborating entity \"reg1bit\" for hierarchy \"alarm_clock:inst1\|reg1bit:setTimeReg\"" {  } { { "alarm_clock.sv" "setTimeReg" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/alarm_clock.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst3 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst3\"" {  } { { "AlarmClock.bdf" "inst3" { Schematic "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/AlarmClock.bdf" { { -176 -224 8 -32 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst3\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/PLL.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst3\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst3\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/PLL.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst3\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763183257830 ""}  } { { "PLL.v" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/PLL.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763183257830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183257857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst3\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst3\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257857 ""}
{ "Warning" "WSGN_SEARCH_FILE" "logic0.sv 1 1 " "Using design file logic0.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 logic0 " "Found entity 1: logic0" {  } { { "logic0.sv" "" { Text "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/logic0.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763183257867 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1763183257867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic0 logic0:inst " "Elaborating entity \"logic0\" for hierarchy \"logic0:inst\"" {  } { { "AlarmClock.bdf" "inst" { Schematic "C:/Users/aigbe/Desktop/Robotics/FPGAWork/AlarmClock/AlarmClock.bdf" { { 32 -32 80 112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183257867 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763183258549 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1763183258931 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763183259162 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763183259162 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "259 " "Implemented 259 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763183259225 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763183259225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "208 " "Implemented 208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763183259225 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1763183259225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763183259225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763183259276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 23:07:39 2025 " "Processing ended: Fri Nov 14 23:07:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763183259276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763183259276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763183259276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763183259276 ""}
