// Seed: 1456621804
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output tri0 id_2,
    output tri1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  integer id_6;
  wire id_7;
  wire id_8;
endmodule
module module_0 (
    module_2,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_27;
  output wire id_26;
  inout wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  supply1 id_28 = 1;
  nor primCall (
      id_13,
      id_18,
      id_15,
      id_20,
      id_17,
      id_11,
      id_1,
      id_3,
      id_16,
      id_19,
      id_5,
      id_10,
      id_22,
      id_14,
      id_12,
      id_6,
      id_25,
      id_23,
      id_9,
      id_4
  );
  assign id_13[1] = id_22;
  module_0 modCall_1 (
      id_1,
      id_17,
      id_11,
      id_12,
      id_28
  );
endmodule
